
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolj4_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401668 <.init>:
  401668:	stp	x29, x30, [sp, #-16]!
  40166c:	mov	x29, sp
  401670:	bl	4020d0 <sqrt@plt+0x660>
  401674:	ldp	x29, x30, [sp], #16
  401678:	ret

Disassembly of section .plt:

0000000000401680 <_Znam@plt-0x20>:
  401680:	stp	x16, x30, [sp, #-16]!
  401684:	adrp	x16, 429000 <_ZdlPvm@@Base+0x16390>
  401688:	ldr	x17, [x16, #4088]
  40168c:	add	x16, x16, #0xff8
  401690:	br	x17
  401694:	nop
  401698:	nop
  40169c:	nop

00000000004016a0 <_Znam@plt>:
  4016a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16]
  4016a8:	add	x16, x16, #0x0
  4016ac:	br	x17

00000000004016b0 <fputs@plt>:
  4016b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #8]
  4016b8:	add	x16, x16, #0x8
  4016bc:	br	x17

00000000004016c0 <memcpy@plt>:
  4016c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #16]
  4016c8:	add	x16, x16, #0x10
  4016cc:	br	x17

00000000004016d0 <ungetc@plt>:
  4016d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #24]
  4016d8:	add	x16, x16, #0x18
  4016dc:	br	x17

00000000004016e0 <_ZSt9terminatev@plt>:
  4016e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #32]
  4016e8:	add	x16, x16, #0x20
  4016ec:	br	x17

00000000004016f0 <isalnum@plt>:
  4016f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #40]
  4016f8:	add	x16, x16, #0x28
  4016fc:	br	x17

0000000000401700 <strlen@plt>:
  401700:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #48]
  401708:	add	x16, x16, #0x30
  40170c:	br	x17

0000000000401710 <fprintf@plt>:
  401710:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #56]
  401718:	add	x16, x16, #0x38
  40171c:	br	x17

0000000000401720 <__cxa_begin_catch@plt>:
  401720:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #64]
  401728:	add	x16, x16, #0x40
  40172c:	br	x17

0000000000401730 <putc@plt>:
  401730:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #72]
  401738:	add	x16, x16, #0x48
  40173c:	br	x17

0000000000401740 <islower@plt>:
  401740:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #80]
  401748:	add	x16, x16, #0x50
  40174c:	br	x17

0000000000401750 <fclose@plt>:
  401750:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #88]
  401758:	add	x16, x16, #0x58
  40175c:	br	x17

0000000000401760 <isspace@plt>:
  401760:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #96]
  401768:	add	x16, x16, #0x60
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #104]
  401778:	add	x16, x16, #0x68
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #112]
  401788:	add	x16, x16, #0x70
  40178c:	br	x17

0000000000401790 <strchr@plt>:
  401790:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #120]
  401798:	add	x16, x16, #0x78
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #128]
  4017a8:	add	x16, x16, #0x80
  4017ac:	br	x17

00000000004017b0 <strcpy@plt>:
  4017b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #136]
  4017b8:	add	x16, x16, #0x88
  4017bc:	br	x17

00000000004017c0 <strtok@plt>:
  4017c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #144]
  4017c8:	add	x16, x16, #0x90
  4017cc:	br	x17

00000000004017d0 <sprintf@plt>:
  4017d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #152]
  4017d8:	add	x16, x16, #0x98
  4017dc:	br	x17

00000000004017e0 <isxdigit@plt>:
  4017e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #160]
  4017e8:	add	x16, x16, #0xa0
  4017ec:	br	x17

00000000004017f0 <putchar@plt>:
  4017f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #168]
  4017f8:	add	x16, x16, #0xa8
  4017fc:	br	x17

0000000000401800 <atan2@plt>:
  401800:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #176]
  401808:	add	x16, x16, #0xb0
  40180c:	br	x17

0000000000401810 <atoi@plt>:
  401810:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #184]
  401818:	add	x16, x16, #0xb8
  40181c:	br	x17

0000000000401820 <__libc_start_main@plt>:
  401820:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #192]
  401828:	add	x16, x16, #0xc0
  40182c:	br	x17

0000000000401830 <isgraph@plt>:
  401830:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #200]
  401838:	add	x16, x16, #0xc8
  40183c:	br	x17

0000000000401840 <setlocale@plt>:
  401840:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #208]
  401848:	add	x16, x16, #0xd0
  40184c:	br	x17

0000000000401850 <getc@plt>:
  401850:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #216]
  401858:	add	x16, x16, #0xd8
  40185c:	br	x17

0000000000401860 <strncmp@plt>:
  401860:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #224]
  401868:	add	x16, x16, #0xe0
  40186c:	br	x17

0000000000401870 <isprint@plt>:
  401870:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #232]
  401878:	add	x16, x16, #0xe8
  40187c:	br	x17

0000000000401880 <strncpy@plt>:
  401880:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #240]
  401888:	add	x16, x16, #0xf0
  40188c:	br	x17

0000000000401890 <isupper@plt>:
  401890:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #248]
  401898:	add	x16, x16, #0xf8
  40189c:	br	x17

00000000004018a0 <fputc@plt>:
  4018a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #256]
  4018a8:	add	x16, x16, #0x100
  4018ac:	br	x17

00000000004018b0 <__isoc99_sscanf@plt>:
  4018b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #264]
  4018b8:	add	x16, x16, #0x108
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #272]
  4018c8:	add	x16, x16, #0x110
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #280]
  4018d8:	add	x16, x16, #0x118
  4018dc:	br	x17

00000000004018e0 <isalpha@plt>:
  4018e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #288]
  4018e8:	add	x16, x16, #0x120
  4018ec:	br	x17

00000000004018f0 <_ZdaPv@plt>:
  4018f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #296]
  4018f8:	add	x16, x16, #0x128
  4018fc:	br	x17

0000000000401900 <__errno_location@plt>:
  401900:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #304]
  401908:	add	x16, x16, #0x130
  40190c:	br	x17

0000000000401910 <wcwidth@plt>:
  401910:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #312]
  401918:	add	x16, x16, #0x138
  40191c:	br	x17

0000000000401920 <fopen@plt>:
  401920:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #320]
  401928:	add	x16, x16, #0x140
  40192c:	br	x17

0000000000401930 <strcmp@plt>:
  401930:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #328]
  401938:	add	x16, x16, #0x148
  40193c:	br	x17

0000000000401940 <fgets@plt>:
  401940:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #336]
  401948:	add	x16, x16, #0x150
  40194c:	br	x17

0000000000401950 <isdigit@plt>:
  401950:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #344]
  401958:	add	x16, x16, #0x158
  40195c:	br	x17

0000000000401960 <write@plt>:
  401960:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #352]
  401968:	add	x16, x16, #0x160
  40196c:	br	x17

0000000000401970 <malloc@plt>:
  401970:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #360]
  401978:	add	x16, x16, #0x168
  40197c:	br	x17

0000000000401980 <ispunct@plt>:
  401980:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #368]
  401988:	add	x16, x16, #0x170
  40198c:	br	x17

0000000000401990 <iscntrl@plt>:
  401990:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #376]
  401998:	add	x16, x16, #0x178
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #384]
  4019a8:	add	x16, x16, #0x180
  4019ac:	br	x17

00000000004019b0 <getenv@plt>:
  4019b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #392]
  4019b8:	add	x16, x16, #0x188
  4019bc:	br	x17

00000000004019c0 <strcasecmp@plt>:
  4019c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #400]
  4019c8:	add	x16, x16, #0x190
  4019cc:	br	x17

00000000004019d0 <__gxx_personality_v0@plt>:
  4019d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #408]
  4019d8:	add	x16, x16, #0x198
  4019dc:	br	x17

00000000004019e0 <tan@plt>:
  4019e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #416]
  4019e8:	add	x16, x16, #0x1a0
  4019ec:	br	x17

00000000004019f0 <exit@plt>:
  4019f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #424]
  4019f8:	add	x16, x16, #0x1a8
  4019fc:	br	x17

0000000000401a00 <_Unwind_Resume@plt>:
  401a00:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #432]
  401a08:	add	x16, x16, #0x1b0
  401a0c:	br	x17

0000000000401a10 <ferror@plt>:
  401a10:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #440]
  401a18:	add	x16, x16, #0x1b8
  401a1c:	br	x17

0000000000401a20 <__gmon_start__@plt>:
  401a20:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #448]
  401a28:	add	x16, x16, #0x1c0
  401a2c:	br	x17

0000000000401a30 <__cxa_pure_virtual@plt>:
  401a30:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #456]
  401a38:	add	x16, x16, #0x1c8
  401a3c:	br	x17

0000000000401a40 <setbuf@plt>:
  401a40:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #464]
  401a48:	add	x16, x16, #0x1d0
  401a4c:	br	x17

0000000000401a50 <strcat@plt>:
  401a50:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #472]
  401a58:	add	x16, x16, #0x1d8
  401a5c:	br	x17

0000000000401a60 <printf@plt>:
  401a60:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #480]
  401a68:	add	x16, x16, #0x1e0
  401a6c:	br	x17

0000000000401a70 <sqrt@plt>:
  401a70:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #488]
  401a78:	add	x16, x16, #0x1e8
  401a7c:	br	x17

Disassembly of section .text:

0000000000401a80 <_Znwm@@Base-0x110ec>:
  401a80:	stp	x29, x30, [sp, #-16]!
  401a84:	mov	x29, sp
  401a88:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401a8c:	add	x0, x0, #0xa0
  401a90:	bl	409744 <sqrt@plt+0x7cd4>
  401a94:	ldp	x29, x30, [sp], #16
  401a98:	ret
  401a9c:	sub	sp, sp, #0x30
  401aa0:	stp	x29, x30, [sp, #32]
  401aa4:	add	x29, sp, #0x20
  401aa8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  401aac:	add	x8, x8, #0x128
  401ab0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401ab4:	add	x9, x9, #0xa8
  401ab8:	adrp	x0, 408000 <sqrt@plt+0x6590>
  401abc:	add	x0, x0, #0x3d0
  401ac0:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  401ac4:	add	x2, x2, #0x1f8
  401ac8:	ldr	x8, [x8]
  401acc:	stur	x8, [x29, #-8]
  401ad0:	ldur	x1, [x29, #-8]
  401ad4:	str	x0, [sp, #16]
  401ad8:	mov	x0, x9
  401adc:	str	x9, [sp, #8]
  401ae0:	str	x2, [sp]
  401ae4:	bl	407658 <sqrt@plt+0x5be8>
  401ae8:	ldr	x0, [sp, #16]
  401aec:	ldr	x1, [sp, #8]
  401af0:	ldr	x2, [sp]
  401af4:	bl	4018c0 <__cxa_atexit@plt>
  401af8:	ldp	x29, x30, [sp, #32]
  401afc:	add	sp, sp, #0x30
  401b00:	ret
  401b04:	stp	x29, x30, [sp, #-16]!
  401b08:	mov	x29, sp
  401b0c:	bl	401a80 <sqrt@plt+0x10>
  401b10:	bl	401a9c <sqrt@plt+0x2c>
  401b14:	ldp	x29, x30, [sp], #16
  401b18:	ret
  401b1c:	stp	x29, x30, [sp, #-16]!
  401b20:	mov	x29, sp
  401b24:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401b28:	add	x0, x0, #0xd0
  401b2c:	adrp	x8, 409000 <sqrt@plt+0x7590>
  401b30:	add	x8, x8, #0x744
  401b34:	blr	x8
  401b38:	ldp	x29, x30, [sp], #16
  401b3c:	ret
  401b40:	stp	x29, x30, [sp, #-16]!
  401b44:	mov	x29, sp
  401b48:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401b4c:	add	x0, x0, #0xd1
  401b50:	mov	w8, wzr
  401b54:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401b58:	add	x9, x9, #0x6c8
  401b5c:	mov	w1, w8
  401b60:	blr	x9
  401b64:	ldp	x29, x30, [sp], #16
  401b68:	ret
  401b6c:	stp	x29, x30, [sp, #-16]!
  401b70:	mov	x29, sp
  401b74:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401b78:	add	x0, x0, #0x1d1
  401b7c:	mov	w8, wzr
  401b80:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401b84:	add	x9, x9, #0x6c8
  401b88:	mov	w1, w8
  401b8c:	blr	x9
  401b90:	ldp	x29, x30, [sp], #16
  401b94:	ret
  401b98:	stp	x29, x30, [sp, #-16]!
  401b9c:	mov	x29, sp
  401ba0:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401ba4:	add	x0, x0, #0x2d1
  401ba8:	mov	w8, wzr
  401bac:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401bb0:	add	x9, x9, #0x6c8
  401bb4:	mov	w1, w8
  401bb8:	blr	x9
  401bbc:	ldp	x29, x30, [sp], #16
  401bc0:	ret
  401bc4:	stp	x29, x30, [sp, #-16]!
  401bc8:	mov	x29, sp
  401bcc:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401bd0:	add	x0, x0, #0x3d1
  401bd4:	mov	w8, wzr
  401bd8:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401bdc:	add	x9, x9, #0x6c8
  401be0:	mov	w1, w8
  401be4:	blr	x9
  401be8:	ldp	x29, x30, [sp], #16
  401bec:	ret
  401bf0:	stp	x29, x30, [sp, #-16]!
  401bf4:	mov	x29, sp
  401bf8:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401bfc:	add	x0, x0, #0x4d1
  401c00:	mov	w8, wzr
  401c04:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401c08:	add	x9, x9, #0x6c8
  401c0c:	mov	w1, w8
  401c10:	blr	x9
  401c14:	ldp	x29, x30, [sp], #16
  401c18:	ret
  401c1c:	stp	x29, x30, [sp, #-16]!
  401c20:	mov	x29, sp
  401c24:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401c28:	add	x0, x0, #0x5d1
  401c2c:	mov	w8, wzr
  401c30:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401c34:	add	x9, x9, #0x6c8
  401c38:	mov	w1, w8
  401c3c:	blr	x9
  401c40:	ldp	x29, x30, [sp], #16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-16]!
  401c4c:	mov	x29, sp
  401c50:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401c54:	add	x0, x0, #0x6d1
  401c58:	mov	w8, wzr
  401c5c:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401c60:	add	x9, x9, #0x6c8
  401c64:	mov	w1, w8
  401c68:	blr	x9
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret
  401c74:	stp	x29, x30, [sp, #-16]!
  401c78:	mov	x29, sp
  401c7c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401c80:	add	x0, x0, #0x7d1
  401c84:	mov	w8, wzr
  401c88:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401c8c:	add	x9, x9, #0x6c8
  401c90:	mov	w1, w8
  401c94:	blr	x9
  401c98:	ldp	x29, x30, [sp], #16
  401c9c:	ret
  401ca0:	stp	x29, x30, [sp, #-16]!
  401ca4:	mov	x29, sp
  401ca8:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401cac:	add	x0, x0, #0x8d1
  401cb0:	mov	w8, wzr
  401cb4:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401cb8:	add	x9, x9, #0x6c8
  401cbc:	mov	w1, w8
  401cc0:	blr	x9
  401cc4:	ldp	x29, x30, [sp], #16
  401cc8:	ret
  401ccc:	stp	x29, x30, [sp, #-16]!
  401cd0:	mov	x29, sp
  401cd4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401cd8:	add	x0, x0, #0x9d1
  401cdc:	mov	w8, wzr
  401ce0:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401ce4:	add	x9, x9, #0x6c8
  401ce8:	mov	w1, w8
  401cec:	blr	x9
  401cf0:	ldp	x29, x30, [sp], #16
  401cf4:	ret
  401cf8:	stp	x29, x30, [sp, #-16]!
  401cfc:	mov	x29, sp
  401d00:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401d04:	add	x0, x0, #0xad1
  401d08:	mov	w8, wzr
  401d0c:	adrp	x9, 409000 <sqrt@plt+0x7590>
  401d10:	add	x9, x9, #0x6c8
  401d14:	mov	w1, w8
  401d18:	blr	x9
  401d1c:	ldp	x29, x30, [sp], #16
  401d20:	ret
  401d24:	stp	x29, x30, [sp, #-16]!
  401d28:	mov	x29, sp
  401d2c:	bl	401b1c <sqrt@plt+0xac>
  401d30:	bl	401b40 <sqrt@plt+0xd0>
  401d34:	bl	401b6c <sqrt@plt+0xfc>
  401d38:	bl	401b98 <sqrt@plt+0x128>
  401d3c:	bl	401bc4 <sqrt@plt+0x154>
  401d40:	bl	401bf0 <sqrt@plt+0x180>
  401d44:	bl	401c1c <sqrt@plt+0x1ac>
  401d48:	bl	401c48 <sqrt@plt+0x1d8>
  401d4c:	bl	401c74 <sqrt@plt+0x204>
  401d50:	bl	401ca0 <sqrt@plt+0x230>
  401d54:	bl	401ccc <sqrt@plt+0x25c>
  401d58:	bl	401cf8 <sqrt@plt+0x288>
  401d5c:	ldp	x29, x30, [sp], #16
  401d60:	ret
  401d64:	stp	x29, x30, [sp, #-16]!
  401d68:	mov	x29, sp
  401d6c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401d70:	add	x0, x0, #0xbd8
  401d74:	adrp	x8, 409000 <sqrt@plt+0x7590>
  401d78:	add	x8, x8, #0xae0
  401d7c:	blr	x8
  401d80:	ldp	x29, x30, [sp], #16
  401d84:	ret
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	bl	401d64 <sqrt@plt+0x2f4>
  401d94:	ldp	x29, x30, [sp], #16
  401d98:	ret
  401d9c:	stp	x29, x30, [sp, #-16]!
  401da0:	mov	x29, sp
  401da4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401da8:	add	x0, x0, #0xbe8
  401dac:	bl	409744 <sqrt@plt+0x7cd4>
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-16]!
  401dbc:	mov	x29, sp
  401dc0:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401dc4:	add	x0, x0, #0xbe9
  401dc8:	bl	412ca0 <_ZdlPvm@@Base+0x30>
  401dcc:	ldp	x29, x30, [sp], #16
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-16]!
  401dd8:	mov	x29, sp
  401ddc:	bl	401d9c <sqrt@plt+0x32c>
  401de0:	bl	401db8 <sqrt@plt+0x348>
  401de4:	ldp	x29, x30, [sp], #16
  401de8:	ret
  401dec:	sub	sp, sp, #0x30
  401df0:	stp	x29, x30, [sp, #32]
  401df4:	add	x29, sp, #0x20
  401df8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401dfc:	add	x8, x8, #0xbf0
  401e00:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  401e04:	add	x1, x1, #0x19c
  401e08:	adrp	x2, 416000 <_ZdlPvm@@Base+0x3390>
  401e0c:	add	x2, x2, #0x1ac
  401e10:	mov	w9, wzr
  401e14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x390>
  401e18:	add	x0, x0, #0x390
  401e1c:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  401e20:	add	x10, x10, #0x1f8
  401e24:	stur	x0, [x29, #-8]
  401e28:	mov	x0, x8
  401e2c:	mov	w3, w9
  401e30:	mov	w4, w9
  401e34:	str	x8, [sp, #16]
  401e38:	str	x10, [sp, #8]
  401e3c:	bl	413158 <_ZdlPvm@@Base+0x4e8>
  401e40:	ldur	x0, [x29, #-8]
  401e44:	ldr	x1, [sp, #16]
  401e48:	ldr	x2, [sp, #8]
  401e4c:	bl	4018c0 <__cxa_atexit@plt>
  401e50:	ldp	x29, x30, [sp, #32]
  401e54:	add	sp, sp, #0x30
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-16]!
  401e60:	mov	x29, sp
  401e64:	bl	401dec <sqrt@plt+0x37c>
  401e68:	ldp	x29, x30, [sp], #16
  401e6c:	ret
  401e70:	sub	sp, sp, #0x30
  401e74:	stp	x29, x30, [sp, #32]
  401e78:	add	x29, sp, #0x20
  401e7c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401e80:	add	x8, x8, #0xca0
  401e84:	adrp	x9, 410000 <sqrt@plt+0xe590>
  401e88:	add	x9, x9, #0x7e4
  401e8c:	adrp	x0, 410000 <sqrt@plt+0xe590>
  401e90:	add	x0, x0, #0x88c
  401e94:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  401e98:	add	x2, x2, #0x1f8
  401e9c:	stur	x0, [x29, #-8]
  401ea0:	mov	x0, x8
  401ea4:	str	x8, [sp, #16]
  401ea8:	str	x2, [sp, #8]
  401eac:	blr	x9
  401eb0:	ldur	x0, [x29, #-8]
  401eb4:	ldr	x1, [sp, #16]
  401eb8:	ldr	x2, [sp, #8]
  401ebc:	bl	4018c0 <__cxa_atexit@plt>
  401ec0:	ldp	x29, x30, [sp, #32]
  401ec4:	add	sp, sp, #0x30
  401ec8:	ret
  401ecc:	stp	x29, x30, [sp, #-16]!
  401ed0:	mov	x29, sp
  401ed4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401ed8:	add	x0, x0, #0xcb0
  401edc:	adrp	x8, 411000 <sqrt@plt+0xf590>
  401ee0:	add	x8, x8, #0x178
  401ee4:	blr	x8
  401ee8:	ldp	x29, x30, [sp], #16
  401eec:	ret
  401ef0:	stp	x29, x30, [sp, #-16]!
  401ef4:	mov	x29, sp
  401ef8:	bl	401e70 <sqrt@plt+0x400>
  401efc:	bl	401ecc <sqrt@plt+0x45c>
  401f00:	ldp	x29, x30, [sp], #16
  401f04:	ret
  401f08:	sub	sp, sp, #0x30
  401f0c:	stp	x29, x30, [sp, #32]
  401f10:	add	x29, sp, #0x20
  401f14:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  401f18:	add	x8, x8, #0xce0
  401f1c:	adrp	x9, 412000 <sqrt@plt+0x10590>
  401f20:	add	x9, x9, #0x574
  401f24:	adrp	x0, 412000 <sqrt@plt+0x10590>
  401f28:	add	x0, x0, #0x678
  401f2c:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  401f30:	add	x2, x2, #0x1f8
  401f34:	stur	x0, [x29, #-8]
  401f38:	mov	x0, x8
  401f3c:	str	x8, [sp, #16]
  401f40:	str	x2, [sp, #8]
  401f44:	blr	x9
  401f48:	ldur	x0, [x29, #-8]
  401f4c:	ldr	x1, [sp, #16]
  401f50:	ldr	x2, [sp, #8]
  401f54:	bl	4018c0 <__cxa_atexit@plt>
  401f58:	ldp	x29, x30, [sp, #32]
  401f5c:	add	sp, sp, #0x30
  401f60:	ret
  401f64:	stp	x29, x30, [sp, #-16]!
  401f68:	mov	x29, sp
  401f6c:	bl	401f08 <sqrt@plt+0x498>
  401f70:	ldp	x29, x30, [sp], #16
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-16]!
  401f7c:	mov	x29, sp
  401f80:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2fb8>
  401f84:	add	x0, x0, #0xd08
  401f88:	adrp	x8, 412000 <sqrt@plt+0x10590>
  401f8c:	add	x8, x8, #0xca0
  401f90:	blr	x8
  401f94:	ldp	x29, x30, [sp], #16
  401f98:	ret
  401f9c:	stp	x29, x30, [sp, #-16]!
  401fa0:	mov	x29, sp
  401fa4:	bl	401f78 <sqrt@plt+0x508>
  401fa8:	ldp	x29, x30, [sp], #16
  401fac:	ret
  401fb0:	stp	x29, x30, [sp, #-16]!
  401fb4:	mov	x29, sp
  401fb8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  401fbc:	add	x0, x0, #0x118
  401fc0:	bl	409550 <sqrt@plt+0x7ae0>
  401fc4:	ldp	x29, x30, [sp], #16
  401fc8:	ret
  401fcc:	stp	x29, x30, [sp, #-16]!
  401fd0:	mov	x29, sp
  401fd4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  401fd8:	add	x0, x0, #0x120
  401fdc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  401fe0:	add	x1, x1, #0x2c9
  401fe4:	mov	w8, wzr
  401fe8:	adrp	x9, 413000 <_ZdlPvm@@Base+0x390>
  401fec:	add	x9, x9, #0xb84
  401ff0:	mov	w2, w8
  401ff4:	blr	x9
  401ff8:	ldp	x29, x30, [sp], #16
  401ffc:	ret
  402000:	stp	x29, x30, [sp, #-16]!
  402004:	mov	x29, sp
  402008:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  40200c:	add	x0, x0, #0x128
  402010:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  402014:	add	x1, x1, #0x9b8
  402018:	mov	w8, wzr
  40201c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x390>
  402020:	add	x9, x9, #0xb84
  402024:	mov	w2, w8
  402028:	blr	x9
  40202c:	ldp	x29, x30, [sp], #16
  402030:	ret
  402034:	stp	x29, x30, [sp, #-16]!
  402038:	mov	x29, sp
  40203c:	bl	401fb0 <sqrt@plt+0x540>
  402040:	bl	401fcc <sqrt@plt+0x55c>
  402044:	bl	402000 <sqrt@plt+0x590>
  402048:	ldp	x29, x30, [sp], #16
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-16]!
  402054:	mov	x29, sp
  402058:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  40205c:	add	x0, x0, #0x130
  402060:	bl	409744 <sqrt@plt+0x7cd4>
  402064:	ldp	x29, x30, [sp], #16
  402068:	ret
  40206c:	stp	x29, x30, [sp, #-16]!
  402070:	mov	x29, sp
  402074:	bl	402050 <sqrt@plt+0x5e0>
  402078:	ldp	x29, x30, [sp], #16
  40207c:	ret
  402080:	mov	x29, #0x0                   	// #0
  402084:	mov	x30, #0x0                   	// #0
  402088:	mov	x5, x0
  40208c:	ldr	x1, [sp]
  402090:	add	x2, sp, #0x8
  402094:	mov	x6, sp
  402098:	movz	x0, #0x0, lsl #48
  40209c:	movk	x0, #0x0, lsl #32
  4020a0:	movk	x0, #0x40, lsl #16
  4020a4:	movk	x0, #0x3c1c
  4020a8:	movz	x3, #0x0, lsl #48
  4020ac:	movk	x3, #0x0, lsl #32
  4020b0:	movk	x3, #0x41, lsl #16
  4020b4:	movk	x3, #0x4528
  4020b8:	movz	x4, #0x0, lsl #48
  4020bc:	movk	x4, #0x0, lsl #32
  4020c0:	movk	x4, #0x41, lsl #16
  4020c4:	movk	x4, #0x45a8
  4020c8:	bl	401820 <__libc_start_main@plt>
  4020cc:	bl	4019a0 <abort@plt>
  4020d0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x16390>
  4020d4:	ldr	x0, [x0, #4064]
  4020d8:	cbz	x0, 4020e0 <sqrt@plt+0x670>
  4020dc:	b	401a20 <__gmon_start__@plt>
  4020e0:	ret
  4020e4:	nop
  4020e8:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020ec:	add	x0, x0, #0x38
  4020f0:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020f4:	add	x1, x1, #0x38
  4020f8:	cmp	x1, x0
  4020fc:	b.eq	402114 <sqrt@plt+0x6a4>  // b.none
  402100:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  402104:	ldr	x1, [x1, #1480]
  402108:	cbz	x1, 402114 <sqrt@plt+0x6a4>
  40210c:	mov	x16, x1
  402110:	br	x16
  402114:	ret
  402118:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40211c:	add	x0, x0, #0x38
  402120:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402124:	add	x1, x1, #0x38
  402128:	sub	x1, x1, x0
  40212c:	lsr	x2, x1, #63
  402130:	add	x1, x2, x1, asr #3
  402134:	cmp	xzr, x1, asr #1
  402138:	asr	x1, x1, #1
  40213c:	b.eq	402154 <sqrt@plt+0x6e4>  // b.none
  402140:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  402144:	ldr	x2, [x2, #1488]
  402148:	cbz	x2, 402154 <sqrt@plt+0x6e4>
  40214c:	mov	x16, x2
  402150:	br	x16
  402154:	ret
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	mov	x29, sp
  402160:	str	x19, [sp, #16]
  402164:	adrp	x19, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402168:	ldrb	w0, [x19, #80]
  40216c:	cbnz	w0, 40217c <sqrt@plt+0x70c>
  402170:	bl	4020e8 <sqrt@plt+0x678>
  402174:	mov	w0, #0x1                   	// #1
  402178:	strb	w0, [x19, #80]
  40217c:	ldr	x19, [sp, #16]
  402180:	ldp	x29, x30, [sp], #32
  402184:	ret
  402188:	b	402118 <sqrt@plt+0x6a8>
  40218c:	sub	sp, sp, #0x30
  402190:	stp	x29, x30, [sp, #32]
  402194:	add	x29, sp, #0x20
  402198:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  40219c:	add	x8, x8, #0x6c8
  4021a0:	add	x8, x8, #0x10
  4021a4:	stur	x0, [x29, #-8]
  4021a8:	str	x1, [sp, #16]
  4021ac:	ldur	x9, [x29, #-8]
  4021b0:	ldr	x1, [sp, #16]
  4021b4:	mov	x0, x9
  4021b8:	str	x8, [sp, #8]
  4021bc:	str	x9, [sp]
  4021c0:	bl	40a80c <sqrt@plt+0x8d9c>
  4021c4:	ldr	x8, [sp, #8]
  4021c8:	ldr	x9, [sp]
  4021cc:	str	x8, [x9]
  4021d0:	str	wzr, [x9, #104]
  4021d4:	str	wzr, [x9, #108]
  4021d8:	str	wzr, [x9, #112]
  4021dc:	str	wzr, [x9, #116]
  4021e0:	ldp	x29, x30, [sp, #32]
  4021e4:	add	sp, sp, #0x30
  4021e8:	ret
  4021ec:	sub	sp, sp, #0x20
  4021f0:	stp	x29, x30, [sp, #16]
  4021f4:	add	x29, sp, #0x10
  4021f8:	str	x0, [sp, #8]
  4021fc:	ldr	x0, [sp, #8]
  402200:	bl	40a8b8 <sqrt@plt+0x8e48>
  402204:	ldp	x29, x30, [sp, #16]
  402208:	add	sp, sp, #0x20
  40220c:	ret
  402210:	sub	sp, sp, #0x20
  402214:	stp	x29, x30, [sp, #16]
  402218:	add	x29, sp, #0x10
  40221c:	adrp	x8, 402000 <sqrt@plt+0x590>
  402220:	add	x8, x8, #0x1ec
  402224:	str	x0, [sp, #8]
  402228:	ldr	x9, [sp, #8]
  40222c:	mov	x0, x9
  402230:	str	x9, [sp]
  402234:	blr	x8
  402238:	ldr	x0, [sp]
  40223c:	bl	412c44 <_ZdlPv@@Base>
  402240:	ldp	x29, x30, [sp, #16]
  402244:	add	sp, sp, #0x20
  402248:	ret
  40224c:	sub	sp, sp, #0x50
  402250:	stp	x29, x30, [sp, #64]
  402254:	add	x29, sp, #0x40
  402258:	mov	x8, #0x78                  	// #120
  40225c:	adrp	x9, 402000 <sqrt@plt+0x590>
  402260:	add	x9, x9, #0x18c
  402264:	stur	x0, [x29, #-16]
  402268:	mov	x0, x8
  40226c:	str	x9, [sp, #16]
  402270:	bl	412b6c <_Znwm@@Base>
  402274:	ldur	x1, [x29, #-16]
  402278:	str	x0, [sp, #8]
  40227c:	ldr	x8, [sp, #16]
  402280:	blr	x8
  402284:	b	402288 <sqrt@plt+0x818>
  402288:	ldr	x8, [sp, #8]
  40228c:	stur	x8, [x29, #-24]
  402290:	ldur	x0, [x29, #-24]
  402294:	mov	x9, xzr
  402298:	mov	x1, x9
  40229c:	mov	w10, wzr
  4022a0:	mov	w2, w10
  4022a4:	bl	40c424 <sqrt@plt+0xa9b4>
  4022a8:	cbnz	w0, 4022ec <sqrt@plt+0x87c>
  4022ac:	ldur	x8, [x29, #-24]
  4022b0:	str	x8, [sp]
  4022b4:	cbz	x8, 4022cc <sqrt@plt+0x85c>
  4022b8:	ldr	x8, [sp]
  4022bc:	ldr	x9, [x8]
  4022c0:	ldr	x9, [x9, #8]
  4022c4:	mov	x0, x8
  4022c8:	blr	x9
  4022cc:	mov	x8, xzr
  4022d0:	stur	x8, [x29, #-8]
  4022d4:	b	4022f4 <sqrt@plt+0x884>
  4022d8:	str	x0, [sp, #32]
  4022dc:	str	w1, [sp, #28]
  4022e0:	ldr	x0, [sp, #8]
  4022e4:	bl	412c44 <_ZdlPv@@Base>
  4022e8:	b	402304 <sqrt@plt+0x894>
  4022ec:	ldur	x8, [x29, #-24]
  4022f0:	stur	x8, [x29, #-8]
  4022f4:	ldur	x0, [x29, #-8]
  4022f8:	ldp	x29, x30, [sp, #64]
  4022fc:	add	sp, sp, #0x50
  402300:	ret
  402304:	ldr	x0, [sp, #32]
  402308:	bl	401a00 <_Unwind_Resume@plt>
  40230c:	sub	sp, sp, #0x150
  402310:	stp	x29, x30, [sp, #304]
  402314:	str	x28, [sp, #320]
  402318:	add	x29, sp, #0x130
  40231c:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  402320:	add	x8, x8, #0x208
  402324:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  402328:	add	x9, x9, #0xbd8
  40232c:	stur	x0, [x29, #-8]
  402330:	stur	x1, [x29, #-16]
  402334:	stur	x2, [x29, #-24]
  402338:	stur	x3, [x29, #-32]
  40233c:	stur	w4, [x29, #-36]
  402340:	ldur	x10, [x29, #-8]
  402344:	stur	wzr, [x29, #-40]
  402348:	str	x8, [sp, #144]
  40234c:	str	x9, [sp, #136]
  402350:	str	x10, [sp, #128]
  402354:	ldur	w8, [x29, #-40]
  402358:	mov	w9, w8
  40235c:	cmp	x9, #0x4
  402360:	b.cs	402610 <sqrt@plt+0xba0>  // b.hs, b.nlast
  402364:	ldur	x0, [x29, #-16]
  402368:	ldur	w8, [x29, #-40]
  40236c:	mov	w9, w8
  402370:	mov	x10, #0x18                  	// #24
  402374:	mul	x9, x10, x9
  402378:	ldr	x10, [sp, #144]
  40237c:	add	x9, x10, x9
  402380:	ldr	x1, [x9]
  402384:	bl	401930 <strcmp@plt>
  402388:	cbnz	w0, 402600 <sqrt@plt+0xb90>
  40238c:	ldur	x8, [x29, #-24]
  402390:	cbnz	x8, 4023dc <sqrt@plt+0x96c>
  402394:	ldur	x0, [x29, #-32]
  402398:	ldur	w1, [x29, #-36]
  40239c:	ldur	x8, [x29, #-16]
  4023a0:	sub	x9, x29, #0x38
  4023a4:	str	x0, [sp, #120]
  4023a8:	mov	x0, x9
  4023ac:	str	w1, [sp, #116]
  4023b0:	mov	x1, x8
  4023b4:	str	x9, [sp, #104]
  4023b8:	bl	409a90 <sqrt@plt+0x8020>
  4023bc:	ldr	x0, [sp, #120]
  4023c0:	ldr	w1, [sp, #116]
  4023c4:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  4023c8:	add	x2, x2, #0x818
  4023cc:	ldr	x3, [sp, #104]
  4023d0:	ldr	x4, [sp, #136]
  4023d4:	ldr	x5, [sp, #136]
  4023d8:	bl	40a24c <sqrt@plt+0x87dc>
  4023dc:	ldur	x0, [x29, #-24]
  4023e0:	sub	x1, x29, #0x40
  4023e4:	mov	w2, #0xa                   	// #10
  4023e8:	bl	401770 <strtol@plt>
  4023ec:	stur	x0, [x29, #-72]
  4023f0:	ldur	x8, [x29, #-72]
  4023f4:	cbnz	x8, 402450 <sqrt@plt+0x9e0>
  4023f8:	ldur	x8, [x29, #-64]
  4023fc:	ldur	x9, [x29, #-24]
  402400:	cmp	x8, x9
  402404:	b.ne	402450 <sqrt@plt+0x9e0>  // b.any
  402408:	ldur	x0, [x29, #-32]
  40240c:	ldur	w1, [x29, #-36]
  402410:	ldur	x8, [x29, #-16]
  402414:	sub	x9, x29, #0x58
  402418:	str	x0, [sp, #96]
  40241c:	mov	x0, x9
  402420:	str	w1, [sp, #92]
  402424:	mov	x1, x8
  402428:	str	x9, [sp, #80]
  40242c:	bl	409a90 <sqrt@plt+0x8020>
  402430:	ldr	x0, [sp, #96]
  402434:	ldr	w1, [sp, #92]
  402438:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  40243c:	add	x2, x2, #0x83a
  402440:	ldr	x3, [sp, #80]
  402444:	ldr	x4, [sp, #136]
  402448:	ldr	x5, [sp, #136]
  40244c:	bl	40a24c <sqrt@plt+0x87dc>
  402450:	ldur	x8, [x29, #-72]
  402454:	ldur	w9, [x29, #-40]
  402458:	mov	w10, w9
  40245c:	mov	x11, #0x18                  	// #24
  402460:	mul	x10, x11, x10
  402464:	ldr	x11, [sp, #144]
  402468:	add	x10, x11, x10
  40246c:	ldrsw	x10, [x10, #16]
  402470:	cmp	x8, x10
  402474:	b.ge	402514 <sqrt@plt+0xaa4>  // b.tcont
  402478:	ldur	x0, [x29, #-32]
  40247c:	ldur	w1, [x29, #-36]
  402480:	ldur	x8, [x29, #-16]
  402484:	sub	x9, x29, #0x68
  402488:	str	x0, [sp, #72]
  40248c:	mov	x0, x9
  402490:	str	w1, [sp, #68]
  402494:	mov	x1, x8
  402498:	str	x9, [sp, #56]
  40249c:	bl	409a90 <sqrt@plt+0x8020>
  4024a0:	ldur	w10, [x29, #-40]
  4024a4:	mov	w8, w10
  4024a8:	mov	x9, #0x18                  	// #24
  4024ac:	mul	x8, x9, x8
  4024b0:	ldr	x11, [sp, #144]
  4024b4:	add	x8, x11, x8
  4024b8:	ldr	w1, [x8, #16]
  4024bc:	sub	x8, x29, #0x78
  4024c0:	mov	x0, x8
  4024c4:	str	x9, [sp, #48]
  4024c8:	str	x8, [sp, #40]
  4024cc:	bl	409af8 <sqrt@plt+0x8088>
  4024d0:	ldr	x0, [sp, #72]
  4024d4:	ldr	w1, [sp, #68]
  4024d8:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  4024dc:	add	x2, x2, #0x861
  4024e0:	ldr	x3, [sp, #56]
  4024e4:	ldr	x4, [sp, #40]
  4024e8:	ldr	x5, [sp, #136]
  4024ec:	bl	409f9c <sqrt@plt+0x852c>
  4024f0:	ldur	w10, [x29, #-40]
  4024f4:	mov	w8, w10
  4024f8:	ldr	x9, [sp, #48]
  4024fc:	mul	x8, x9, x8
  402500:	ldr	x11, [sp, #144]
  402504:	add	x8, x11, x8
  402508:	ldrsw	x8, [x8, #16]
  40250c:	stur	x8, [x29, #-72]
  402510:	b	4025d4 <sqrt@plt+0xb64>
  402514:	ldur	x8, [x29, #-72]
  402518:	ldur	w9, [x29, #-40]
  40251c:	mov	w10, w9
  402520:	mov	x11, #0x18                  	// #24
  402524:	mul	x10, x11, x10
  402528:	ldr	x11, [sp, #144]
  40252c:	add	x10, x11, x10
  402530:	ldrsw	x10, [x10, #20]
  402534:	cmp	x8, x10
  402538:	b.le	4025d4 <sqrt@plt+0xb64>
  40253c:	ldur	x0, [x29, #-32]
  402540:	ldur	w1, [x29, #-36]
  402544:	ldur	x8, [x29, #-16]
  402548:	sub	x9, x29, #0x88
  40254c:	str	x0, [sp, #32]
  402550:	mov	x0, x9
  402554:	str	w1, [sp, #28]
  402558:	mov	x1, x8
  40255c:	str	x9, [sp, #16]
  402560:	bl	409a90 <sqrt@plt+0x8020>
  402564:	ldur	w10, [x29, #-40]
  402568:	mov	w8, w10
  40256c:	mov	x9, #0x18                  	// #24
  402570:	mul	x8, x9, x8
  402574:	ldr	x11, [sp, #144]
  402578:	add	x8, x11, x8
  40257c:	ldr	w1, [x8, #20]
  402580:	add	x8, sp, #0x98
  402584:	mov	x0, x8
  402588:	str	x9, [sp, #8]
  40258c:	str	x8, [sp]
  402590:	bl	409af8 <sqrt@plt+0x8088>
  402594:	ldr	x0, [sp, #32]
  402598:	ldr	w1, [sp, #28]
  40259c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  4025a0:	add	x2, x2, #0x894
  4025a4:	ldr	x3, [sp, #16]
  4025a8:	ldr	x4, [sp]
  4025ac:	ldr	x5, [sp, #136]
  4025b0:	bl	409f9c <sqrt@plt+0x852c>
  4025b4:	ldur	w10, [x29, #-40]
  4025b8:	mov	w8, w10
  4025bc:	ldr	x9, [sp, #8]
  4025c0:	mul	x8, x9, x8
  4025c4:	ldr	x11, [sp, #144]
  4025c8:	add	x8, x11, x8
  4025cc:	ldrsw	x8, [x8, #20]
  4025d0:	stur	x8, [x29, #-72]
  4025d4:	ldur	x8, [x29, #-72]
  4025d8:	ldur	w9, [x29, #-40]
  4025dc:	mov	w10, w9
  4025e0:	mov	x11, #0x18                  	// #24
  4025e4:	mul	x10, x11, x10
  4025e8:	ldr	x11, [sp, #144]
  4025ec:	add	x10, x11, x10
  4025f0:	ldr	x10, [x10, #8]
  4025f4:	ldr	x12, [sp, #128]
  4025f8:	str	w8, [x12, x10]
  4025fc:	b	402610 <sqrt@plt+0xba0>
  402600:	ldur	w8, [x29, #-40]
  402604:	add	w8, w8, #0x1
  402608:	stur	w8, [x29, #-40]
  40260c:	b	402354 <sqrt@plt+0x8e4>
  402610:	ldr	x28, [sp, #320]
  402614:	ldp	x29, x30, [sp, #304]
  402618:	add	sp, sp, #0x150
  40261c:	ret
  402620:	sub	sp, sp, #0xb0
  402624:	stp	x29, x30, [sp, #160]
  402628:	add	x29, sp, #0xa0
  40262c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  402630:	add	x8, x8, #0x6f0
  402634:	add	x8, x8, #0x10
  402638:	mov	w9, #0xffffffff            	// #-1
  40263c:	mov	x10, xzr
  402640:	mov	w11, #0x0                   	// #0
  402644:	fmov	d0, #-1.000000000000000000e+00
  402648:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40264c:	add	x12, x12, #0xc00
  402650:	mov	w13, #0x1c20                	// #7200
  402654:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  402658:	add	x14, x14, #0xbd8
  40265c:	adrp	x15, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  402660:	add	x15, x15, #0xc10
  402664:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  402668:	add	x16, x16, #0x268
  40266c:	stur	x0, [x29, #-8]
  402670:	stur	w1, [x29, #-12]
  402674:	ldur	x17, [x29, #-8]
  402678:	mov	x0, x17
  40267c:	stur	x8, [x29, #-72]
  402680:	stur	w9, [x29, #-76]
  402684:	str	x10, [sp, #72]
  402688:	str	w11, [sp, #68]
  40268c:	str	d0, [sp, #56]
  402690:	str	x12, [sp, #48]
  402694:	str	w13, [sp, #44]
  402698:	str	x14, [sp, #32]
  40269c:	str	x15, [sp, #24]
  4026a0:	str	x16, [sp, #16]
  4026a4:	str	x17, [sp, #8]
  4026a8:	bl	407760 <sqrt@plt+0x5cf0>
  4026ac:	ldur	x8, [x29, #-72]
  4026b0:	ldr	x10, [sp, #8]
  4026b4:	str	x8, [x10]
  4026b8:	ldur	w9, [x29, #-76]
  4026bc:	str	w9, [x10, #52]
  4026c0:	ldr	x12, [sp, #72]
  4026c4:	str	x12, [x10, #64]
  4026c8:	str	wzr, [x10, #72]
  4026cc:	ldr	w11, [sp, #68]
  4026d0:	strh	w11, [x10, #76]
  4026d4:	str	w9, [x10, #84]
  4026d8:	ldr	d0, [sp, #56]
  4026dc:	str	d0, [x10, #88]
  4026e0:	str	wzr, [x10, #104]
  4026e4:	ldr	x14, [sp, #48]
  4026e8:	ldr	w13, [x14]
  4026ec:	ldr	w18, [sp, #44]
  4026f0:	sdiv	w1, w18, w13
  4026f4:	mul	w13, w1, w13
  4026f8:	subs	w13, w18, w13
  4026fc:	cbz	w13, 402748 <sqrt@plt+0xcd8>
  402700:	ldr	x8, [sp, #48]
  402704:	ldr	w1, [x8]
  402708:	sub	x0, x29, #0x20
  40270c:	bl	409af8 <sqrt@plt+0x8088>
  402710:	b	402714 <sqrt@plt+0xca4>
  402714:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402718:	add	x0, x0, #0x8ca
  40271c:	sub	x1, x29, #0x20
  402720:	ldr	x2, [sp, #32]
  402724:	ldr	x3, [sp, #32]
  402728:	bl	409f58 <sqrt@plt+0x84e8>
  40272c:	b	402730 <sqrt@plt+0xcc0>
  402730:	b	402748 <sqrt@plt+0xcd8>
  402734:	stur	x0, [x29, #-40]
  402738:	stur	w1, [x29, #-44]
  40273c:	ldr	x0, [sp, #8]
  402740:	bl	407794 <sqrt@plt+0x5d24>
  402744:	b	40294c <sqrt@plt+0xedc>
  402748:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40274c:	add	x8, x8, #0x40
  402750:	ldr	x1, [x8]
  402754:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402758:	add	x0, x0, #0x905
  40275c:	bl	4016b0 <fputs@plt>
  402760:	b	402764 <sqrt@plt+0xcf4>
  402764:	ldr	x8, [sp, #48]
  402768:	ldr	w9, [x8]
  40276c:	cmp	w9, #0x12c
  402770:	b.eq	40278c <sqrt@plt+0xd1c>  // b.none
  402774:	ldr	x8, [sp, #48]
  402778:	ldr	w1, [x8]
  40277c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402780:	add	x0, x0, #0x908
  402784:	bl	401a60 <printf@plt>
  402788:	b	40278c <sqrt@plt+0xd1c>
  40278c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402790:	add	x8, x8, #0x54
  402794:	ldr	w9, [x8]
  402798:	cmp	w9, #0x0
  40279c:	cset	w9, ls  // ls = plast
  4027a0:	tbnz	w9, #0, 4027c0 <sqrt@plt+0xd50>
  4027a4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027a8:	add	x8, x8, #0x54
  4027ac:	ldr	w1, [x8]
  4027b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4027b4:	add	x0, x0, #0x90f
  4027b8:	bl	401a60 <printf@plt>
  4027bc:	b	4027c0 <sqrt@plt+0xd50>
  4027c0:	ldr	x8, [sp, #8]
  4027c4:	str	wzr, [x8, #108]
  4027c8:	ldr	x9, [sp, #24]
  4027cc:	ldr	x10, [x9]
  4027d0:	cbz	x10, 402840 <sqrt@plt+0xdd0>
  4027d4:	ldr	x8, [sp, #24]
  4027d8:	ldr	x0, [x8]
  4027dc:	bl	402954 <sqrt@plt+0xee4>
  4027e0:	str	w0, [sp, #4]
  4027e4:	b	4027e8 <sqrt@plt+0xd78>
  4027e8:	ldr	w8, [sp, #4]
  4027ec:	stur	w8, [x29, #-48]
  4027f0:	ldur	w9, [x29, #-48]
  4027f4:	cmp	w9, #0x0
  4027f8:	cset	w9, ge  // ge = tcont
  4027fc:	tbnz	w9, #0, 402834 <sqrt@plt+0xdc4>
  402800:	ldr	x8, [sp, #24]
  402804:	ldr	x1, [x8]
  402808:	sub	x0, x29, #0x40
  40280c:	bl	409a90 <sqrt@plt+0x8020>
  402810:	b	402814 <sqrt@plt+0xda4>
  402814:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402818:	add	x0, x0, #0x916
  40281c:	sub	x1, x29, #0x40
  402820:	ldr	x2, [sp, #32]
  402824:	ldr	x3, [sp, #32]
  402828:	bl	409e68 <sqrt@plt+0x83f8>
  40282c:	b	402830 <sqrt@plt+0xdc0>
  402830:	b	402840 <sqrt@plt+0xdd0>
  402834:	ldur	w8, [x29, #-48]
  402838:	ldr	x9, [sp, #8]
  40283c:	str	w8, [x9, #108]
  402840:	ldur	w8, [x29, #-12]
  402844:	cmp	w8, #0x0
  402848:	cset	w8, lt  // lt = tstop
  40284c:	tbnz	w8, #0, 40285c <sqrt@plt+0xdec>
  402850:	ldur	w8, [x29, #-12]
  402854:	ldr	x9, [sp, #8]
  402858:	str	w8, [x9, #108]
  40285c:	ldr	x8, [sp, #8]
  402860:	ldrsw	x9, [x8, #108]
  402864:	mov	x10, #0x18                  	// #24
  402868:	mul	x9, x10, x9
  40286c:	ldr	x10, [sp, #16]
  402870:	add	x9, x10, x9
  402874:	ldr	w1, [x9, #8]
  402878:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40287c:	add	x9, x9, #0x58
  402880:	ldr	w11, [x9]
  402884:	cmp	w11, #0x0
  402888:	cset	w11, ne  // ne = any
  40288c:	and	w2, w11, #0x1
  402890:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402894:	add	x0, x0, #0x92e
  402898:	bl	401a60 <printf@plt>
  40289c:	b	4028a0 <sqrt@plt+0xe30>
  4028a0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028a4:	add	x8, x8, #0x58
  4028a8:	ldr	w9, [x8]
  4028ac:	cbz	w9, 4028d4 <sqrt@plt+0xe64>
  4028b0:	ldr	x8, [sp, #8]
  4028b4:	ldrsw	x9, [x8, #108]
  4028b8:	mov	x10, #0x18                  	// #24
  4028bc:	mul	x9, x10, x9
  4028c0:	ldr	x10, [sp, #16]
  4028c4:	add	x9, x10, x9
  4028c8:	ldr	w11, [x9, #16]
  4028cc:	str	w11, [x8, #80]
  4028d0:	b	4028f4 <sqrt@plt+0xe84>
  4028d4:	ldr	x8, [sp, #8]
  4028d8:	ldrsw	x9, [x8, #108]
  4028dc:	mov	x10, #0x18                  	// #24
  4028e0:	mul	x9, x10, x9
  4028e4:	ldr	x10, [sp, #16]
  4028e8:	add	x9, x10, x9
  4028ec:	ldr	w11, [x9, #12]
  4028f0:	str	w11, [x8, #80]
  4028f4:	ldr	x8, [sp, #8]
  4028f8:	ldr	w9, [x8, #80]
  4028fc:	ldr	x10, [sp, #48]
  402900:	ldr	w11, [x10]
  402904:	mul	w9, w9, w11
  402908:	mov	w11, #0x12c                 	// #300
  40290c:	sdiv	w9, w9, w11
  402910:	str	w9, [x8, #80]
  402914:	adrp	x12, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402918:	add	x12, x12, #0x5c
  40291c:	ldr	w9, [x12]
  402920:	cbz	w9, 402940 <sqrt@plt+0xed0>
  402924:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402928:	add	x8, x8, #0x5c
  40292c:	ldr	w1, [x8]
  402930:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402934:	add	x0, x0, #0x940
  402938:	bl	401a60 <printf@plt>
  40293c:	b	402940 <sqrt@plt+0xed0>
  402940:	ldp	x29, x30, [sp, #160]
  402944:	add	sp, sp, #0xb0
  402948:	ret
  40294c:	ldur	x0, [x29, #-40]
  402950:	bl	401a00 <_Unwind_Resume@plt>
  402954:	sub	sp, sp, #0x30
  402958:	stp	x29, x30, [sp, #32]
  40295c:	add	x29, sp, #0x20
  402960:	str	x0, [sp, #16]
  402964:	str	wzr, [sp, #12]
  402968:	ldr	w8, [sp, #12]
  40296c:	mov	w9, w8
  402970:	cmp	x9, #0x9
  402974:	b.cs	4029c0 <sqrt@plt+0xf50>  // b.hs, b.nlast
  402978:	ldr	x0, [sp, #16]
  40297c:	ldr	w8, [sp, #12]
  402980:	mov	w9, w8
  402984:	mov	x10, #0x18                  	// #24
  402988:	mul	x9, x10, x9
  40298c:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  402990:	add	x10, x10, #0x268
  402994:	add	x9, x10, x9
  402998:	ldr	x1, [x9]
  40299c:	bl	4019c0 <strcasecmp@plt>
  4029a0:	cbnz	w0, 4029b0 <sqrt@plt+0xf40>
  4029a4:	ldr	w8, [sp, #12]
  4029a8:	stur	w8, [x29, #-4]
  4029ac:	b	4029c8 <sqrt@plt+0xf58>
  4029b0:	ldr	w8, [sp, #12]
  4029b4:	add	w8, w8, #0x1
  4029b8:	str	w8, [sp, #12]
  4029bc:	b	402968 <sqrt@plt+0xef8>
  4029c0:	mov	w8, #0xffffffff            	// #-1
  4029c4:	stur	w8, [x29, #-4]
  4029c8:	ldur	w0, [x29, #-4]
  4029cc:	ldp	x29, x30, [sp, #32]
  4029d0:	add	sp, sp, #0x30
  4029d4:	ret
  4029d8:	sub	sp, sp, #0x30
  4029dc:	stp	x29, x30, [sp, #32]
  4029e0:	add	x29, sp, #0x20
  4029e4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  4029e8:	add	x8, x8, #0x6f0
  4029ec:	add	x8, x8, #0x10
  4029f0:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4029f4:	add	x9, x9, #0x40
  4029f8:	adrp	x10, 414000 <_ZdlPvm@@Base+0x1390>
  4029fc:	add	x10, x10, #0x905
  402a00:	stur	x0, [x29, #-8]
  402a04:	ldur	x11, [x29, #-8]
  402a08:	str	x8, [x11]
  402a0c:	ldr	x1, [x9]
  402a10:	mov	x0, x10
  402a14:	str	x11, [sp]
  402a18:	bl	4016b0 <fputs@plt>
  402a1c:	b	402a20 <sqrt@plt+0xfb0>
  402a20:	ldr	x0, [sp]
  402a24:	bl	407794 <sqrt@plt+0x5d24>
  402a28:	ldp	x29, x30, [sp, #32]
  402a2c:	add	sp, sp, #0x30
  402a30:	ret
  402a34:	str	x0, [sp, #16]
  402a38:	str	w1, [sp, #12]
  402a3c:	ldr	x0, [sp]
  402a40:	bl	407794 <sqrt@plt+0x5d24>
  402a44:	ldr	x0, [sp, #16]
  402a48:	bl	404184 <sqrt@plt+0x2714>
  402a4c:	sub	sp, sp, #0x20
  402a50:	stp	x29, x30, [sp, #16]
  402a54:	add	x29, sp, #0x10
  402a58:	adrp	x8, 402000 <sqrt@plt+0x590>
  402a5c:	add	x8, x8, #0x9d8
  402a60:	str	x0, [sp, #8]
  402a64:	ldr	x9, [sp, #8]
  402a68:	mov	x0, x9
  402a6c:	str	x9, [sp]
  402a70:	blr	x8
  402a74:	ldr	x0, [sp]
  402a78:	bl	412c44 <_ZdlPv@@Base>
  402a7c:	ldp	x29, x30, [sp, #16]
  402a80:	add	sp, sp, #0x20
  402a84:	ret
  402a88:	sub	sp, sp, #0x10
  402a8c:	str	x0, [sp, #8]
  402a90:	str	w1, [sp, #4]
  402a94:	add	sp, sp, #0x10
  402a98:	ret
  402a9c:	sub	sp, sp, #0x30
  402aa0:	stp	x29, x30, [sp, #32]
  402aa4:	add	x29, sp, #0x20
  402aa8:	mov	w8, #0xc                   	// #12
  402aac:	mov	w9, #0xffffffff            	// #-1
  402ab0:	stur	x0, [x29, #-8]
  402ab4:	stur	w1, [x29, #-12]
  402ab8:	ldur	x10, [x29, #-8]
  402abc:	mov	w0, w8
  402ac0:	str	w9, [sp, #16]
  402ac4:	str	x10, [sp, #8]
  402ac8:	bl	4017f0 <putchar@plt>
  402acc:	ldr	w8, [sp, #16]
  402ad0:	ldr	x10, [sp, #8]
  402ad4:	str	w8, [x10, #52]
  402ad8:	ldp	x29, x30, [sp, #32]
  402adc:	add	sp, sp, #0x30
  402ae0:	ret
  402ae4:	sub	sp, sp, #0x10
  402ae8:	mov	w8, #0xffffffff            	// #-1
  402aec:	str	x0, [sp, #8]
  402af0:	ldr	x9, [sp, #8]
  402af4:	str	w8, [x9, #52]
  402af8:	add	sp, sp, #0x10
  402afc:	ret
  402b00:	sub	sp, sp, #0x60
  402b04:	stp	x29, x30, [sp, #80]
  402b08:	add	x29, sp, #0x50
  402b0c:	stur	x0, [x29, #-8]
  402b10:	stur	x1, [x29, #-16]
  402b14:	stur	x2, [x29, #-24]
  402b18:	stur	x3, [x29, #-32]
  402b1c:	stur	w4, [x29, #-36]
  402b20:	str	x5, [sp, #32]
  402b24:	ldur	x8, [x29, #-8]
  402b28:	ldur	x0, [x29, #-24]
  402b2c:	ldur	x1, [x29, #-16]
  402b30:	str	x8, [sp]
  402b34:	bl	40b360 <sqrt@plt+0x98f0>
  402b38:	str	w0, [sp, #28]
  402b3c:	ldr	w9, [sp, #28]
  402b40:	and	w9, w9, #0xff
  402b44:	strb	w9, [sp, #27]
  402b48:	ldr	w9, [sp, #28]
  402b4c:	asr	w9, w9, #8
  402b50:	strh	w9, [sp, #24]
  402b54:	ldrh	w9, [sp, #24]
  402b58:	ldr	x8, [sp]
  402b5c:	ldrh	w10, [x8, #76]
  402b60:	cmp	w9, w10
  402b64:	b.eq	402b98 <sqrt@plt+0x1128>  // b.none
  402b68:	ldrh	w8, [sp, #24]
  402b6c:	mov	w9, #0x20                  	// #32
  402b70:	sdiv	w1, w8, w9
  402b74:	ldrh	w8, [sp, #24]
  402b78:	and	w8, w8, #0x1f
  402b7c:	add	w2, w8, #0x40
  402b80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402b84:	add	x0, x0, #0x947
  402b88:	bl	401a60 <printf@plt>
  402b8c:	ldrh	w8, [sp, #24]
  402b90:	ldr	x10, [sp]
  402b94:	strh	w8, [x10, #76]
  402b98:	ldur	x8, [x29, #-24]
  402b9c:	ldr	x9, [sp]
  402ba0:	ldr	x10, [x9, #64]
  402ba4:	cmp	x8, x10
  402ba8:	b.eq	402c1c <sqrt@plt+0x11ac>  // b.none
  402bac:	ldur	x8, [x29, #-24]
  402bb0:	str	x8, [sp, #16]
  402bb4:	ldr	x8, [sp, #16]
  402bb8:	ldr	w1, [x8, #112]
  402bbc:	ldr	x8, [sp, #16]
  402bc0:	ldr	w2, [x8, #108]
  402bc4:	ldr	x8, [sp, #16]
  402bc8:	ldr	w3, [x8, #104]
  402bcc:	ldr	x8, [sp, #16]
  402bd0:	ldr	w4, [x8, #116]
  402bd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402bd8:	add	x0, x0, #0x94e
  402bdc:	bl	401a60 <printf@plt>
  402be0:	ldr	x8, [sp, #16]
  402be4:	ldr	w9, [x8, #112]
  402be8:	cbz	w9, 402c08 <sqrt@plt+0x1198>
  402bec:	ldr	x8, [sp]
  402bf0:	ldr	x9, [x8, #64]
  402bf4:	cbz	x9, 402c08 <sqrt@plt+0x1198>
  402bf8:	ldr	x8, [sp]
  402bfc:	ldr	x9, [x8, #64]
  402c00:	ldr	w10, [x9, #112]
  402c04:	cbnz	w10, 402c10 <sqrt@plt+0x11a0>
  402c08:	ldr	x8, [sp]
  402c0c:	str	wzr, [x8, #72]
  402c10:	ldr	x8, [sp, #16]
  402c14:	ldr	x9, [sp]
  402c18:	str	x8, [x9, #64]
  402c1c:	ldur	x8, [x29, #-32]
  402c20:	ldr	w9, [x8, #4]
  402c24:	ldr	x8, [sp]
  402c28:	ldr	w10, [x8, #72]
  402c2c:	cmp	w9, w10
  402c30:	b.eq	402cec <sqrt@plt+0x127c>  // b.none
  402c34:	ldr	x8, [sp]
  402c38:	ldr	x9, [x8, #64]
  402c3c:	ldr	w10, [x9, #112]
  402c40:	cbz	w10, 402c90 <sqrt@plt+0x1220>
  402c44:	ldur	x8, [x29, #-32]
  402c48:	ldr	w9, [x8, #4]
  402c4c:	mov	w10, #0x4                   	// #4
  402c50:	sdiv	w1, w9, w10
  402c54:	ldur	x8, [x29, #-32]
  402c58:	ldr	w9, [x8, #4]
  402c5c:	and	w9, w9, #0x3
  402c60:	mov	w0, w9
  402c64:	sxtw	x8, w0
  402c68:	mov	x11, #0x8                   	// #8
  402c6c:	mul	x8, x11, x8
  402c70:	adrp	x11, 42a000 <_Znam@GLIBCXX_3.4>
  402c74:	add	x11, x11, #0x340
  402c78:	add	x8, x11, x8
  402c7c:	ldr	x2, [x8]
  402c80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402c84:	add	x0, x0, #0x969
  402c88:	bl	401a60 <printf@plt>
  402c8c:	b	402cdc <sqrt@plt+0x126c>
  402c90:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  402c94:	add	x8, x8, #0xc00
  402c98:	ldr	w9, [x8]
  402c9c:	scvtf	d0, w9
  402ca0:	ldur	w9, [x29, #-36]
  402ca4:	scvtf	d1, w9
  402ca8:	fdiv	d0, d0, d1
  402cac:	str	d0, [sp, #8]
  402cb0:	ldr	d0, [sp, #8]
  402cb4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  402cb8:	fmov	d1, x8
  402cbc:	fmul	d0, d0, d1
  402cc0:	frintm	d0, d0
  402cc4:	fdiv	d0, d0, d1
  402cc8:	str	d0, [sp, #8]
  402ccc:	ldr	d0, [sp, #8]
  402cd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402cd4:	add	x0, x0, #0x972
  402cd8:	bl	401a60 <printf@plt>
  402cdc:	ldur	x8, [x29, #-32]
  402ce0:	ldr	w9, [x8, #4]
  402ce4:	ldr	x8, [sp]
  402ce8:	str	w9, [x8, #72]
  402cec:	ldur	x8, [x29, #-32]
  402cf0:	ldr	w1, [x8, #8]
  402cf4:	ldur	x8, [x29, #-32]
  402cf8:	ldr	w2, [x8, #12]
  402cfc:	ldr	x0, [sp]
  402d00:	bl	404190 <sqrt@plt+0x2720>
  402d04:	cbnz	w0, 402d0c <sqrt@plt+0x129c>
  402d08:	b	402d4c <sqrt@plt+0x12dc>
  402d0c:	ldrb	w0, [sp, #27]
  402d10:	bl	404218 <sqrt@plt+0x27a8>
  402d14:	cbz	w0, 402d30 <sqrt@plt+0x12c0>
  402d18:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d1c:	add	x8, x8, #0x40
  402d20:	ldr	x1, [x8]
  402d24:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402d28:	add	x0, x0, #0x97b
  402d2c:	bl	4016b0 <fputs@plt>
  402d30:	ldrb	w0, [sp, #27]
  402d34:	bl	4017f0 <putchar@plt>
  402d38:	ldur	w8, [x29, #-36]
  402d3c:	ldr	x9, [sp]
  402d40:	ldr	w10, [x9, #52]
  402d44:	add	w8, w10, w8
  402d48:	str	w8, [x9, #52]
  402d4c:	ldp	x29, x30, [sp, #80]
  402d50:	add	sp, sp, #0x60
  402d54:	ret
  402d58:	sub	sp, sp, #0x30
  402d5c:	stp	x29, x30, [sp, #32]
  402d60:	add	x29, sp, #0x20
  402d64:	str	x0, [sp, #16]
  402d68:	str	w1, [sp, #12]
  402d6c:	str	w2, [sp, #8]
  402d70:	ldr	x8, [sp, #16]
  402d74:	ldr	w9, [sp, #12]
  402d78:	ldr	w10, [x8, #80]
  402d7c:	cmp	w9, w10
  402d80:	str	x8, [sp]
  402d84:	b.lt	402d98 <sqrt@plt+0x1328>  // b.tstop
  402d88:	ldr	w8, [sp, #8]
  402d8c:	cmp	w8, #0x0
  402d90:	cset	w8, ge  // ge = tcont
  402d94:	tbnz	w8, #0, 402da0 <sqrt@plt+0x1330>
  402d98:	stur	wzr, [x29, #-4]
  402d9c:	b	402ec8 <sqrt@plt+0x1458>
  402da0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402da4:	add	x8, x8, #0x40
  402da8:	ldr	x1, [x8]
  402dac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402db0:	add	x0, x0, #0x981
  402db4:	bl	4016b0 <fputs@plt>
  402db8:	ldr	x8, [sp]
  402dbc:	ldr	w9, [x8, #52]
  402dc0:	cmp	w9, #0x0
  402dc4:	cset	w9, ge  // ge = tcont
  402dc8:	tbnz	w9, #0, 402df0 <sqrt@plt+0x1380>
  402dcc:	ldr	w8, [sp, #12]
  402dd0:	ldr	x9, [sp]
  402dd4:	ldr	w10, [x9, #80]
  402dd8:	subs	w1, w8, w10
  402ddc:	ldr	w2, [sp, #8]
  402de0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402de4:	add	x0, x0, #0x985
  402de8:	bl	401a60 <printf@plt>
  402dec:	b	402eac <sqrt@plt+0x143c>
  402df0:	ldr	x8, [sp]
  402df4:	ldr	w9, [x8, #52]
  402df8:	ldr	w10, [sp, #12]
  402dfc:	cmp	w9, w10
  402e00:	b.eq	402e5c <sqrt@plt+0x13ec>  // b.none
  402e04:	ldr	w8, [sp, #12]
  402e08:	ldr	x9, [sp]
  402e0c:	ldr	w10, [x9, #52]
  402e10:	adrp	x11, 416000 <_ZdlPvm@@Base+0x3390>
  402e14:	add	x11, x11, #0x2c9
  402e18:	adrp	x12, 416000 <_ZdlPvm@@Base+0x3390>
  402e1c:	add	x12, x12, #0xcef
  402e20:	cmp	w8, w10
  402e24:	csel	x1, x12, x11, gt
  402e28:	ldr	w8, [sp, #12]
  402e2c:	ldr	w10, [x9, #52]
  402e30:	subs	w2, w8, w10
  402e34:	ldr	w8, [sp, #8]
  402e38:	ldr	w10, [x9, #56]
  402e3c:	mov	w13, #0x58                  	// #88
  402e40:	mov	w14, #0x78                  	// #120
  402e44:	cmp	w8, w10
  402e48:	csel	w8, w13, w14, eq  // eq = none
  402e4c:	and	w3, w8, #0xff
  402e50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402e54:	add	x0, x0, #0x98c
  402e58:	bl	401a60 <printf@plt>
  402e5c:	ldr	x8, [sp]
  402e60:	ldr	w9, [x8, #56]
  402e64:	ldr	w10, [sp, #8]
  402e68:	cmp	w9, w10
  402e6c:	b.eq	402eac <sqrt@plt+0x143c>  // b.none
  402e70:	ldr	w8, [sp, #8]
  402e74:	ldr	x9, [sp]
  402e78:	ldr	w10, [x9, #56]
  402e7c:	adrp	x11, 416000 <_ZdlPvm@@Base+0x3390>
  402e80:	add	x11, x11, #0x2c9
  402e84:	adrp	x12, 416000 <_ZdlPvm@@Base+0x3390>
  402e88:	add	x12, x12, #0xcef
  402e8c:	cmp	w8, w10
  402e90:	csel	x1, x12, x11, gt
  402e94:	ldr	w8, [sp, #8]
  402e98:	ldr	w10, [x9, #56]
  402e9c:	subs	w2, w8, w10
  402ea0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402ea4:	add	x0, x0, #0x993
  402ea8:	bl	401a60 <printf@plt>
  402eac:	ldr	w8, [sp, #12]
  402eb0:	ldr	x9, [sp]
  402eb4:	str	w8, [x9, #52]
  402eb8:	ldr	w8, [sp, #8]
  402ebc:	str	w8, [x9, #56]
  402ec0:	mov	w8, #0x1                   	// #1
  402ec4:	stur	w8, [x29, #-4]
  402ec8:	ldur	w0, [x29, #-4]
  402ecc:	ldp	x29, x30, [sp, #32]
  402ed0:	add	sp, sp, #0x30
  402ed4:	ret
  402ed8:	sub	sp, sp, #0xc0
  402edc:	stp	x29, x30, [sp, #176]
  402ee0:	add	x29, sp, #0xb0
  402ee4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  402ee8:	add	x8, x8, #0xbd8
  402eec:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1390>
  402ef0:	add	x9, x9, #0x9e1
  402ef4:	stur	x0, [x29, #-8]
  402ef8:	stur	w1, [x29, #-12]
  402efc:	stur	x2, [x29, #-24]
  402f00:	stur	w3, [x29, #-28]
  402f04:	stur	x4, [x29, #-40]
  402f08:	ldur	x10, [x29, #-8]
  402f0c:	ldur	w11, [x29, #-12]
  402f10:	subs	w11, w11, #0x43
  402f14:	mov	w12, w11
  402f18:	ubfx	x12, x12, #0, #32
  402f1c:	cmp	x12, #0x3b
  402f20:	str	x8, [sp, #56]
  402f24:	str	x9, [sp, #48]
  402f28:	str	x10, [sp, #40]
  402f2c:	str	x12, [sp, #32]
  402f30:	b.hi	403988 <sqrt@plt+0x1f18>  // b.pmore
  402f34:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  402f38:	add	x8, x8, #0x5d8
  402f3c:	ldr	x11, [sp, #32]
  402f40:	ldrsw	x10, [x8, x11, lsl #2]
  402f44:	add	x9, x8, x10
  402f48:	br	x9
  402f4c:	ldur	w8, [x29, #-28]
  402f50:	cmp	w8, #0x2
  402f54:	b.eq	402f74 <sqrt@plt+0x1504>  // b.none
  402f58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  402f5c:	add	x0, x0, #0x999
  402f60:	ldr	x1, [sp, #56]
  402f64:	ldr	x2, [sp, #56]
  402f68:	ldr	x3, [sp, #56]
  402f6c:	bl	409e68 <sqrt@plt+0x83f8>
  402f70:	b	4039b8 <sqrt@plt+0x1f48>
  402f74:	ldur	x8, [x29, #-40]
  402f78:	ldr	w9, [x8, #8]
  402f7c:	stur	w9, [x29, #-44]
  402f80:	ldur	x8, [x29, #-40]
  402f84:	ldr	w9, [x8, #12]
  402f88:	stur	w9, [x29, #-48]
  402f8c:	ldur	x8, [x29, #-24]
  402f90:	ldr	w9, [x8]
  402f94:	stur	w9, [x29, #-52]
  402f98:	ldur	x8, [x29, #-24]
  402f9c:	ldr	w9, [x8, #4]
  402fa0:	stur	w9, [x29, #-56]
  402fa4:	ldur	w9, [x29, #-52]
  402fa8:	cmp	w9, #0x0
  402fac:	cset	w9, ge  // ge = tcont
  402fb0:	tbnz	w9, #0, 402fd4 <sqrt@plt+0x1564>
  402fb4:	ldur	w8, [x29, #-52]
  402fb8:	ldur	w9, [x29, #-44]
  402fbc:	add	w8, w9, w8
  402fc0:	stur	w8, [x29, #-44]
  402fc4:	ldur	w8, [x29, #-52]
  402fc8:	mov	w9, wzr
  402fcc:	subs	w8, w9, w8
  402fd0:	stur	w8, [x29, #-52]
  402fd4:	ldur	w8, [x29, #-56]
  402fd8:	cmp	w8, #0x0
  402fdc:	cset	w8, ge  // ge = tcont
  402fe0:	tbnz	w8, #0, 403004 <sqrt@plt+0x1594>
  402fe4:	ldur	w8, [x29, #-56]
  402fe8:	ldur	w9, [x29, #-48]
  402fec:	add	w8, w9, w8
  402ff0:	stur	w8, [x29, #-48]
  402ff4:	ldur	w8, [x29, #-56]
  402ff8:	mov	w9, wzr
  402ffc:	subs	w8, w9, w8
  403000:	stur	w8, [x29, #-56]
  403004:	ldur	w1, [x29, #-44]
  403008:	ldur	w2, [x29, #-48]
  40300c:	ldr	x0, [sp, #40]
  403010:	bl	404190 <sqrt@plt+0x2720>
  403014:	cbnz	w0, 40301c <sqrt@plt+0x15ac>
  403018:	b	4039b8 <sqrt@plt+0x1f48>
  40301c:	ldur	w1, [x29, #-52]
  403020:	ldur	w2, [x29, #-56]
  403024:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403028:	add	x0, x0, #0x9b7
  40302c:	bl	401a60 <printf@plt>
  403030:	b	4039b8 <sqrt@plt+0x1f48>
  403034:	ldur	w8, [x29, #-28]
  403038:	cmp	w8, #0x2
  40303c:	b.eq	40305c <sqrt@plt+0x15ec>  // b.none
  403040:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403044:	add	x0, x0, #0x9c3
  403048:	ldr	x1, [sp, #56]
  40304c:	ldr	x2, [sp, #56]
  403050:	ldr	x3, [sp, #56]
  403054:	bl	409e68 <sqrt@plt+0x83f8>
  403058:	b	4039b8 <sqrt@plt+0x1f48>
  40305c:	ldr	x0, [sp, #40]
  403060:	bl	4039c4 <sqrt@plt+0x1f54>
  403064:	ldur	x8, [x29, #-40]
  403068:	ldr	w1, [x8, #8]
  40306c:	ldur	x8, [x29, #-40]
  403070:	ldr	w2, [x8, #12]
  403074:	ldr	x0, [sp, #40]
  403078:	bl	404190 <sqrt@plt+0x2720>
  40307c:	cbnz	w0, 403084 <sqrt@plt+0x1614>
  403080:	b	4039b8 <sqrt@plt+0x1f48>
  403084:	ldr	x0, [sp, #40]
  403088:	bl	404290 <sqrt@plt+0x2820>
  40308c:	ldur	x8, [x29, #-40]
  403090:	ldr	w1, [x8, #4]
  403094:	ldur	x8, [x29, #-24]
  403098:	ldr	w9, [x8]
  40309c:	mov	w10, #0x0                   	// #0
  4030a0:	str	w1, [sp, #28]
  4030a4:	str	w10, [sp, #24]
  4030a8:	cbnz	w9, 4030c0 <sqrt@plt+0x1650>
  4030ac:	ldur	x8, [x29, #-24]
  4030b0:	ldr	w9, [x8, #4]
  4030b4:	cmp	w9, #0x0
  4030b8:	cset	w9, eq  // eq = none
  4030bc:	str	w9, [sp, #24]
  4030c0:	ldr	w8, [sp, #24]
  4030c4:	and	w2, w8, #0x1
  4030c8:	ldr	x0, [sp, #40]
  4030cc:	ldr	w1, [sp, #28]
  4030d0:	bl	403a40 <sqrt@plt+0x1fd0>
  4030d4:	ldur	x9, [x29, #-24]
  4030d8:	ldr	w1, [x9]
  4030dc:	ldur	x9, [x29, #-24]
  4030e0:	ldr	w2, [x9, #4]
  4030e4:	ldr	x0, [sp, #48]
  4030e8:	bl	401a60 <printf@plt>
  4030ec:	ldr	x9, [sp, #40]
  4030f0:	mov	x0, x9
  4030f4:	bl	4042c8 <sqrt@plt+0x2858>
  4030f8:	b	4039b8 <sqrt@plt+0x1f48>
  4030fc:	ldur	w8, [x29, #-28]
  403100:	and	w8, w8, #0x1
  403104:	cbz	w8, 403124 <sqrt@plt+0x16b4>
  403108:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40310c:	add	x0, x0, #0x9e9
  403110:	ldr	x1, [sp, #56]
  403114:	ldr	x2, [sp, #56]
  403118:	ldr	x3, [sp, #56]
  40311c:	bl	409e68 <sqrt@plt+0x83f8>
  403120:	b	4039b8 <sqrt@plt+0x1f48>
  403124:	ldur	w8, [x29, #-28]
  403128:	cbnz	w8, 403148 <sqrt@plt+0x16d8>
  40312c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403130:	add	x0, x0, #0xa17
  403134:	ldr	x1, [sp, #56]
  403138:	ldr	x2, [sp, #56]
  40313c:	ldr	x3, [sp, #56]
  403140:	bl	409e68 <sqrt@plt+0x83f8>
  403144:	b	4039b8 <sqrt@plt+0x1f48>
  403148:	ldr	x0, [sp, #40]
  40314c:	bl	4039c4 <sqrt@plt+0x1f54>
  403150:	ldur	x8, [x29, #-40]
  403154:	ldr	w1, [x8, #8]
  403158:	ldur	x8, [x29, #-40]
  40315c:	ldr	w2, [x8, #12]
  403160:	ldr	x0, [sp, #40]
  403164:	bl	404190 <sqrt@plt+0x2720>
  403168:	cbnz	w0, 403170 <sqrt@plt+0x1700>
  40316c:	b	4039b8 <sqrt@plt+0x1f48>
  403170:	ldr	x0, [sp, #40]
  403174:	bl	404290 <sqrt@plt+0x2820>
  403178:	ldur	w8, [x29, #-12]
  40317c:	cmp	w8, #0x70
  403180:	b.ne	40319c <sqrt@plt+0x172c>  // b.any
  403184:	ldur	x8, [x29, #-40]
  403188:	ldr	w1, [x8, #4]
  40318c:	ldr	x0, [sp, #40]
  403190:	mov	w9, wzr
  403194:	mov	w2, w9
  403198:	bl	403a40 <sqrt@plt+0x1fd0>
  40319c:	ldur	x8, [x29, #-24]
  4031a0:	ldr	w1, [x8]
  4031a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4031a8:	add	x0, x0, #0xa30
  4031ac:	bl	401a60 <printf@plt>
  4031b0:	mov	w9, #0x1                   	// #1
  4031b4:	stur	w9, [x29, #-60]
  4031b8:	ldur	w8, [x29, #-60]
  4031bc:	ldur	w9, [x29, #-28]
  4031c0:	cmp	w8, w9
  4031c4:	b.ge	4031f0 <sqrt@plt+0x1780>  // b.tcont
  4031c8:	ldur	x8, [x29, #-24]
  4031cc:	ldursw	x9, [x29, #-60]
  4031d0:	ldr	w1, [x8, x9, lsl #2]
  4031d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4031d8:	add	x0, x0, #0xb4e
  4031dc:	bl	401a60 <printf@plt>
  4031e0:	ldur	w8, [x29, #-60]
  4031e4:	add	w8, w8, #0x1
  4031e8:	stur	w8, [x29, #-60]
  4031ec:	b	4031b8 <sqrt@plt+0x1748>
  4031f0:	ldur	w8, [x29, #-12]
  4031f4:	mov	w9, #0x45                  	// #69
  4031f8:	mov	w10, #0x46                  	// #70
  4031fc:	cmp	w8, #0x70
  403200:	csel	w8, w9, w10, eq  // eq = none
  403204:	and	w1, w8, #0xff
  403208:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40320c:	add	x0, x0, #0xa37
  403210:	bl	401a60 <printf@plt>
  403214:	ldr	x11, [sp, #40]
  403218:	mov	x0, x11
  40321c:	bl	4042c8 <sqrt@plt+0x2858>
  403220:	b	4039b8 <sqrt@plt+0x1f48>
  403224:	ldur	w8, [x29, #-28]
  403228:	and	w8, w8, #0x1
  40322c:	cbz	w8, 40324c <sqrt@plt+0x17dc>
  403230:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403234:	add	x0, x0, #0xa3e
  403238:	ldr	x1, [sp, #56]
  40323c:	ldr	x2, [sp, #56]
  403240:	ldr	x3, [sp, #56]
  403244:	bl	409e68 <sqrt@plt+0x83f8>
  403248:	b	4039b8 <sqrt@plt+0x1f48>
  40324c:	ldur	w8, [x29, #-28]
  403250:	cbnz	w8, 403270 <sqrt@plt+0x1800>
  403254:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403258:	add	x0, x0, #0xa6b
  40325c:	ldr	x1, [sp, #56]
  403260:	ldr	x2, [sp, #56]
  403264:	ldr	x3, [sp, #56]
  403268:	bl	409e68 <sqrt@plt+0x83f8>
  40326c:	b	4039b8 <sqrt@plt+0x1f48>
  403270:	ldr	x0, [sp, #40]
  403274:	bl	4039c4 <sqrt@plt+0x1f54>
  403278:	ldur	x8, [x29, #-40]
  40327c:	ldr	w1, [x8, #8]
  403280:	ldur	x8, [x29, #-40]
  403284:	ldr	w2, [x8, #12]
  403288:	ldr	x0, [sp, #40]
  40328c:	bl	404190 <sqrt@plt+0x2720>
  403290:	cbnz	w0, 403298 <sqrt@plt+0x1828>
  403294:	b	4039b8 <sqrt@plt+0x1f48>
  403298:	ldr	x0, [sp, #40]
  40329c:	bl	404290 <sqrt@plt+0x2820>
  4032a0:	ldur	x8, [x29, #-40]
  4032a4:	ldr	w1, [x8, #4]
  4032a8:	ldr	x0, [sp, #40]
  4032ac:	mov	w9, wzr
  4032b0:	mov	w2, w9
  4032b4:	bl	403a40 <sqrt@plt+0x1fd0>
  4032b8:	ldur	x8, [x29, #-24]
  4032bc:	ldr	w9, [x8]
  4032c0:	mov	w10, #0x2                   	// #2
  4032c4:	sdiv	w1, w9, w10
  4032c8:	ldur	x8, [x29, #-24]
  4032cc:	ldr	w9, [x8, #4]
  4032d0:	sdiv	w2, w9, w10
  4032d4:	ldr	x0, [sp, #48]
  4032d8:	str	w10, [sp, #20]
  4032dc:	bl	401a60 <printf@plt>
  4032e0:	ldr	w9, [sp, #20]
  4032e4:	stur	w9, [x29, #-64]
  4032e8:	mov	w10, #0x3                   	// #3
  4032ec:	stur	w10, [x29, #-68]
  4032f0:	ldur	w10, [x29, #-28]
  4032f4:	cmp	w10, #0x2
  4032f8:	b.le	403464 <sqrt@plt+0x19f4>
  4032fc:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403300:	add	x8, x8, #0x40
  403304:	ldr	x1, [x8]
  403308:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40330c:	add	x0, x0, #0xa83
  403310:	bl	4016b0 <fputs@plt>
  403314:	stur	wzr, [x29, #-72]
  403318:	ldur	w8, [x29, #-72]
  40331c:	ldur	w9, [x29, #-28]
  403320:	subs	w9, w9, #0x2
  403324:	cmp	w8, w9
  403328:	b.ge	403464 <sqrt@plt+0x19f4>  // b.tcont
  40332c:	ldur	w8, [x29, #-72]
  403330:	cbz	w8, 40333c <sqrt@plt+0x18cc>
  403334:	mov	w0, #0x2c                  	// #44
  403338:	bl	4017f0 <putchar@plt>
  40333c:	ldur	x8, [x29, #-24]
  403340:	ldursw	x9, [x29, #-72]
  403344:	ldr	w10, [x8, x9, lsl #2]
  403348:	mov	w11, #0x2                   	// #2
  40334c:	mul	w10, w10, w11
  403350:	mov	w12, #0x6                   	// #6
  403354:	sdiv	w1, w10, w12
  403358:	ldur	x8, [x29, #-24]
  40335c:	ldur	w10, [x29, #-72]
  403360:	mov	w13, #0x1                   	// #1
  403364:	add	w10, w10, #0x1
  403368:	ldr	w10, [x8, w10, sxtw #2]
  40336c:	mul	w10, w10, w11
  403370:	sdiv	w2, w10, w12
  403374:	ldur	x8, [x29, #-24]
  403378:	ldursw	x9, [x29, #-72]
  40337c:	ldr	w10, [x8, x9, lsl #2]
  403380:	sdiv	w10, w10, w11
  403384:	ldur	x8, [x29, #-24]
  403388:	ldur	w14, [x29, #-72]
  40338c:	add	w14, w14, #0x2
  403390:	ldr	w14, [x8, w14, sxtw #2]
  403394:	mul	w14, w14, w13
  403398:	sdiv	w14, w14, w12
  40339c:	add	w3, w10, w14
  4033a0:	ldur	x8, [x29, #-24]
  4033a4:	ldur	w10, [x29, #-72]
  4033a8:	add	w10, w10, #0x1
  4033ac:	ldr	w10, [x8, w10, sxtw #2]
  4033b0:	sdiv	w10, w10, w11
  4033b4:	ldur	x8, [x29, #-24]
  4033b8:	ldur	w14, [x29, #-72]
  4033bc:	add	w14, w14, #0x3
  4033c0:	ldr	w14, [x8, w14, sxtw #2]
  4033c4:	mul	w13, w14, w13
  4033c8:	sdiv	w12, w13, w12
  4033cc:	add	w4, w10, w12
  4033d0:	ldur	x8, [x29, #-24]
  4033d4:	ldursw	x9, [x29, #-72]
  4033d8:	ldr	w10, [x8, x9, lsl #2]
  4033dc:	ldur	x8, [x29, #-24]
  4033e0:	ldursw	x9, [x29, #-72]
  4033e4:	ldr	w12, [x8, x9, lsl #2]
  4033e8:	sdiv	w12, w12, w11
  4033ec:	subs	w10, w10, w12
  4033f0:	ldur	x8, [x29, #-24]
  4033f4:	ldur	w12, [x29, #-72]
  4033f8:	add	w12, w12, #0x2
  4033fc:	ldr	w12, [x8, w12, sxtw #2]
  403400:	sdiv	w12, w12, w11
  403404:	add	w5, w10, w12
  403408:	ldur	x8, [x29, #-24]
  40340c:	ldur	w10, [x29, #-72]
  403410:	add	w10, w10, #0x1
  403414:	ldr	w10, [x8, w10, sxtw #2]
  403418:	ldur	x8, [x29, #-24]
  40341c:	ldur	w12, [x29, #-72]
  403420:	add	w12, w12, #0x1
  403424:	ldr	w12, [x8, w12, sxtw #2]
  403428:	sdiv	w12, w12, w11
  40342c:	subs	w10, w10, w12
  403430:	ldur	x8, [x29, #-24]
  403434:	ldur	w12, [x29, #-72]
  403438:	add	w12, w12, #0x3
  40343c:	ldr	w12, [x8, w12, sxtw #2]
  403440:	sdiv	w11, w12, w11
  403444:	add	w6, w10, w11
  403448:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40344c:	add	x0, x0, #0xa86
  403450:	bl	401a60 <printf@plt>
  403454:	ldur	w8, [x29, #-72]
  403458:	add	w8, w8, #0x2
  40345c:	stur	w8, [x29, #-72]
  403460:	b	403318 <sqrt@plt+0x18a8>
  403464:	ldur	x8, [x29, #-24]
  403468:	ldur	w9, [x29, #-28]
  40346c:	mov	w10, #0x2                   	// #2
  403470:	subs	w9, w9, #0x2
  403474:	ldr	w9, [x8, w9, sxtw #2]
  403478:	ldur	x8, [x29, #-24]
  40347c:	ldur	w11, [x29, #-28]
  403480:	subs	w11, w11, #0x2
  403484:	ldr	w11, [x8, w11, sxtw #2]
  403488:	sdiv	w11, w11, w10
  40348c:	subs	w1, w9, w11
  403490:	ldur	x8, [x29, #-24]
  403494:	ldur	w9, [x29, #-28]
  403498:	subs	w9, w9, #0x1
  40349c:	ldr	w9, [x8, w9, sxtw #2]
  4034a0:	ldur	x8, [x29, #-24]
  4034a4:	ldur	w11, [x29, #-28]
  4034a8:	subs	w11, w11, #0x1
  4034ac:	ldr	w11, [x8, w11, sxtw #2]
  4034b0:	sdiv	w10, w11, w10
  4034b4:	subs	w2, w9, w10
  4034b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4034bc:	add	x0, x0, #0xa98
  4034c0:	bl	401a60 <printf@plt>
  4034c4:	ldr	x8, [sp, #40]
  4034c8:	mov	x0, x8
  4034cc:	bl	4042c8 <sqrt@plt+0x2858>
  4034d0:	b	4039b8 <sqrt@plt+0x1f48>
  4034d4:	ldur	w8, [x29, #-28]
  4034d8:	cmp	w8, #0x1
  4034dc:	b.eq	403514 <sqrt@plt+0x1aa4>  // b.none
  4034e0:	ldur	w8, [x29, #-12]
  4034e4:	cmp	w8, #0x43
  4034e8:	b.ne	4034f8 <sqrt@plt+0x1a88>  // b.any
  4034ec:	ldur	w8, [x29, #-28]
  4034f0:	cmp	w8, #0x2
  4034f4:	b.eq	403514 <sqrt@plt+0x1aa4>  // b.none
  4034f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4034fc:	add	x0, x0, #0xaa0
  403500:	ldr	x1, [sp, #56]
  403504:	ldr	x2, [sp, #56]
  403508:	ldr	x3, [sp, #56]
  40350c:	bl	409e68 <sqrt@plt+0x83f8>
  403510:	b	4039b8 <sqrt@plt+0x1f48>
  403514:	ldr	x0, [sp, #40]
  403518:	bl	4039c4 <sqrt@plt+0x1f54>
  40351c:	ldur	x8, [x29, #-40]
  403520:	ldr	w9, [x8, #8]
  403524:	ldur	x8, [x29, #-24]
  403528:	ldr	w10, [x8]
  40352c:	mov	w11, #0x2                   	// #2
  403530:	sdiv	w10, w10, w11
  403534:	add	w1, w9, w10
  403538:	ldur	x8, [x29, #-40]
  40353c:	ldr	w2, [x8, #12]
  403540:	ldr	x0, [sp, #40]
  403544:	bl	404190 <sqrt@plt+0x2720>
  403548:	cbnz	w0, 403550 <sqrt@plt+0x1ae0>
  40354c:	b	4039b8 <sqrt@plt+0x1f48>
  403550:	ldr	x0, [sp, #40]
  403554:	bl	404290 <sqrt@plt+0x2820>
  403558:	ldur	w8, [x29, #-12]
  40355c:	cmp	w8, #0x63
  403560:	b.ne	40359c <sqrt@plt+0x1b2c>  // b.any
  403564:	ldur	x8, [x29, #-40]
  403568:	ldr	w1, [x8, #4]
  40356c:	ldr	x0, [sp, #40]
  403570:	mov	w9, wzr
  403574:	mov	w2, w9
  403578:	bl	403a40 <sqrt@plt+0x1fd0>
  40357c:	ldur	x8, [x29, #-24]
  403580:	ldr	w9, [x8]
  403584:	mov	w10, #0x2                   	// #2
  403588:	sdiv	w1, w9, w10
  40358c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403590:	add	x0, x0, #0xabf
  403594:	bl	401a60 <printf@plt>
  403598:	b	4035b8 <sqrt@plt+0x1b48>
  40359c:	ldur	x8, [x29, #-24]
  4035a0:	ldr	w9, [x8]
  4035a4:	mov	w10, #0x2                   	// #2
  4035a8:	sdiv	w1, w9, w10
  4035ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4035b0:	add	x0, x0, #0xac4
  4035b4:	bl	401a60 <printf@plt>
  4035b8:	ldr	x0, [sp, #40]
  4035bc:	bl	4042c8 <sqrt@plt+0x2858>
  4035c0:	b	4039b8 <sqrt@plt+0x1f48>
  4035c4:	ldur	w8, [x29, #-28]
  4035c8:	cmp	w8, #0x2
  4035cc:	b.eq	4035ec <sqrt@plt+0x1b7c>  // b.none
  4035d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4035d4:	add	x0, x0, #0xacf
  4035d8:	ldr	x1, [sp, #56]
  4035dc:	ldr	x2, [sp, #56]
  4035e0:	ldr	x3, [sp, #56]
  4035e4:	bl	409e68 <sqrt@plt+0x83f8>
  4035e8:	b	4039b8 <sqrt@plt+0x1f48>
  4035ec:	ldr	x0, [sp, #40]
  4035f0:	bl	4039c4 <sqrt@plt+0x1f54>
  4035f4:	ldur	x8, [x29, #-40]
  4035f8:	ldr	w9, [x8, #8]
  4035fc:	ldur	x8, [x29, #-24]
  403600:	ldr	w10, [x8]
  403604:	mov	w11, #0x2                   	// #2
  403608:	sdiv	w10, w10, w11
  40360c:	add	w1, w9, w10
  403610:	ldur	x8, [x29, #-40]
  403614:	ldr	w2, [x8, #12]
  403618:	ldr	x0, [sp, #40]
  40361c:	bl	404190 <sqrt@plt+0x2720>
  403620:	cbnz	w0, 403628 <sqrt@plt+0x1bb8>
  403624:	b	4039b8 <sqrt@plt+0x1f48>
  403628:	ldr	x0, [sp, #40]
  40362c:	bl	404290 <sqrt@plt+0x2820>
  403630:	ldr	x8, [sp, #40]
  403634:	ldr	d0, [x8, #96]
  403638:	ldur	x9, [x29, #-24]
  40363c:	ldr	w10, [x9]
  403640:	scvtf	d1, w10
  403644:	fmul	d0, d0, d1
  403648:	ldur	x9, [x29, #-24]
  40364c:	ldr	w10, [x9, #4]
  403650:	scvtf	d1, w10
  403654:	fdiv	d0, d0, d1
  403658:	ldr	d1, [x8, #96]
  40365c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403660:	add	x0, x0, #0xaf0
  403664:	bl	401a60 <printf@plt>
  403668:	ldur	w10, [x29, #-12]
  40366c:	cmp	w10, #0x65
  403670:	b.ne	4036ac <sqrt@plt+0x1c3c>  // b.any
  403674:	ldur	x8, [x29, #-40]
  403678:	ldr	w1, [x8, #4]
  40367c:	ldr	x0, [sp, #40]
  403680:	mov	w9, wzr
  403684:	mov	w2, w9
  403688:	bl	403a40 <sqrt@plt+0x1fd0>
  40368c:	ldur	x8, [x29, #-24]
  403690:	ldr	w9, [x8, #4]
  403694:	mov	w10, #0x2                   	// #2
  403698:	sdiv	w1, w9, w10
  40369c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4036a0:	add	x0, x0, #0xabf
  4036a4:	bl	401a60 <printf@plt>
  4036a8:	b	4036c8 <sqrt@plt+0x1c58>
  4036ac:	ldur	x8, [x29, #-24]
  4036b0:	ldr	w9, [x8, #4]
  4036b4:	mov	w10, #0x2                   	// #2
  4036b8:	sdiv	w1, w9, w10
  4036bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4036c0:	add	x0, x0, #0xac4
  4036c4:	bl	401a60 <printf@plt>
  4036c8:	ldr	x8, [sp, #40]
  4036cc:	ldr	d0, [x8, #96]
  4036d0:	ldr	d1, [x8, #96]
  4036d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4036d8:	add	x0, x0, #0xaf0
  4036dc:	bl	401a60 <printf@plt>
  4036e0:	ldr	x8, [sp, #40]
  4036e4:	mov	x0, x8
  4036e8:	bl	4042c8 <sqrt@plt+0x2858>
  4036ec:	b	4039b8 <sqrt@plt+0x1f48>
  4036f0:	ldur	w8, [x29, #-28]
  4036f4:	cmp	w8, #0x4
  4036f8:	b.eq	403718 <sqrt@plt+0x1ca8>  // b.none
  4036fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403700:	add	x0, x0, #0xb03
  403704:	ldr	x1, [sp, #56]
  403708:	ldr	x2, [sp, #56]
  40370c:	ldr	x3, [sp, #56]
  403710:	bl	409e68 <sqrt@plt+0x83f8>
  403714:	b	4039b8 <sqrt@plt+0x1f48>
  403718:	ldr	x0, [sp, #40]
  40371c:	bl	4039c4 <sqrt@plt+0x1f54>
  403720:	ldur	x8, [x29, #-40]
  403724:	ldr	w1, [x8, #8]
  403728:	ldur	x8, [x29, #-40]
  40372c:	ldr	w2, [x8, #12]
  403730:	ldr	x0, [sp, #40]
  403734:	bl	404190 <sqrt@plt+0x2720>
  403738:	cbnz	w0, 403740 <sqrt@plt+0x1cd0>
  40373c:	b	4039b8 <sqrt@plt+0x1f48>
  403740:	ldr	x0, [sp, #40]
  403744:	bl	404290 <sqrt@plt+0x2820>
  403748:	ldur	x8, [x29, #-40]
  40374c:	ldr	w1, [x8, #4]
  403750:	ldr	x0, [sp, #40]
  403754:	mov	w9, wzr
  403758:	mov	w2, w9
  40375c:	bl	403a40 <sqrt@plt+0x1fd0>
  403760:	ldur	x0, [x29, #-24]
  403764:	add	x1, sp, #0x58
  403768:	bl	40eb08 <sqrt@plt+0xd098>
  40376c:	cbz	w0, 403858 <sqrt@plt+0x1de8>
  403770:	ldur	x8, [x29, #-24]
  403774:	ldr	w9, [x8, #4]
  403778:	ldur	x8, [x29, #-24]
  40377c:	ldr	w10, [x8, #12]
  403780:	add	w9, w9, w10
  403784:	scvtf	d0, w9
  403788:	ldr	d1, [sp, #96]
  40378c:	fsub	d0, d0, d1
  403790:	ldur	x8, [x29, #-24]
  403794:	ldr	w9, [x8]
  403798:	ldur	x8, [x29, #-24]
  40379c:	ldr	w10, [x8, #8]
  4037a0:	add	w9, w9, w10
  4037a4:	scvtf	d1, w9
  4037a8:	ldr	d2, [sp, #88]
  4037ac:	fsub	d1, d1, d2
  4037b0:	bl	401800 <atan2@plt>
  4037b4:	ldr	d1, [sp, #96]
  4037b8:	fneg	d1, d1
  4037bc:	ldr	d2, [sp, #88]
  4037c0:	fneg	d2, d2
  4037c4:	str	d0, [sp, #8]
  4037c8:	mov	v0.16b, v1.16b
  4037cc:	mov	v1.16b, v2.16b
  4037d0:	bl	401800 <atan2@plt>
  4037d4:	ldr	d1, [sp, #8]
  4037d8:	fsub	d0, d1, d0
  4037dc:	mov	x8, #0x800000000000        	// #140737488355328
  4037e0:	movk	x8, #0x4066, lsl #48
  4037e4:	fmov	d2, x8
  4037e8:	fmul	d0, d0, d2
  4037ec:	mov	x8, #0x2d18                	// #11544
  4037f0:	movk	x8, #0x5444, lsl #16
  4037f4:	movk	x8, #0x21fb, lsl #32
  4037f8:	movk	x8, #0x4009, lsl #48
  4037fc:	fmov	d2, x8
  403800:	fdiv	d0, d0, d2
  403804:	str	d0, [sp, #80]
  403808:	ldr	d0, [sp, #80]
  40380c:	fcmp	d0, #0.0
  403810:	cset	w9, gt
  403814:	tbnz	w9, #0, 40381c <sqrt@plt+0x1dac>
  403818:	b	403834 <sqrt@plt+0x1dc4>
  40381c:	ldr	d0, [sp, #80]
  403820:	mov	x8, #0x800000000000        	// #140737488355328
  403824:	movk	x8, #0x4076, lsl #48
  403828:	fmov	d1, x8
  40382c:	fsub	d0, d0, d1
  403830:	str	d0, [sp, #80]
  403834:	ldr	d0, [sp, #88]
  403838:	fcvtzs	w1, d0
  40383c:	ldr	d0, [sp, #96]
  403840:	fcvtzs	w2, d0
  403844:	ldr	d0, [sp, #80]
  403848:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40384c:	add	x0, x0, #0xb20
  403850:	bl	401a60 <printf@plt>
  403854:	b	403888 <sqrt@plt+0x1e18>
  403858:	ldur	x8, [x29, #-24]
  40385c:	ldr	w9, [x8]
  403860:	ldur	x8, [x29, #-24]
  403864:	ldr	w10, [x8, #8]
  403868:	add	w1, w9, w10
  40386c:	ldur	x8, [x29, #-24]
  403870:	ldr	w9, [x8, #4]
  403874:	ldur	x8, [x29, #-24]
  403878:	ldr	w10, [x8, #12]
  40387c:	add	w2, w9, w10
  403880:	ldr	x0, [sp, #48]
  403884:	bl	401a60 <printf@plt>
  403888:	ldr	x0, [sp, #40]
  40388c:	bl	4042c8 <sqrt@plt+0x2858>
  403890:	b	4039b8 <sqrt@plt+0x1f48>
  403894:	ldur	w8, [x29, #-28]
  403898:	cmp	w8, #0x1
  40389c:	b.eq	4038c8 <sqrt@plt+0x1e58>  // b.none
  4038a0:	ldur	w8, [x29, #-28]
  4038a4:	cmp	w8, #0x2
  4038a8:	b.eq	4038c8 <sqrt@plt+0x1e58>  // b.none
  4038ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4038b0:	add	x0, x0, #0xb2d
  4038b4:	ldr	x1, [sp, #56]
  4038b8:	ldr	x2, [sp, #56]
  4038bc:	ldr	x3, [sp, #56]
  4038c0:	bl	409e68 <sqrt@plt+0x83f8>
  4038c4:	b	4039b8 <sqrt@plt+0x1f48>
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	bl	4039c4 <sqrt@plt+0x1f54>
  4038d0:	ldr	x0, [sp, #40]
  4038d4:	bl	404290 <sqrt@plt+0x2820>
  4038d8:	ldur	x8, [x29, #-24]
  4038dc:	ldr	w9, [x8]
  4038e0:	cmp	w9, #0x0
  4038e4:	cset	w9, lt  // lt = tstop
  4038e8:	tbnz	w9, #0, 403918 <sqrt@plt+0x1ea8>
  4038ec:	ldur	x8, [x29, #-24]
  4038f0:	ldr	w9, [x8]
  4038f4:	cmp	w9, #0x3e8
  4038f8:	b.gt	403918 <sqrt@plt+0x1ea8>
  4038fc:	ldur	x8, [x29, #-24]
  403900:	ldr	w9, [x8]
  403904:	mov	w10, #0xa                   	// #10
  403908:	sdiv	w1, w9, w10
  40390c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403910:	add	x0, x0, #0xb4a
  403914:	bl	401a60 <printf@plt>
  403918:	ldr	x0, [sp, #40]
  40391c:	bl	4042c8 <sqrt@plt+0x2858>
  403920:	b	4039b8 <sqrt@plt+0x1f48>
  403924:	b	4039b8 <sqrt@plt+0x1f48>
  403928:	ldur	w8, [x29, #-28]
  40392c:	cbnz	w8, 403940 <sqrt@plt+0x1ed0>
  403930:	mov	w8, #0xffffffff            	// #-1
  403934:	ldr	x9, [sp, #40]
  403938:	str	w8, [x9, #84]
  40393c:	b	403984 <sqrt@plt+0x1f14>
  403940:	ldur	w8, [x29, #-28]
  403944:	cmp	w8, #0x1
  403948:	b.eq	403974 <sqrt@plt+0x1f04>  // b.none
  40394c:	ldur	w8, [x29, #-28]
  403950:	cmp	w8, #0x2
  403954:	b.eq	403974 <sqrt@plt+0x1f04>  // b.none
  403958:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  40395c:	add	x0, x0, #0xb52
  403960:	ldr	x1, [sp, #56]
  403964:	ldr	x2, [sp, #56]
  403968:	ldr	x3, [sp, #56]
  40396c:	bl	409e68 <sqrt@plt+0x83f8>
  403970:	b	4039b8 <sqrt@plt+0x1f48>
  403974:	ldur	x8, [x29, #-24]
  403978:	ldr	w9, [x8]
  40397c:	ldr	x8, [sp, #40]
  403980:	str	w9, [x8, #84]
  403984:	b	4039b8 <sqrt@plt+0x1f48>
  403988:	ldur	w8, [x29, #-12]
  40398c:	add	x9, sp, #0x40
  403990:	mov	x0, x9
  403994:	mov	w1, w8
  403998:	str	x9, [sp]
  40399c:	bl	409b48 <sqrt@plt+0x80d8>
  4039a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  4039a4:	add	x0, x0, #0xb79
  4039a8:	ldr	x1, [sp]
  4039ac:	ldr	x2, [sp, #56]
  4039b0:	ldr	x3, [sp, #56]
  4039b4:	bl	409e68 <sqrt@plt+0x83f8>
  4039b8:	ldp	x29, x30, [sp, #176]
  4039bc:	add	sp, sp, #0xc0
  4039c0:	ret
  4039c4:	sub	sp, sp, #0x20
  4039c8:	stp	x29, x30, [sp, #16]
  4039cc:	add	x29, sp, #0x10
  4039d0:	str	x0, [sp, #8]
  4039d4:	ldr	x8, [sp, #8]
  4039d8:	ldr	w9, [x8, #104]
  4039dc:	str	x8, [sp]
  4039e0:	cbz	w9, 4039e8 <sqrt@plt+0x1f78>
  4039e4:	b	403a34 <sqrt@plt+0x1fc4>
  4039e8:	mov	w8, #0x1                   	// #1
  4039ec:	ldr	x9, [sp]
  4039f0:	str	w8, [x9, #104]
  4039f4:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4039f8:	add	x10, x10, #0xc00
  4039fc:	ldr	w8, [x10]
  403a00:	scvtf	d0, w8
  403a04:	mov	x10, #0xc00000000000        	// #211106232532992
  403a08:	movk	x10, #0x408f, lsl #48
  403a0c:	fmov	d1, x10
  403a10:	fdiv	d0, d1, d0
  403a14:	str	d0, [x9, #96]
  403a18:	ldr	d0, [x9, #96]
  403a1c:	ldr	d1, [x9, #96]
  403a20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403a24:	add	x0, x0, #0xb9b
  403a28:	mov	w1, #0x21c0                	// #8640
  403a2c:	mov	w2, #0x2fd0                	// #12240
  403a30:	bl	401a60 <printf@plt>
  403a34:	ldp	x29, x30, [sp, #16]
  403a38:	add	sp, sp, #0x20
  403a3c:	ret
  403a40:	sub	sp, sp, #0x30
  403a44:	stp	x29, x30, [sp, #32]
  403a48:	add	x29, sp, #0x20
  403a4c:	stur	x0, [x29, #-8]
  403a50:	stur	w1, [x29, #-12]
  403a54:	str	w2, [sp, #16]
  403a58:	ldur	x8, [x29, #-8]
  403a5c:	ldr	w9, [x8, #84]
  403a60:	cmp	w9, #0x0
  403a64:	cset	w9, ge  // ge = tcont
  403a68:	str	x8, [sp]
  403a6c:	tbnz	w9, #0, 403ac8 <sqrt@plt+0x2058>
  403a70:	ldur	w8, [x29, #-12]
  403a74:	scvtf	d0, w8
  403a78:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  403a7c:	add	x9, x9, #0x200
  403a80:	ldr	w8, [x9]
  403a84:	scvtf	d1, w8
  403a88:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  403a8c:	movk	x9, #0x4039, lsl #48
  403a90:	fmov	d2, x9
  403a94:	fmul	d1, d1, d2
  403a98:	fmul	d0, d0, d1
  403a9c:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  403aa0:	add	x9, x9, #0x410
  403aa4:	ldr	w8, [x9]
  403aa8:	scvtf	d1, w8
  403aac:	mov	x9, #0x940000000000        	// #162727720910848
  403ab0:	movk	x9, #0x40f1, lsl #48
  403ab4:	fmov	d2, x9
  403ab8:	fmul	d1, d1, d2
  403abc:	fdiv	d0, d0, d1
  403ac0:	str	d0, [sp, #8]
  403ac4:	b	403afc <sqrt@plt+0x208c>
  403ac8:	ldr	x8, [sp]
  403acc:	ldr	w9, [x8, #84]
  403ad0:	scvtf	d0, w9
  403ad4:	mov	x10, #0x6666666666666666    	// #7378697629483820646
  403ad8:	movk	x10, #0x4039, lsl #48
  403adc:	fmov	d1, x10
  403ae0:	fmul	d0, d0, d1
  403ae4:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  403ae8:	add	x10, x10, #0xc00
  403aec:	ldr	w9, [x10]
  403af0:	scvtf	d1, w9
  403af4:	fdiv	d0, d0, d1
  403af8:	str	d0, [sp, #8]
  403afc:	ldr	w8, [sp, #16]
  403b00:	cbz	w8, 403b44 <sqrt@plt+0x20d4>
  403b04:	ldr	d0, [sp, #8]
  403b08:	mov	x8, #0x5810                	// #22544
  403b0c:	movk	x8, #0xb439, lsl #16
  403b10:	movk	x8, #0x76c8, lsl #32
  403b14:	movk	x8, #0x3fd6, lsl #48
  403b18:	fmov	d1, x8
  403b1c:	fcmp	d0, d1
  403b20:	cset	w9, mi  // mi = first
  403b24:	tbnz	w9, #0, 403b2c <sqrt@plt+0x20bc>
  403b28:	b	403b44 <sqrt@plt+0x20d4>
  403b2c:	mov	x8, #0x5810                	// #22544
  403b30:	movk	x8, #0xb439, lsl #16
  403b34:	movk	x8, #0x76c8, lsl #32
  403b38:	movk	x8, #0x3fd6, lsl #48
  403b3c:	fmov	d0, x8
  403b40:	str	d0, [sp, #8]
  403b44:	ldr	d0, [sp, #8]
  403b48:	ldr	x8, [sp]
  403b4c:	ldr	d1, [x8, #88]
  403b50:	fcmp	d0, d1
  403b54:	cset	w9, ne  // ne = any
  403b58:	tbnz	w9, #0, 403b60 <sqrt@plt+0x20f0>
  403b5c:	b	403b7c <sqrt@plt+0x210c>
  403b60:	ldr	d0, [sp, #8]
  403b64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403b68:	add	x0, x0, #0xbf3
  403b6c:	bl	401a60 <printf@plt>
  403b70:	ldr	x8, [sp, #8]
  403b74:	ldr	x9, [sp]
  403b78:	str	x8, [x9, #88]
  403b7c:	ldp	x29, x30, [sp, #32]
  403b80:	add	sp, sp, #0x30
  403b84:	ret
  403b88:	sub	sp, sp, #0x20
  403b8c:	stp	x29, x30, [sp, #16]
  403b90:	add	x29, sp, #0x10
  403b94:	str	x0, [sp, #8]
  403b98:	str	x1, [sp]
  403b9c:	ldr	x0, [sp]
  403ba0:	bl	40224c <sqrt@plt+0x7dc>
  403ba4:	ldp	x29, x30, [sp, #16]
  403ba8:	add	sp, sp, #0x20
  403bac:	ret
  403bb0:	sub	sp, sp, #0x40
  403bb4:	stp	x29, x30, [sp, #48]
  403bb8:	add	x29, sp, #0x30
  403bbc:	mov	x0, #0x70                  	// #112
  403bc0:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  403bc4:	add	x8, x8, #0x360
  403bc8:	adrp	x9, 402000 <sqrt@plt+0x590>
  403bcc:	add	x9, x9, #0x620
  403bd0:	str	x8, [sp, #24]
  403bd4:	str	x9, [sp, #16]
  403bd8:	bl	412b6c <_Znwm@@Base>
  403bdc:	ldr	x8, [sp, #24]
  403be0:	ldr	w1, [x8]
  403be4:	str	x0, [sp, #8]
  403be8:	ldr	x9, [sp, #16]
  403bec:	blr	x9
  403bf0:	b	403bf4 <sqrt@plt+0x2184>
  403bf4:	ldr	x0, [sp, #8]
  403bf8:	ldp	x29, x30, [sp, #48]
  403bfc:	add	sp, sp, #0x40
  403c00:	ret
  403c04:	stur	x0, [x29, #-8]
  403c08:	stur	w1, [x29, #-12]
  403c0c:	ldr	x0, [sp, #8]
  403c10:	bl	412c44 <_ZdlPv@@Base>
  403c14:	ldur	x0, [x29, #-8]
  403c18:	bl	401a00 <_Unwind_Resume@plt>
  403c1c:	sub	sp, sp, #0xb0
  403c20:	stp	x29, x30, [sp, #160]
  403c24:	add	x29, sp, #0xa0
  403c28:	mov	w8, #0x1                   	// #1
  403c2c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3390>
  403c30:	add	x9, x9, #0x8e5
  403c34:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  403c38:	add	x10, x10, #0xf0
  403c3c:	adrp	x11, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c40:	add	x11, x11, #0x48
  403c44:	adrp	x12, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c48:	add	x12, x12, #0x60
  403c4c:	adrp	x13, 42a000 <_Znam@GLIBCXX_3.4>
  403c50:	add	x13, x13, #0x414
  403c54:	adrp	x14, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  403c58:	add	x14, x14, #0x138
  403c5c:	adrp	x15, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  403c60:	add	x15, x15, #0xbd8
  403c64:	adrp	x16, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c68:	add	x16, x16, #0x5c
  403c6c:	stur	wzr, [x29, #-4]
  403c70:	stur	w0, [x29, #-8]
  403c74:	stur	x1, [x29, #-16]
  403c78:	mov	w0, w8
  403c7c:	mov	x1, x9
  403c80:	str	x10, [sp, #72]
  403c84:	str	x11, [sp, #64]
  403c88:	str	x12, [sp, #56]
  403c8c:	str	x13, [sp, #48]
  403c90:	str	x14, [sp, #40]
  403c94:	str	x15, [sp, #32]
  403c98:	str	x16, [sp, #24]
  403c9c:	bl	401840 <setlocale@plt>
  403ca0:	ldur	x9, [x29, #-16]
  403ca4:	ldr	x9, [x9]
  403ca8:	ldr	x10, [sp, #72]
  403cac:	str	x9, [x10]
  403cb0:	ldr	x9, [sp, #64]
  403cb4:	ldr	x11, [x9]
  403cb8:	mov	x0, x11
  403cbc:	ldr	x1, [sp, #56]
  403cc0:	bl	401a40 <setbuf@plt>
  403cc4:	ldur	w0, [x29, #-8]
  403cc8:	ldur	x1, [x29, #-16]
  403ccc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  403cd0:	add	x2, x2, #0xc05
  403cd4:	adrp	x3, 414000 <_ZdlPvm@@Base+0x1390>
  403cd8:	add	x3, x3, #0x768
  403cdc:	mov	x8, xzr
  403ce0:	mov	x4, x8
  403ce4:	bl	410670 <sqrt@plt+0xec00>
  403ce8:	stur	w0, [x29, #-20]
  403cec:	mov	w9, #0xffffffff            	// #-1
  403cf0:	cmp	w0, w9
  403cf4:	b.eq	4040cc <sqrt@plt+0x265c>  // b.none
  403cf8:	ldur	w8, [x29, #-20]
  403cfc:	cmp	w8, #0x3a
  403d00:	str	w8, [sp, #20]
  403d04:	b.eq	403dc4 <sqrt@plt+0x2354>  // b.none
  403d08:	b	403d0c <sqrt@plt+0x229c>
  403d0c:	ldr	w8, [sp, #20]
  403d10:	cmp	w8, #0x3f
  403d14:	b.eq	40409c <sqrt@plt+0x262c>  // b.none
  403d18:	b	403d1c <sqrt@plt+0x22ac>
  403d1c:	ldr	w8, [sp, #20]
  403d20:	cmp	w8, #0x46
  403d24:	b.eq	403f30 <sqrt@plt+0x24c0>  // b.none
  403d28:	b	403d2c <sqrt@plt+0x22bc>
  403d2c:	ldr	w8, [sp, #20]
  403d30:	cmp	w8, #0x49
  403d34:	b.eq	403dc0 <sqrt@plt+0x2350>  // b.none
  403d38:	b	403d3c <sqrt@plt+0x22cc>
  403d3c:	ldr	w8, [sp, #20]
  403d40:	cmp	w8, #0x63
  403d44:	b.eq	403f40 <sqrt@plt+0x24d0>  // b.none
  403d48:	b	403d4c <sqrt@plt+0x22dc>
  403d4c:	ldr	w8, [sp, #20]
  403d50:	cmp	w8, #0x64
  403d54:	b.eq	403e2c <sqrt@plt+0x23bc>  // b.none
  403d58:	b	403d5c <sqrt@plt+0x22ec>
  403d5c:	ldr	w8, [sp, #20]
  403d60:	cmp	w8, #0x6c
  403d64:	b.eq	403dac <sqrt@plt+0x233c>  // b.none
  403d68:	b	403d6c <sqrt@plt+0x22fc>
  403d6c:	ldr	w8, [sp, #20]
  403d70:	cmp	w8, #0x70
  403d74:	b.eq	403ea4 <sqrt@plt+0x2434>  // b.none
  403d78:	b	403d7c <sqrt@plt+0x230c>
  403d7c:	ldr	w8, [sp, #20]
  403d80:	cmp	w8, #0x76
  403d84:	b.eq	403f0c <sqrt@plt+0x249c>  // b.none
  403d88:	b	403d8c <sqrt@plt+0x231c>
  403d8c:	ldr	w8, [sp, #20]
  403d90:	cmp	w8, #0x77
  403d94:	b.eq	403fe0 <sqrt@plt+0x2570>  // b.none
  403d98:	b	403d9c <sqrt@plt+0x232c>
  403d9c:	ldr	w8, [sp, #20]
  403da0:	cmp	w8, #0x100
  403da4:	b.eq	404080 <sqrt@plt+0x2610>  // b.none
  403da8:	b	4040b0 <sqrt@plt+0x2640>
  403dac:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403db0:	add	x8, x8, #0x58
  403db4:	mov	w9, #0x1                   	// #1
  403db8:	str	w9, [x8]
  403dbc:	b	4040c8 <sqrt@plt+0x2658>
  403dc0:	b	4040c8 <sqrt@plt+0x2658>
  403dc4:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  403dc8:	add	x8, x8, #0x41c
  403dcc:	ldr	w9, [x8]
  403dd0:	cmp	w9, #0x64
  403dd4:	b.ne	403dfc <sqrt@plt+0x238c>  // b.any
  403dd8:	ldr	x8, [sp, #64]
  403ddc:	ldr	x0, [x8]
  403de0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  403de4:	add	x1, x1, #0xc14
  403de8:	bl	401710 <fprintf@plt>
  403dec:	mov	w9, #0x1                   	// #1
  403df0:	ldr	x8, [sp, #24]
  403df4:	str	w9, [x8]
  403df8:	b	403e1c <sqrt@plt+0x23ac>
  403dfc:	ldr	x8, [sp, #64]
  403e00:	ldr	x0, [x8]
  403e04:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  403e08:	add	x9, x9, #0x41c
  403e0c:	ldr	w2, [x9]
  403e10:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  403e14:	add	x1, x1, #0xc34
  403e18:	bl	401710 <fprintf@plt>
  403e1c:	ldr	x8, [sp, #64]
  403e20:	ldr	x0, [x8]
  403e24:	bl	4018d0 <fflush@plt>
  403e28:	b	4040c8 <sqrt@plt+0x2658>
  403e2c:	ldr	x8, [sp, #40]
  403e30:	ldr	x9, [x8]
  403e34:	ldrb	w0, [x9]
  403e38:	bl	401950 <isdigit@plt>
  403e3c:	cbnz	w0, 403e50 <sqrt@plt+0x23e0>
  403e40:	ldr	x8, [sp, #48]
  403e44:	ldr	w9, [x8]
  403e48:	subs	w9, w9, #0x1
  403e4c:	str	w9, [x8]
  403e50:	ldr	x8, [sp, #40]
  403e54:	ldr	x0, [x8]
  403e58:	bl	401810 <atoi@plt>
  403e5c:	ldr	x8, [sp, #24]
  403e60:	str	w0, [x8]
  403e64:	ldr	w9, [x8]
  403e68:	cmp	w9, #0x1
  403e6c:	b.eq	403ea0 <sqrt@plt+0x2430>  // b.none
  403e70:	ldr	x8, [sp, #24]
  403e74:	ldr	w9, [x8]
  403e78:	cmp	w9, #0x2
  403e7c:	b.eq	403ea0 <sqrt@plt+0x2430>  // b.none
  403e80:	ldr	x8, [sp, #64]
  403e84:	ldr	x0, [x8]
  403e88:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  403e8c:	add	x1, x1, #0xc55
  403e90:	bl	401710 <fprintf@plt>
  403e94:	mov	w9, #0x1                   	// #1
  403e98:	ldr	x8, [sp, #24]
  403e9c:	str	w9, [x8]
  403ea0:	b	4040c8 <sqrt@plt+0x2658>
  403ea4:	ldr	x8, [sp, #40]
  403ea8:	ldr	x0, [x8]
  403eac:	bl	402954 <sqrt@plt+0xee4>
  403eb0:	stur	w0, [x29, #-24]
  403eb4:	ldur	w9, [x29, #-24]
  403eb8:	cmp	w9, #0x0
  403ebc:	cset	w9, ge  // ge = tcont
  403ec0:	tbnz	w9, #0, 403ef8 <sqrt@plt+0x2488>
  403ec4:	ldr	x8, [sp, #40]
  403ec8:	ldr	x1, [x8]
  403ecc:	sub	x9, x29, #0x28
  403ed0:	mov	x0, x9
  403ed4:	str	x9, [sp, #8]
  403ed8:	bl	409a90 <sqrt@plt+0x8020>
  403edc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403ee0:	add	x0, x0, #0x916
  403ee4:	ldr	x1, [sp, #8]
  403ee8:	ldr	x2, [sp, #32]
  403eec:	ldr	x3, [sp, #32]
  403ef0:	bl	409e68 <sqrt@plt+0x83f8>
  403ef4:	b	403f08 <sqrt@plt+0x2498>
  403ef8:	ldur	w8, [x29, #-24]
  403efc:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  403f00:	add	x9, x9, #0x360
  403f04:	str	w8, [x9]
  403f08:	b	4040c8 <sqrt@plt+0x2658>
  403f0c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f10:	add	x8, x8, #0x30
  403f14:	ldr	x1, [x8]
  403f18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403f1c:	add	x0, x0, #0xc84
  403f20:	bl	401a60 <printf@plt>
  403f24:	mov	w9, wzr
  403f28:	mov	w0, w9
  403f2c:	bl	4019f0 <exit@plt>
  403f30:	ldr	x8, [sp, #40]
  403f34:	ldr	x0, [x8]
  403f38:	bl	40ea1c <sqrt@plt+0xcfac>
  403f3c:	b	4040c8 <sqrt@plt+0x2658>
  403f40:	ldr	x8, [sp, #40]
  403f44:	ldr	x0, [x8]
  403f48:	sub	x1, x29, #0x30
  403f4c:	mov	w2, #0xa                   	// #10
  403f50:	bl	401770 <strtol@plt>
  403f54:	stur	x0, [x29, #-56]
  403f58:	ldur	x8, [x29, #-56]
  403f5c:	cbnz	x8, 403f90 <sqrt@plt+0x2520>
  403f60:	ldur	x8, [x29, #-48]
  403f64:	ldr	x9, [sp, #40]
  403f68:	ldr	x10, [x9]
  403f6c:	cmp	x8, x10
  403f70:	b.ne	403f90 <sqrt@plt+0x2520>  // b.any
  403f74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403f78:	add	x0, x0, #0xca3
  403f7c:	ldr	x1, [sp, #32]
  403f80:	ldr	x2, [sp, #32]
  403f84:	ldr	x3, [sp, #32]
  403f88:	bl	409e68 <sqrt@plt+0x83f8>
  403f8c:	b	403fdc <sqrt@plt+0x256c>
  403f90:	ldur	x8, [x29, #-56]
  403f94:	cmp	x8, #0x0
  403f98:	cset	w9, le
  403f9c:	tbnz	w9, #0, 403fb0 <sqrt@plt+0x2540>
  403fa0:	ldur	x8, [x29, #-56]
  403fa4:	mov	x9, #0x7fff                	// #32767
  403fa8:	cmp	x8, x9
  403fac:	b.le	403fcc <sqrt@plt+0x255c>
  403fb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  403fb4:	add	x0, x0, #0xcce
  403fb8:	ldr	x1, [sp, #32]
  403fbc:	ldr	x2, [sp, #32]
  403fc0:	ldr	x3, [sp, #32]
  403fc4:	bl	409e68 <sqrt@plt+0x83f8>
  403fc8:	b	403fdc <sqrt@plt+0x256c>
  403fcc:	ldur	x8, [x29, #-56]
  403fd0:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403fd4:	add	x9, x9, #0x54
  403fd8:	str	w8, [x9]
  403fdc:	b	4040c8 <sqrt@plt+0x2658>
  403fe0:	ldr	x8, [sp, #40]
  403fe4:	ldr	x0, [x8]
  403fe8:	sub	x1, x29, #0x40
  403fec:	mov	w2, #0xa                   	// #10
  403ff0:	bl	401770 <strtol@plt>
  403ff4:	stur	x0, [x29, #-72]
  403ff8:	ldur	x8, [x29, #-72]
  403ffc:	cbnz	x8, 404030 <sqrt@plt+0x25c0>
  404000:	ldur	x8, [x29, #-64]
  404004:	ldr	x9, [sp, #40]
  404008:	ldr	x10, [x9]
  40400c:	cmp	x8, x10
  404010:	b.ne	404030 <sqrt@plt+0x25c0>  // b.any
  404014:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  404018:	add	x0, x0, #0xceb
  40401c:	ldr	x1, [sp, #32]
  404020:	ldr	x2, [sp, #32]
  404024:	ldr	x3, [sp, #32]
  404028:	bl	409e68 <sqrt@plt+0x83f8>
  40402c:	b	40407c <sqrt@plt+0x260c>
  404030:	ldur	x8, [x29, #-72]
  404034:	cmp	x8, #0x0
  404038:	cset	w9, lt  // lt = tstop
  40403c:	tbnz	w9, #0, 404050 <sqrt@plt+0x25e0>
  404040:	ldur	x8, [x29, #-72]
  404044:	mov	x9, #0x7fffffff            	// #2147483647
  404048:	cmp	x8, x9
  40404c:	b.le	40406c <sqrt@plt+0x25fc>
  404050:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  404054:	add	x0, x0, #0xd1a
  404058:	ldr	x1, [sp, #32]
  40405c:	ldr	x2, [sp, #32]
  404060:	ldr	x3, [sp, #32]
  404064:	bl	409e68 <sqrt@plt+0x83f8>
  404068:	b	40407c <sqrt@plt+0x260c>
  40406c:	ldur	x8, [x29, #-72]
  404070:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  404074:	add	x9, x9, #0x200
  404078:	str	w8, [x9]
  40407c:	b	4040c8 <sqrt@plt+0x2658>
  404080:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404084:	add	x8, x8, #0x40
  404088:	ldr	x0, [x8]
  40408c:	bl	40414c <sqrt@plt+0x26dc>
  404090:	mov	w9, wzr
  404094:	mov	w0, w9
  404098:	bl	4019f0 <exit@plt>
  40409c:	ldr	x8, [sp, #64]
  4040a0:	ldr	x0, [x8]
  4040a4:	bl	40414c <sqrt@plt+0x26dc>
  4040a8:	mov	w0, #0x1                   	// #1
  4040ac:	bl	4019f0 <exit@plt>
  4040b0:	mov	w8, wzr
  4040b4:	mov	w0, w8
  4040b8:	mov	w1, #0x2b0                 	// #688
  4040bc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1390>
  4040c0:	add	x2, x2, #0xd37
  4040c4:	bl	404300 <sqrt@plt+0x2890>
  4040c8:	b	403cc4 <sqrt@plt+0x2254>
  4040cc:	ldr	x8, [sp, #48]
  4040d0:	ldr	w9, [x8]
  4040d4:	ldur	w10, [x29, #-8]
  4040d8:	cmp	w9, w10
  4040dc:	b.lt	4040f0 <sqrt@plt+0x2680>  // b.tstop
  4040e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  4040e4:	add	x0, x0, #0x67f
  4040e8:	bl	4065fc <sqrt@plt+0x4b8c>
  4040ec:	b	404138 <sqrt@plt+0x26c8>
  4040f0:	ldr	x8, [sp, #48]
  4040f4:	ldr	w9, [x8]
  4040f8:	stur	w9, [x29, #-76]
  4040fc:	ldur	w8, [x29, #-76]
  404100:	ldur	w9, [x29, #-8]
  404104:	cmp	w8, w9
  404108:	b.ge	404138 <sqrt@plt+0x26c8>  // b.tcont
  40410c:	ldur	x8, [x29, #-16]
  404110:	ldursw	x9, [x29, #-76]
  404114:	mov	x10, #0x8                   	// #8
  404118:	mul	x9, x10, x9
  40411c:	add	x8, x8, x9
  404120:	ldr	x0, [x8]
  404124:	bl	4065fc <sqrt@plt+0x4b8c>
  404128:	ldur	w8, [x29, #-76]
  40412c:	add	w8, w8, #0x1
  404130:	stur	w8, [x29, #-76]
  404134:	b	4040fc <sqrt@plt+0x268c>
  404138:	mov	w8, wzr
  40413c:	mov	w0, w8
  404140:	ldp	x29, x30, [sp, #160]
  404144:	add	sp, sp, #0xb0
  404148:	ret
  40414c:	sub	sp, sp, #0x20
  404150:	stp	x29, x30, [sp, #16]
  404154:	add	x29, sp, #0x10
  404158:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  40415c:	add	x8, x8, #0xf0
  404160:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  404164:	add	x1, x1, #0xdbd
  404168:	str	x0, [sp, #8]
  40416c:	ldr	x0, [sp, #8]
  404170:	ldr	x2, [x8]
  404174:	bl	401710 <fprintf@plt>
  404178:	ldp	x29, x30, [sp, #16]
  40417c:	add	sp, sp, #0x20
  404180:	ret
  404184:	str	x30, [sp, #-16]!
  404188:	bl	401720 <__cxa_begin_catch@plt>
  40418c:	bl	4016e0 <_ZSt9terminatev@plt>
  404190:	sub	sp, sp, #0x30
  404194:	stp	x29, x30, [sp, #32]
  404198:	add	x29, sp, #0x20
  40419c:	str	x0, [sp, #16]
  4041a0:	str	w1, [sp, #12]
  4041a4:	str	w2, [sp, #8]
  4041a8:	ldr	x8, [sp, #16]
  4041ac:	ldr	w9, [x8, #52]
  4041b0:	ldr	w10, [sp, #12]
  4041b4:	cmp	w9, w10
  4041b8:	str	x8, [sp]
  4041bc:	b.ne	4041e8 <sqrt@plt+0x2778>  // b.any
  4041c0:	ldr	x8, [sp]
  4041c4:	ldr	w9, [x8, #56]
  4041c8:	ldr	w10, [sp, #8]
  4041cc:	cmp	w9, w10
  4041d0:	b.ne	4041e8 <sqrt@plt+0x2778>  // b.any
  4041d4:	ldr	x8, [sp]
  4041d8:	ldr	w9, [x8, #52]
  4041dc:	cmp	w9, #0x0
  4041e0:	cset	w9, ge  // ge = tcont
  4041e4:	tbnz	w9, #0, 404200 <sqrt@plt+0x2790>
  4041e8:	ldr	w1, [sp, #12]
  4041ec:	ldr	w2, [sp, #8]
  4041f0:	ldr	x0, [sp]
  4041f4:	bl	402d58 <sqrt@plt+0x12e8>
  4041f8:	stur	w0, [x29, #-4]
  4041fc:	b	404208 <sqrt@plt+0x2798>
  404200:	mov	w8, #0x1                   	// #1
  404204:	stur	w8, [x29, #-4]
  404208:	ldur	w0, [x29, #-4]
  40420c:	ldp	x29, x30, [sp, #32]
  404210:	add	sp, sp, #0x30
  404214:	ret
  404218:	sub	sp, sp, #0x10
  40421c:	strb	w0, [sp, #15]
  404220:	ldrb	w8, [sp, #15]
  404224:	mov	w9, #0x0                   	// #0
  404228:	cmp	w8, #0x20
  40422c:	str	w9, [sp, #8]
  404230:	b.ge	404280 <sqrt@plt+0x2810>  // b.tcont
  404234:	ldrb	w8, [sp, #15]
  404238:	mov	w9, #0x1                   	// #1
  40423c:	str	w9, [sp, #4]
  404240:	cbz	w8, 404278 <sqrt@plt+0x2808>
  404244:	ldrb	w8, [sp, #15]
  404248:	mov	w9, #0x7                   	// #7
  40424c:	cmp	w9, w8
  404250:	b.gt	404268 <sqrt@plt+0x27f8>
  404254:	ldrb	w8, [sp, #15]
  404258:	mov	w9, #0x1                   	// #1
  40425c:	cmp	w8, #0xf
  404260:	str	w9, [sp, #4]
  404264:	b.le	404278 <sqrt@plt+0x2808>
  404268:	ldrb	w8, [sp, #15]
  40426c:	cmp	w8, #0x1b
  404270:	cset	w8, eq  // eq = none
  404274:	str	w8, [sp, #4]
  404278:	ldr	w8, [sp, #4]
  40427c:	str	w8, [sp, #8]
  404280:	ldr	w8, [sp, #8]
  404284:	and	w0, w8, #0x1
  404288:	add	sp, sp, #0x10
  40428c:	ret
  404290:	sub	sp, sp, #0x20
  404294:	stp	x29, x30, [sp, #16]
  404298:	add	x29, sp, #0x10
  40429c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042a0:	add	x8, x8, #0x40
  4042a4:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1390>
  4042a8:	add	x9, x9, #0xdb2
  4042ac:	str	x0, [sp, #8]
  4042b0:	ldr	x1, [x8]
  4042b4:	mov	x0, x9
  4042b8:	bl	4016b0 <fputs@plt>
  4042bc:	ldp	x29, x30, [sp, #16]
  4042c0:	add	sp, sp, #0x20
  4042c4:	ret
  4042c8:	sub	sp, sp, #0x20
  4042cc:	stp	x29, x30, [sp, #16]
  4042d0:	add	x29, sp, #0x10
  4042d4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042d8:	add	x8, x8, #0x40
  4042dc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1390>
  4042e0:	add	x9, x9, #0xdb7
  4042e4:	str	x0, [sp, #8]
  4042e8:	ldr	x1, [x8]
  4042ec:	mov	x0, x9
  4042f0:	bl	4016b0 <fputs@plt>
  4042f4:	ldp	x29, x30, [sp, #16]
  4042f8:	add	sp, sp, #0x20
  4042fc:	ret
  404300:	sub	sp, sp, #0x20
  404304:	stp	x29, x30, [sp, #16]
  404308:	add	x29, sp, #0x10
  40430c:	stur	w0, [x29, #-4]
  404310:	str	w1, [sp, #8]
  404314:	str	x2, [sp]
  404318:	ldur	w8, [x29, #-4]
  40431c:	cbnz	w8, 40432c <sqrt@plt+0x28bc>
  404320:	ldr	w0, [sp, #8]
  404324:	ldr	x1, [sp]
  404328:	bl	4082d4 <sqrt@plt+0x6864>
  40432c:	ldp	x29, x30, [sp, #16]
  404330:	add	sp, sp, #0x20
  404334:	ret
  404338:	sub	sp, sp, #0x20
  40433c:	stp	x29, x30, [sp, #16]
  404340:	add	x29, sp, #0x10
  404344:	mov	x8, #0x4                   	// #4
  404348:	mov	x9, #0xffffffffffffffff    	// #-1
  40434c:	str	x0, [sp, #8]
  404350:	ldr	x10, [sp, #8]
  404354:	str	x8, [x10]
  404358:	ldr	x11, [x10]
  40435c:	mul	x12, x11, x8
  404360:	umulh	x8, x11, x8
  404364:	cmp	x8, #0x0
  404368:	csel	x0, x9, x12, ne  // ne = any
  40436c:	str	x10, [sp]
  404370:	bl	4016a0 <_Znam@plt>
  404374:	ldr	x8, [sp]
  404378:	str	x0, [x8, #16]
  40437c:	str	xzr, [x8, #8]
  404380:	ldp	x29, x30, [sp, #16]
  404384:	add	sp, sp, #0x20
  404388:	ret
  40438c:	sub	sp, sp, #0x30
  404390:	stp	x29, x30, [sp, #32]
  404394:	add	x29, sp, #0x20
  404398:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40439c:	add	x8, x8, #0xbd8
  4043a0:	stur	x0, [x29, #-8]
  4043a4:	str	x1, [sp, #16]
  4043a8:	ldur	x9, [x29, #-8]
  4043ac:	ldr	x10, [sp, #16]
  4043b0:	cmp	x10, #0x0
  4043b4:	cset	w11, hi  // hi = pmore
  4043b8:	str	x8, [sp, #8]
  4043bc:	str	x9, [sp]
  4043c0:	tbnz	w11, #0, 4043dc <sqrt@plt+0x296c>
  4043c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4043c8:	add	x0, x0, #0x2e4
  4043cc:	ldr	x1, [sp, #8]
  4043d0:	ldr	x2, [sp, #8]
  4043d4:	ldr	x3, [sp, #8]
  4043d8:	bl	409f58 <sqrt@plt+0x84e8>
  4043dc:	ldr	x8, [sp, #16]
  4043e0:	ldr	x9, [sp]
  4043e4:	str	x8, [x9]
  4043e8:	ldr	x8, [x9]
  4043ec:	mov	x10, #0x4                   	// #4
  4043f0:	mul	x11, x8, x10
  4043f4:	umulh	x8, x8, x10
  4043f8:	mov	x10, #0xffffffffffffffff    	// #-1
  4043fc:	cmp	x8, #0x0
  404400:	csel	x0, x10, x11, ne  // ne = any
  404404:	bl	4016a0 <_Znam@plt>
  404408:	ldr	x8, [sp]
  40440c:	str	x0, [x8, #16]
  404410:	str	xzr, [x8, #8]
  404414:	ldp	x29, x30, [sp, #32]
  404418:	add	sp, sp, #0x30
  40441c:	ret
  404420:	sub	sp, sp, #0x20
  404424:	stp	x29, x30, [sp, #16]
  404428:	add	x29, sp, #0x10
  40442c:	str	x0, [sp, #8]
  404430:	ldr	x8, [sp, #8]
  404434:	ldr	x8, [x8, #16]
  404438:	str	x8, [sp]
  40443c:	cbz	x8, 404448 <sqrt@plt+0x29d8>
  404440:	ldr	x0, [sp]
  404444:	bl	4018f0 <_ZdaPv@plt>
  404448:	ldp	x29, x30, [sp, #16]
  40444c:	add	sp, sp, #0x20
  404450:	ret
  404454:	sub	sp, sp, #0x40
  404458:	stp	x29, x30, [sp, #48]
  40445c:	add	x29, sp, #0x30
  404460:	stur	x0, [x29, #-8]
  404464:	stur	w1, [x29, #-12]
  404468:	ldur	x8, [x29, #-8]
  40446c:	ldr	x9, [x8, #8]
  404470:	ldr	x10, [x8]
  404474:	cmp	x9, x10
  404478:	str	x8, [sp, #8]
  40447c:	b.cc	40451c <sqrt@plt+0x2aac>  // b.lo, b.ul, b.last
  404480:	ldr	x8, [sp, #8]
  404484:	ldr	x9, [x8, #16]
  404488:	str	x9, [sp, #24]
  40448c:	ldr	x9, [x8]
  404490:	mov	x10, #0x2                   	// #2
  404494:	mul	x9, x9, x10
  404498:	str	x9, [x8]
  40449c:	ldr	x9, [x8]
  4044a0:	mov	x10, #0x4                   	// #4
  4044a4:	mul	x11, x9, x10
  4044a8:	umulh	x9, x9, x10
  4044ac:	mov	x10, #0xffffffffffffffff    	// #-1
  4044b0:	cmp	x9, #0x0
  4044b4:	csel	x0, x10, x11, ne  // ne = any
  4044b8:	bl	4016a0 <_Znam@plt>
  4044bc:	ldr	x8, [sp, #8]
  4044c0:	str	x0, [x8, #16]
  4044c4:	str	xzr, [sp, #16]
  4044c8:	ldr	x8, [sp, #16]
  4044cc:	ldr	x9, [sp, #8]
  4044d0:	ldr	x10, [x9, #8]
  4044d4:	cmp	x8, x10
  4044d8:	b.cs	404508 <sqrt@plt+0x2a98>  // b.hs, b.nlast
  4044dc:	ldr	x8, [sp, #24]
  4044e0:	ldr	x9, [sp, #16]
  4044e4:	ldr	w10, [x8, x9, lsl #2]
  4044e8:	ldr	x8, [sp, #8]
  4044ec:	ldr	x9, [x8, #16]
  4044f0:	ldr	x11, [sp, #16]
  4044f4:	str	w10, [x9, x11, lsl #2]
  4044f8:	ldr	x8, [sp, #16]
  4044fc:	add	x8, x8, #0x1
  404500:	str	x8, [sp, #16]
  404504:	b	4044c8 <sqrt@plt+0x2a58>
  404508:	ldr	x8, [sp, #24]
  40450c:	str	x8, [sp]
  404510:	cbz	x8, 40451c <sqrt@plt+0x2aac>
  404514:	ldr	x0, [sp]
  404518:	bl	4018f0 <_ZdaPv@plt>
  40451c:	ldur	w8, [x29, #-12]
  404520:	ldr	x9, [sp, #8]
  404524:	ldr	x10, [x9, #16]
  404528:	ldr	x11, [x9, #8]
  40452c:	str	w8, [x10, x11, lsl #2]
  404530:	ldr	x10, [x9, #8]
  404534:	add	x10, x10, #0x1
  404538:	str	x10, [x9, #8]
  40453c:	ldp	x29, x30, [sp, #48]
  404540:	add	sp, sp, #0x40
  404544:	ret
  404548:	sub	sp, sp, #0x60
  40454c:	stp	x29, x30, [sp, #80]
  404550:	add	x29, sp, #0x50
  404554:	mov	x8, #0x80                  	// #128
  404558:	mov	x9, #0x4                   	// #4
  40455c:	mov	x10, #0xffffffffffffffff    	// #-1
  404560:	stur	x0, [x29, #-8]
  404564:	ldur	x11, [x29, #-8]
  404568:	str	xzr, [x11, #8]
  40456c:	str	x8, [x11]
  404570:	ldr	x8, [x11]
  404574:	mul	x12, x8, x9
  404578:	umulh	x9, x8, x9
  40457c:	cmp	x9, #0x0
  404580:	csel	x0, x10, x12, ne  // ne = any
  404584:	stur	x11, [x29, #-32]
  404588:	str	x8, [sp, #40]
  40458c:	bl	4016a0 <_Znam@plt>
  404590:	ldr	x8, [sp, #40]
  404594:	str	x0, [sp, #32]
  404598:	cbz	x8, 4045e4 <sqrt@plt+0x2b74>
  40459c:	mov	x8, #0x4                   	// #4
  4045a0:	ldr	x9, [sp, #40]
  4045a4:	mul	x8, x8, x9
  4045a8:	ldr	x10, [sp, #32]
  4045ac:	add	x8, x10, x8
  4045b0:	str	x8, [sp, #24]
  4045b4:	str	x10, [sp, #16]
  4045b8:	ldr	x8, [sp, #16]
  4045bc:	mov	x0, x8
  4045c0:	str	x8, [sp, #8]
  4045c4:	bl	4072f4 <sqrt@plt+0x5884>
  4045c8:	b	4045cc <sqrt@plt+0x2b5c>
  4045cc:	ldr	x8, [sp, #8]
  4045d0:	add	x9, x8, #0x4
  4045d4:	ldr	x10, [sp, #24]
  4045d8:	cmp	x9, x10
  4045dc:	str	x9, [sp, #16]
  4045e0:	b.ne	4045b8 <sqrt@plt+0x2b48>  // b.any
  4045e4:	ldr	x8, [sp, #32]
  4045e8:	ldur	x9, [x29, #-32]
  4045ec:	str	x8, [x9, #16]
  4045f0:	ldp	x29, x30, [sp, #80]
  4045f4:	add	sp, sp, #0x60
  4045f8:	ret
  4045fc:	stur	x0, [x29, #-16]
  404600:	stur	w1, [x29, #-20]
  404604:	ldr	x0, [sp, #32]
  404608:	bl	4018f0 <_ZdaPv@plt>
  40460c:	ldur	x0, [x29, #-16]
  404610:	bl	401a00 <_Unwind_Resume@plt>
  404614:	sub	sp, sp, #0x20
  404618:	stp	x29, x30, [sp, #16]
  40461c:	add	x29, sp, #0x10
  404620:	str	x0, [sp, #8]
  404624:	ldr	x8, [sp, #8]
  404628:	ldr	x8, [x8, #16]
  40462c:	str	x8, [sp]
  404630:	cbz	x8, 40463c <sqrt@plt+0x2bcc>
  404634:	ldr	x0, [sp]
  404638:	bl	4018f0 <_ZdaPv@plt>
  40463c:	ldp	x29, x30, [sp, #16]
  404640:	add	sp, sp, #0x20
  404644:	ret
  404648:	sub	sp, sp, #0x80
  40464c:	stp	x29, x30, [sp, #112]
  404650:	add	x29, sp, #0x70
  404654:	stur	w1, [x29, #-4]
  404658:	stur	x0, [x29, #-16]
  40465c:	ldur	x8, [x29, #-16]
  404660:	ldr	x9, [x8, #8]
  404664:	ldr	x10, [x8]
  404668:	cmp	x9, x10
  40466c:	str	x8, [sp, #56]
  404670:	b.cc	404780 <sqrt@plt+0x2d10>  // b.lo, b.ul, b.last
  404674:	ldr	x8, [sp, #56]
  404678:	ldr	x9, [x8, #16]
  40467c:	stur	x9, [x29, #-24]
  404680:	ldr	x9, [x8]
  404684:	mov	x10, #0x2                   	// #2
  404688:	mul	x9, x9, x10
  40468c:	str	x9, [x8]
  404690:	ldr	x9, [x8]
  404694:	mov	x10, #0x4                   	// #4
  404698:	mul	x11, x9, x10
  40469c:	umulh	x10, x9, x10
  4046a0:	mov	x12, #0xffffffffffffffff    	// #-1
  4046a4:	cmp	x10, #0x0
  4046a8:	csel	x0, x12, x11, ne  // ne = any
  4046ac:	str	x9, [sp, #48]
  4046b0:	bl	4016a0 <_Znam@plt>
  4046b4:	ldr	x8, [sp, #48]
  4046b8:	str	x0, [sp, #40]
  4046bc:	cbz	x8, 404708 <sqrt@plt+0x2c98>
  4046c0:	mov	x8, #0x4                   	// #4
  4046c4:	ldr	x9, [sp, #48]
  4046c8:	mul	x8, x8, x9
  4046cc:	ldr	x10, [sp, #40]
  4046d0:	add	x8, x10, x8
  4046d4:	str	x8, [sp, #32]
  4046d8:	str	x10, [sp, #24]
  4046dc:	ldr	x8, [sp, #24]
  4046e0:	mov	x0, x8
  4046e4:	str	x8, [sp, #16]
  4046e8:	bl	4072f4 <sqrt@plt+0x5884>
  4046ec:	b	4046f0 <sqrt@plt+0x2c80>
  4046f0:	ldr	x8, [sp, #16]
  4046f4:	add	x9, x8, #0x4
  4046f8:	ldr	x10, [sp, #32]
  4046fc:	cmp	x9, x10
  404700:	str	x9, [sp, #24]
  404704:	b.ne	4046dc <sqrt@plt+0x2c6c>  // b.any
  404708:	ldr	x8, [sp, #40]
  40470c:	ldr	x9, [sp, #56]
  404710:	str	x8, [x9, #16]
  404714:	stur	xzr, [x29, #-48]
  404718:	ldur	x8, [x29, #-48]
  40471c:	ldr	x9, [sp, #56]
  404720:	ldr	x10, [x9, #8]
  404724:	cmp	x8, x10
  404728:	b.cs	40476c <sqrt@plt+0x2cfc>  // b.hs, b.nlast
  40472c:	ldur	x8, [x29, #-24]
  404730:	ldur	x9, [x29, #-48]
  404734:	ldr	x10, [sp, #56]
  404738:	ldr	x11, [x10, #16]
  40473c:	ldur	x12, [x29, #-48]
  404740:	ldr	w13, [x8, x9, lsl #2]
  404744:	str	w13, [x11, x12, lsl #2]
  404748:	ldur	x8, [x29, #-48]
  40474c:	add	x8, x8, #0x1
  404750:	stur	x8, [x29, #-48]
  404754:	b	404718 <sqrt@plt+0x2ca8>
  404758:	stur	x0, [x29, #-32]
  40475c:	stur	w1, [x29, #-36]
  404760:	ldr	x0, [sp, #40]
  404764:	bl	4018f0 <_ZdaPv@plt>
  404768:	b	4047ac <sqrt@plt+0x2d3c>
  40476c:	ldur	x8, [x29, #-24]
  404770:	str	x8, [sp, #8]
  404774:	cbz	x8, 404780 <sqrt@plt+0x2d10>
  404778:	ldr	x0, [sp, #8]
  40477c:	bl	4018f0 <_ZdaPv@plt>
  404780:	ldr	x8, [sp, #56]
  404784:	ldr	x9, [x8, #16]
  404788:	ldr	x10, [x8, #8]
  40478c:	ldur	w11, [x29, #-4]
  404790:	str	w11, [x9, x10, lsl #2]
  404794:	ldr	x9, [x8, #8]
  404798:	add	x9, x9, #0x1
  40479c:	str	x9, [x8, #8]
  4047a0:	ldp	x29, x30, [sp, #112]
  4047a4:	add	sp, sp, #0x80
  4047a8:	ret
  4047ac:	ldur	x0, [x29, #-32]
  4047b0:	bl	401a00 <_Unwind_Resume@plt>
  4047b4:	sub	sp, sp, #0x30
  4047b8:	stp	x29, x30, [sp, #32]
  4047bc:	add	x29, sp, #0x20
  4047c0:	stur	x0, [x29, #-8]
  4047c4:	ldur	x8, [x29, #-8]
  4047c8:	ldr	x9, [x8, #8]
  4047cc:	add	x0, x9, #0x1
  4047d0:	str	x8, [sp]
  4047d4:	bl	4016a0 <_Znam@plt>
  4047d8:	str	x0, [sp, #16]
  4047dc:	str	xzr, [sp, #8]
  4047e0:	ldr	x8, [sp, #8]
  4047e4:	ldr	x9, [sp]
  4047e8:	ldr	x10, [x9, #8]
  4047ec:	cmp	x8, x10
  4047f0:	b.cs	404830 <sqrt@plt+0x2dc0>  // b.hs, b.nlast
  4047f4:	ldr	x8, [sp]
  4047f8:	ldr	x9, [x8, #16]
  4047fc:	ldr	x10, [sp, #8]
  404800:	mov	x11, #0x4                   	// #4
  404804:	mul	x10, x11, x10
  404808:	add	x0, x9, x10
  40480c:	bl	40730c <sqrt@plt+0x589c>
  404810:	ldr	x8, [sp, #16]
  404814:	ldr	x9, [sp, #8]
  404818:	add	x8, x8, x9
  40481c:	strb	w0, [x8]
  404820:	ldr	x8, [sp, #8]
  404824:	add	x8, x8, #0x1
  404828:	str	x8, [sp, #8]
  40482c:	b	4047e0 <sqrt@plt+0x2d70>
  404830:	ldr	x8, [sp, #16]
  404834:	ldr	x9, [sp]
  404838:	ldr	x10, [x9, #8]
  40483c:	add	x8, x8, x10
  404840:	mov	w11, #0x0                   	// #0
  404844:	strb	w11, [x8]
  404848:	ldr	x0, [sp, #16]
  40484c:	ldp	x29, x30, [sp, #32]
  404850:	add	sp, sp, #0x30
  404854:	ret
  404858:	sub	sp, sp, #0x10
  40485c:	str	x0, [sp, #8]
  404860:	ldr	x8, [sp, #8]
  404864:	str	xzr, [x8, #8]
  404868:	add	sp, sp, #0x10
  40486c:	ret
  404870:	sub	sp, sp, #0x10
  404874:	mov	w8, #0x3e8                 	// #1000
  404878:	mov	w9, #0x10000               	// #65536
  40487c:	str	w0, [sp, #12]
  404880:	ldr	w10, [sp, #12]
  404884:	subs	w10, w8, w10
  404888:	mul	w9, w10, w9
  40488c:	udiv	w0, w9, w8
  404890:	add	sp, sp, #0x10
  404894:	ret
  404898:	sub	sp, sp, #0x30
  40489c:	stp	x29, x30, [sp, #32]
  4048a0:	add	x29, sp, #0x20
  4048a4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4048a8:	add	x8, x8, #0x98
  4048ac:	ldr	x9, [x8]
  4048b0:	ldr	x9, [x9, #24]
  4048b4:	stur	x8, [x29, #-8]
  4048b8:	str	x9, [sp, #16]
  4048bc:	cbz	x9, 4048d0 <sqrt@plt+0x2e60>
  4048c0:	ldr	x0, [sp, #16]
  4048c4:	bl	4083d0 <sqrt@plt+0x6960>
  4048c8:	ldr	x0, [sp, #16]
  4048cc:	bl	412c44 <_ZdlPv@@Base>
  4048d0:	ldur	x8, [x29, #-8]
  4048d4:	ldr	x9, [x8]
  4048d8:	ldr	x9, [x9, #32]
  4048dc:	str	x9, [sp, #8]
  4048e0:	cbz	x9, 4048f4 <sqrt@plt+0x2e84>
  4048e4:	ldr	x0, [sp, #8]
  4048e8:	bl	4083d0 <sqrt@plt+0x6960>
  4048ec:	ldr	x0, [sp, #8]
  4048f0:	bl	412c44 <_ZdlPv@@Base>
  4048f4:	ldur	x8, [x29, #-8]
  4048f8:	ldr	x9, [x8]
  4048fc:	str	x9, [sp]
  404900:	cbz	x9, 40490c <sqrt@plt+0x2e9c>
  404904:	ldr	x0, [sp]
  404908:	bl	412c44 <_ZdlPv@@Base>
  40490c:	mov	x8, xzr
  404910:	ldur	x9, [x29, #-8]
  404914:	str	x8, [x9]
  404918:	ldp	x29, x30, [sp, #32]
  40491c:	add	sp, sp, #0x30
  404920:	ret
  404924:	sub	sp, sp, #0x40
  404928:	stp	x29, x30, [sp, #48]
  40492c:	add	x29, sp, #0x30
  404930:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  404934:	add	x8, x8, #0x313
  404938:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40493c:	add	x9, x9, #0xbd8
  404940:	add	x10, sp, #0x18
  404944:	sturb	w0, [x29, #-1]
  404948:	ldurb	w1, [x29, #-1]
  40494c:	mov	x0, x10
  404950:	str	x8, [sp, #16]
  404954:	str	x9, [sp, #8]
  404958:	str	x10, [sp]
  40495c:	bl	409b48 <sqrt@plt+0x80d8>
  404960:	ldr	x0, [sp, #16]
  404964:	ldr	x1, [sp]
  404968:	ldr	x2, [sp, #8]
  40496c:	ldr	x3, [sp, #8]
  404970:	bl	409f58 <sqrt@plt+0x84e8>
  404974:	ldp	x29, x30, [sp, #48]
  404978:	add	sp, sp, #0x40
  40497c:	ret
  404980:	sub	sp, sp, #0x20
  404984:	stp	x29, x30, [sp, #16]
  404988:	add	x29, sp, #0x10
  40498c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  404990:	add	x8, x8, #0xbd8
  404994:	str	x8, [sp]
  404998:	bl	4049e8 <sqrt@plt+0x2f78>
  40499c:	stur	w0, [x29, #-4]
  4049a0:	ldur	w9, [x29, #-4]
  4049a4:	cmp	w9, #0x0
  4049a8:	cset	w9, lt  // lt = tstop
  4049ac:	tbnz	w9, #0, 4049bc <sqrt@plt+0x2f4c>
  4049b0:	ldur	w8, [x29, #-4]
  4049b4:	cmp	w8, #0x10, lsl #12
  4049b8:	b.le	4049d8 <sqrt@plt+0x2f68>
  4049bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4049c0:	add	x0, x0, #0x341
  4049c4:	ldr	x1, [sp]
  4049c8:	ldr	x2, [sp]
  4049cc:	ldr	x3, [sp]
  4049d0:	bl	409e68 <sqrt@plt+0x83f8>
  4049d4:	stur	wzr, [x29, #-4]
  4049d8:	ldur	w0, [x29, #-4]
  4049dc:	ldp	x29, x30, [sp, #16]
  4049e0:	add	sp, sp, #0x20
  4049e4:	ret
  4049e8:	sub	sp, sp, #0xb0
  4049ec:	stp	x29, x30, [sp, #160]
  4049f0:	add	x29, sp, #0xa0
  4049f4:	adrp	x8, 404000 <sqrt@plt+0x2590>
  4049f8:	add	x8, x8, #0x548
  4049fc:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  404a00:	add	x9, x9, #0xbd8
  404a04:	sub	x0, x29, #0x18
  404a08:	str	x9, [sp, #72]
  404a0c:	blr	x8
  404a10:	bl	405400 <sqrt@plt+0x3990>
  404a14:	str	x0, [sp, #64]
  404a18:	b	404a1c <sqrt@plt+0x2fac>
  404a1c:	ldr	x8, [sp, #64]
  404a20:	sub	x0, x29, #0x1c
  404a24:	stur	w8, [x29, #-28]
  404a28:	bl	40736c <sqrt@plt+0x58fc>
  404a2c:	str	w0, [sp, #60]
  404a30:	b	404a34 <sqrt@plt+0x2fc4>
  404a34:	ldr	w8, [sp, #60]
  404a38:	cmp	w8, #0x2d
  404a3c:	b.ne	404a98 <sqrt@plt+0x3028>  // b.any
  404a40:	ldur	w8, [x29, #-28]
  404a44:	stur	w8, [x29, #-48]
  404a48:	ldur	w8, [x29, #-48]
  404a4c:	mov	w1, w8
  404a50:	sub	x0, x29, #0x18
  404a54:	bl	404648 <sqrt@plt+0x2bd8>
  404a58:	b	404a5c <sqrt@plt+0x2fec>
  404a5c:	bl	407384 <sqrt@plt+0x5914>
  404a60:	str	x0, [sp, #48]
  404a64:	b	404a68 <sqrt@plt+0x2ff8>
  404a68:	ldr	x8, [sp, #48]
  404a6c:	stur	w8, [x29, #-52]
  404a70:	ldur	w8, [x29, #-52]
  404a74:	stur	w8, [x29, #-28]
  404a78:	b	404a98 <sqrt@plt+0x3028>
  404a7c:	stur	x0, [x29, #-40]
  404a80:	stur	w1, [x29, #-44]
  404a84:	sub	x0, x29, #0x18
  404a88:	adrp	x8, 404000 <sqrt@plt+0x2590>
  404a8c:	add	x8, x8, #0x614
  404a90:	blr	x8
  404a94:	b	404c00 <sqrt@plt+0x3190>
  404a98:	sub	x0, x29, #0x1c
  404a9c:	bl	40736c <sqrt@plt+0x58fc>
  404aa0:	str	w0, [sp, #44]
  404aa4:	b	404aa8 <sqrt@plt+0x3038>
  404aa8:	ldr	w0, [sp, #44]
  404aac:	bl	401950 <isdigit@plt>
  404ab0:	cbnz	w0, 404ad0 <sqrt@plt+0x3060>
  404ab4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  404ab8:	add	x0, x0, #0x3d9
  404abc:	ldr	x1, [sp, #72]
  404ac0:	ldr	x2, [sp, #72]
  404ac4:	ldr	x3, [sp, #72]
  404ac8:	bl	409f58 <sqrt@plt+0x84e8>
  404acc:	b	404ad0 <sqrt@plt+0x3060>
  404ad0:	sub	x0, x29, #0x1c
  404ad4:	bl	40736c <sqrt@plt+0x58fc>
  404ad8:	str	w0, [sp, #40]
  404adc:	b	404ae0 <sqrt@plt+0x3070>
  404ae0:	ldr	w0, [sp, #40]
  404ae4:	bl	401950 <isdigit@plt>
  404ae8:	cbz	w0, 404b28 <sqrt@plt+0x30b8>
  404aec:	ldur	w8, [x29, #-28]
  404af0:	stur	w8, [x29, #-56]
  404af4:	ldur	w8, [x29, #-56]
  404af8:	mov	w1, w8
  404afc:	sub	x0, x29, #0x18
  404b00:	bl	404648 <sqrt@plt+0x2bd8>
  404b04:	b	404b08 <sqrt@plt+0x3098>
  404b08:	bl	407384 <sqrt@plt+0x5914>
  404b0c:	str	x0, [sp, #32]
  404b10:	b	404b14 <sqrt@plt+0x30a4>
  404b14:	ldr	x8, [sp, #32]
  404b18:	stur	w8, [x29, #-60]
  404b1c:	ldur	w8, [x29, #-60]
  404b20:	stur	w8, [x29, #-28]
  404b24:	b	404ad0 <sqrt@plt+0x3060>
  404b28:	ldur	w8, [x29, #-28]
  404b2c:	stur	w8, [x29, #-64]
  404b30:	ldur	w8, [x29, #-64]
  404b34:	mov	w0, w8
  404b38:	bl	4073f4 <sqrt@plt+0x5984>
  404b3c:	b	404b40 <sqrt@plt+0x30d0>
  404b40:	sub	x0, x29, #0x18
  404b44:	bl	4047b4 <sqrt@plt+0x2d44>
  404b48:	str	x0, [sp, #24]
  404b4c:	b	404b50 <sqrt@plt+0x30e0>
  404b50:	ldr	x8, [sp, #24]
  404b54:	stur	x8, [x29, #-72]
  404b58:	bl	401900 <__errno_location@plt>
  404b5c:	str	wzr, [x0]
  404b60:	ldur	x0, [x29, #-72]
  404b64:	mov	x8, xzr
  404b68:	mov	x1, x8
  404b6c:	mov	w2, #0xa                   	// #10
  404b70:	bl	401770 <strtol@plt>
  404b74:	str	x0, [sp, #80]
  404b78:	bl	401900 <__errno_location@plt>
  404b7c:	ldr	w9, [x0]
  404b80:	cbnz	w9, 404ba4 <sqrt@plt+0x3134>
  404b84:	ldr	x8, [sp, #80]
  404b88:	mov	x9, #0x7fffffff            	// #2147483647
  404b8c:	cmp	x8, x9
  404b90:	b.gt	404ba4 <sqrt@plt+0x3134>
  404b94:	ldr	x8, [sp, #80]
  404b98:	mov	x9, #0xffffffff80000001    	// #-2147483647
  404b9c:	cmp	x8, x9
  404ba0:	b.ge	404bc4 <sqrt@plt+0x3154>  // b.tcont
  404ba4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  404ba8:	add	x0, x0, #0x3f3
  404bac:	ldr	x1, [sp, #72]
  404bb0:	ldr	x2, [sp, #72]
  404bb4:	ldr	x3, [sp, #72]
  404bb8:	bl	409e68 <sqrt@plt+0x83f8>
  404bbc:	b	404bc0 <sqrt@plt+0x3150>
  404bc0:	str	xzr, [sp, #80]
  404bc4:	ldur	x8, [x29, #-72]
  404bc8:	str	x8, [sp, #16]
  404bcc:	cbz	x8, 404bd8 <sqrt@plt+0x3168>
  404bd0:	ldr	x0, [sp, #16]
  404bd4:	bl	4018f0 <_ZdaPv@plt>
  404bd8:	ldr	x8, [sp, #80]
  404bdc:	sub	x0, x29, #0x18
  404be0:	adrp	x9, 404000 <sqrt@plt+0x2590>
  404be4:	add	x9, x9, #0x614
  404be8:	str	w8, [sp, #12]
  404bec:	blr	x9
  404bf0:	ldr	w0, [sp, #12]
  404bf4:	ldp	x29, x30, [sp, #160]
  404bf8:	add	sp, sp, #0xb0
  404bfc:	ret
  404c00:	ldur	x0, [x29, #-40]
  404c04:	bl	401a00 <_Unwind_Resume@plt>
  404c08:	sub	sp, sp, #0x60
  404c0c:	stp	x29, x30, [sp, #80]
  404c10:	add	x29, sp, #0x50
  404c14:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  404c18:	add	x8, x8, #0xbd8
  404c1c:	stur	x0, [x29, #-8]
  404c20:	ldur	x9, [x29, #-8]
  404c24:	cmp	x9, #0x0
  404c28:	cset	w10, hi  // hi = pmore
  404c2c:	str	x8, [sp, #32]
  404c30:	tbnz	w10, #0, 404c4c <sqrt@plt+0x31dc>
  404c34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  404c38:	add	x0, x0, #0x367
  404c3c:	ldr	x1, [sp, #32]
  404c40:	ldr	x2, [sp, #32]
  404c44:	ldr	x3, [sp, #32]
  404c48:	bl	409f58 <sqrt@plt+0x84e8>
  404c4c:	mov	x0, #0x18                  	// #24
  404c50:	bl	412b6c <_Znwm@@Base>
  404c54:	ldur	x1, [x29, #-8]
  404c58:	str	x0, [sp, #24]
  404c5c:	adrp	x8, 404000 <sqrt@plt+0x2590>
  404c60:	add	x8, x8, #0x38c
  404c64:	blr	x8
  404c68:	b	404c6c <sqrt@plt+0x31fc>
  404c6c:	ldr	x8, [sp, #24]
  404c70:	stur	x8, [x29, #-16]
  404c74:	str	xzr, [sp, #40]
  404c78:	ldr	x8, [sp, #40]
  404c7c:	ldur	x9, [x29, #-8]
  404c80:	cmp	x8, x9
  404c84:	b.cs	404ccc <sqrt@plt+0x325c>  // b.hs, b.nlast
  404c88:	ldur	x0, [x29, #-16]
  404c8c:	str	x0, [sp, #16]
  404c90:	bl	4049e8 <sqrt@plt+0x2f78>
  404c94:	ldr	x8, [sp, #16]
  404c98:	str	w0, [sp, #12]
  404c9c:	mov	x0, x8
  404ca0:	ldr	w1, [sp, #12]
  404ca4:	bl	404454 <sqrt@plt+0x29e4>
  404ca8:	ldr	x8, [sp, #40]
  404cac:	add	x8, x8, #0x1
  404cb0:	str	x8, [sp, #40]
  404cb4:	b	404c78 <sqrt@plt+0x3208>
  404cb8:	stur	x0, [x29, #-24]
  404cbc:	stur	w1, [x29, #-28]
  404cc0:	ldr	x0, [sp, #24]
  404cc4:	bl	412c44 <_ZdlPv@@Base>
  404cc8:	b	404ce0 <sqrt@plt+0x3270>
  404ccc:	bl	404ce8 <sqrt@plt+0x3278>
  404cd0:	ldur	x0, [x29, #-16]
  404cd4:	ldp	x29, x30, [sp, #80]
  404cd8:	add	sp, sp, #0x60
  404cdc:	ret
  404ce0:	ldur	x0, [x29, #-24]
  404ce4:	bl	401a00 <_Unwind_Resume@plt>
  404ce8:	stp	x29, x30, [sp, #-16]!
  404cec:	mov	x29, sp
  404cf0:	bl	405bf4 <sqrt@plt+0x4184>
  404cf4:	ldp	x29, x30, [sp], #16
  404cf8:	ret
  404cfc:	sub	sp, sp, #0x70
  404d00:	stp	x29, x30, [sp, #96]
  404d04:	add	x29, sp, #0x60
  404d08:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  404d0c:	add	x8, x8, #0xbd8
  404d10:	stur	x0, [x29, #-8]
  404d14:	ldur	x9, [x29, #-8]
  404d18:	cmp	x9, #0x0
  404d1c:	cset	w10, hi  // hi = pmore
  404d20:	str	x8, [sp, #40]
  404d24:	tbnz	w10, #0, 404d40 <sqrt@plt+0x32d0>
  404d28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  404d2c:	add	x0, x0, #0x367
  404d30:	ldr	x1, [sp, #40]
  404d34:	ldr	x2, [sp, #40]
  404d38:	ldr	x3, [sp, #40]
  404d3c:	bl	409f58 <sqrt@plt+0x84e8>
  404d40:	mov	x0, #0x18                  	// #24
  404d44:	bl	412b6c <_Znwm@@Base>
  404d48:	ldur	x1, [x29, #-8]
  404d4c:	str	x0, [sp, #32]
  404d50:	adrp	x8, 404000 <sqrt@plt+0x2590>
  404d54:	add	x8, x8, #0x38c
  404d58:	blr	x8
  404d5c:	b	404d60 <sqrt@plt+0x32f0>
  404d60:	ldr	x8, [sp, #32]
  404d64:	stur	x8, [x29, #-16]
  404d68:	stur	xzr, [x29, #-40]
  404d6c:	ldur	x8, [x29, #-40]
  404d70:	ldur	x9, [x29, #-8]
  404d74:	cmp	x8, x9
  404d78:	b.cs	404dc0 <sqrt@plt+0x3350>  // b.hs, b.nlast
  404d7c:	ldur	x0, [x29, #-16]
  404d80:	str	x0, [sp, #24]
  404d84:	bl	4049e8 <sqrt@plt+0x2f78>
  404d88:	ldr	x8, [sp, #24]
  404d8c:	str	w0, [sp, #20]
  404d90:	mov	x0, x8
  404d94:	ldr	w1, [sp, #20]
  404d98:	bl	404454 <sqrt@plt+0x29e4>
  404d9c:	ldur	x8, [x29, #-40]
  404da0:	add	x8, x8, #0x1
  404da4:	stur	x8, [x29, #-40]
  404da8:	b	404d6c <sqrt@plt+0x32fc>
  404dac:	stur	x0, [x29, #-24]
  404db0:	stur	w1, [x29, #-28]
  404db4:	ldr	x0, [sp, #32]
  404db8:	bl	412c44 <_ZdlPv@@Base>
  404dbc:	b	404e3c <sqrt@plt+0x33cc>
  404dc0:	ldur	x8, [x29, #-8]
  404dc4:	mov	w0, w8
  404dc8:	bl	407328 <sqrt@plt+0x58b8>
  404dcc:	tbnz	w0, #0, 404dd4 <sqrt@plt+0x3364>
  404dd0:	b	404e28 <sqrt@plt+0x33b8>
  404dd4:	bl	404e44 <sqrt@plt+0x33d4>
  404dd8:	str	x0, [sp, #48]
  404ddc:	ldr	x0, [sp, #48]
  404de0:	bl	407354 <sqrt@plt+0x58e4>
  404de4:	cmp	x0, #0x1
  404de8:	b.ls	404e04 <sqrt@plt+0x3394>  // b.plast
  404dec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  404df0:	add	x0, x0, #0x391
  404df4:	ldr	x1, [sp, #40]
  404df8:	ldr	x2, [sp, #40]
  404dfc:	ldr	x3, [sp, #40]
  404e00:	bl	409e68 <sqrt@plt+0x83f8>
  404e04:	ldr	x8, [sp, #48]
  404e08:	str	x8, [sp, #8]
  404e0c:	cbz	x8, 404e28 <sqrt@plt+0x33b8>
  404e10:	ldr	x0, [sp, #8]
  404e14:	adrp	x8, 404000 <sqrt@plt+0x2590>
  404e18:	add	x8, x8, #0x420
  404e1c:	blr	x8
  404e20:	ldr	x0, [sp, #8]
  404e24:	bl	412c44 <_ZdlPv@@Base>
  404e28:	bl	404ce8 <sqrt@plt+0x3278>
  404e2c:	ldur	x0, [x29, #-16]
  404e30:	ldp	x29, x30, [sp, #96]
  404e34:	add	sp, sp, #0x70
  404e38:	ret
  404e3c:	ldur	x0, [x29, #-24]
  404e40:	bl	401a00 <_Unwind_Resume@plt>
  404e44:	sub	sp, sp, #0x100
  404e48:	stp	x29, x30, [sp, #240]
  404e4c:	add	x29, sp, #0xf0
  404e50:	mov	w8, #0x0                   	// #0
  404e54:	adrp	x9, 404000 <sqrt@plt+0x2590>
  404e58:	add	x9, x9, #0x548
  404e5c:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  404e60:	add	x10, x10, #0xbd8
  404e64:	sub	x0, x29, #0x20
  404e68:	sturb	w8, [x29, #-1]
  404e6c:	str	x10, [sp, #112]
  404e70:	blr	x9
  404e74:	bl	407384 <sqrt@plt+0x5914>
  404e78:	str	x0, [sp, #104]
  404e7c:	b	404e80 <sqrt@plt+0x3410>
  404e80:	ldr	x8, [sp, #104]
  404e84:	stur	w8, [x29, #-36]
  404e88:	mov	x0, #0x18                  	// #24
  404e8c:	bl	412b6c <_Znwm@@Base>
  404e90:	str	x0, [sp, #96]
  404e94:	b	404e98 <sqrt@plt+0x3428>
  404e98:	ldr	x0, [sp, #96]
  404e9c:	adrp	x8, 404000 <sqrt@plt+0x2590>
  404ea0:	add	x8, x8, #0x338
  404ea4:	blr	x8
  404ea8:	b	404eac <sqrt@plt+0x343c>
  404eac:	ldr	x8, [sp, #96]
  404eb0:	stur	x8, [x29, #-64]
  404eb4:	ldurb	w8, [x29, #-1]
  404eb8:	eor	w8, w8, #0x1
  404ebc:	tbnz	w8, #0, 404ec4 <sqrt@plt+0x3454>
  404ec0:	b	405198 <sqrt@plt+0x3728>
  404ec4:	sub	x0, x29, #0x20
  404ec8:	bl	404858 <sqrt@plt+0x2de8>
  404ecc:	b	404ed0 <sqrt@plt+0x3460>
  404ed0:	ldur	w8, [x29, #-36]
  404ed4:	stur	w8, [x29, #-68]
  404ed8:	ldur	w8, [x29, #-68]
  404edc:	mov	w0, w8
  404ee0:	bl	407478 <sqrt@plt+0x5a08>
  404ee4:	str	w0, [sp, #92]
  404ee8:	b	404eec <sqrt@plt+0x347c>
  404eec:	ldr	w8, [sp, #92]
  404ef0:	tbnz	w8, #0, 404ef8 <sqrt@plt+0x3488>
  404ef4:	b	404f38 <sqrt@plt+0x34c8>
  404ef8:	bl	407384 <sqrt@plt+0x5914>
  404efc:	str	x0, [sp, #80]
  404f00:	b	404f04 <sqrt@plt+0x3494>
  404f04:	ldr	x8, [sp, #80]
  404f08:	stur	w8, [x29, #-72]
  404f0c:	ldur	w8, [x29, #-72]
  404f10:	stur	w8, [x29, #-36]
  404f14:	b	404ed0 <sqrt@plt+0x3460>
  404f18:	stur	x0, [x29, #-48]
  404f1c:	stur	w1, [x29, #-52]
  404f20:	b	4051c4 <sqrt@plt+0x3754>
  404f24:	stur	x0, [x29, #-48]
  404f28:	stur	w1, [x29, #-52]
  404f2c:	ldr	x0, [sp, #96]
  404f30:	bl	412c44 <_ZdlPv@@Base>
  404f34:	b	4051c4 <sqrt@plt+0x3754>
  404f38:	sub	x0, x29, #0x24
  404f3c:	mov	w1, #0x2d                  	// #45
  404f40:	bl	407500 <sqrt@plt+0x5a90>
  404f44:	str	w0, [sp, #76]
  404f48:	b	404f4c <sqrt@plt+0x34dc>
  404f4c:	ldr	w8, [sp, #76]
  404f50:	tbnz	w8, #0, 404f58 <sqrt@plt+0x34e8>
  404f54:	b	404fc8 <sqrt@plt+0x3558>
  404f58:	bl	407384 <sqrt@plt+0x5914>
  404f5c:	str	x0, [sp, #64]
  404f60:	b	404f64 <sqrt@plt+0x34f4>
  404f64:	ldr	x8, [sp, #64]
  404f68:	sub	x0, x29, #0x4c
  404f6c:	stur	w8, [x29, #-76]
  404f70:	bl	40736c <sqrt@plt+0x58fc>
  404f74:	str	w0, [sp, #60]
  404f78:	b	404f7c <sqrt@plt+0x350c>
  404f7c:	ldr	w0, [sp, #60]
  404f80:	bl	401950 <isdigit@plt>
  404f84:	cbz	w0, 404fb0 <sqrt@plt+0x3540>
  404f88:	ldur	w8, [x29, #-36]
  404f8c:	stur	w8, [x29, #-80]
  404f90:	ldur	w8, [x29, #-80]
  404f94:	mov	w1, w8
  404f98:	sub	x0, x29, #0x20
  404f9c:	bl	404648 <sqrt@plt+0x2bd8>
  404fa0:	b	404fa4 <sqrt@plt+0x3534>
  404fa4:	ldur	w8, [x29, #-76]
  404fa8:	stur	w8, [x29, #-36]
  404fac:	b	404fc8 <sqrt@plt+0x3558>
  404fb0:	ldur	w8, [x29, #-76]
  404fb4:	stur	w8, [x29, #-84]
  404fb8:	ldur	w8, [x29, #-84]
  404fbc:	mov	w0, w8
  404fc0:	bl	4073f4 <sqrt@plt+0x5984>
  404fc4:	b	404fc8 <sqrt@plt+0x3558>
  404fc8:	sub	x0, x29, #0x24
  404fcc:	bl	40736c <sqrt@plt+0x58fc>
  404fd0:	str	w0, [sp, #56]
  404fd4:	b	404fd8 <sqrt@plt+0x3568>
  404fd8:	ldr	w0, [sp, #56]
  404fdc:	bl	401950 <isdigit@plt>
  404fe0:	cbz	w0, 405020 <sqrt@plt+0x35b0>
  404fe4:	ldur	w8, [x29, #-36]
  404fe8:	stur	w8, [x29, #-88]
  404fec:	ldur	w8, [x29, #-88]
  404ff0:	mov	w1, w8
  404ff4:	sub	x0, x29, #0x20
  404ff8:	bl	404648 <sqrt@plt+0x2bd8>
  404ffc:	b	405000 <sqrt@plt+0x3590>
  405000:	bl	407384 <sqrt@plt+0x5914>
  405004:	str	x0, [sp, #48]
  405008:	b	40500c <sqrt@plt+0x359c>
  40500c:	ldr	x8, [sp, #48]
  405010:	stur	w8, [x29, #-92]
  405014:	ldur	w8, [x29, #-92]
  405018:	stur	w8, [x29, #-36]
  40501c:	b	404fc8 <sqrt@plt+0x3558>
  405020:	sub	x0, x29, #0x20
  405024:	bl	407534 <sqrt@plt+0x5ac4>
  405028:	str	w0, [sp, #44]
  40502c:	b	405030 <sqrt@plt+0x35c0>
  405030:	ldr	w8, [sp, #44]
  405034:	tbnz	w8, #0, 4050e4 <sqrt@plt+0x3674>
  405038:	sub	x0, x29, #0x20
  40503c:	bl	4047b4 <sqrt@plt+0x2d44>
  405040:	str	x0, [sp, #32]
  405044:	b	405048 <sqrt@plt+0x35d8>
  405048:	ldr	x8, [sp, #32]
  40504c:	stur	x8, [x29, #-104]
  405050:	bl	401900 <__errno_location@plt>
  405054:	str	wzr, [x0]
  405058:	ldur	x0, [x29, #-104]
  40505c:	mov	x8, xzr
  405060:	mov	x1, x8
  405064:	mov	w2, #0xa                   	// #10
  405068:	bl	401770 <strtol@plt>
  40506c:	stur	x0, [x29, #-112]
  405070:	bl	401900 <__errno_location@plt>
  405074:	ldr	w9, [x0]
  405078:	cbnz	w9, 40509c <sqrt@plt+0x362c>
  40507c:	ldur	x8, [x29, #-112]
  405080:	mov	x9, #0x7fffffff            	// #2147483647
  405084:	cmp	x8, x9
  405088:	b.gt	40509c <sqrt@plt+0x362c>
  40508c:	ldur	x8, [x29, #-112]
  405090:	mov	x9, #0xffffffff80000001    	// #-2147483647
  405094:	cmp	x8, x9
  405098:	b.ge	4050bc <sqrt@plt+0x364c>  // b.tcont
  40509c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4050a0:	add	x0, x0, #0x40e
  4050a4:	ldr	x1, [sp, #112]
  4050a8:	ldr	x2, [sp, #112]
  4050ac:	ldr	x3, [sp, #112]
  4050b0:	bl	409e68 <sqrt@plt+0x83f8>
  4050b4:	b	4050b8 <sqrt@plt+0x3648>
  4050b8:	stur	xzr, [x29, #-112]
  4050bc:	ldur	x0, [x29, #-64]
  4050c0:	ldur	x8, [x29, #-112]
  4050c4:	mov	w1, w8
  4050c8:	bl	404454 <sqrt@plt+0x29e4>
  4050cc:	b	4050d0 <sqrt@plt+0x3660>
  4050d0:	ldur	x8, [x29, #-104]
  4050d4:	str	x8, [sp, #24]
  4050d8:	cbz	x8, 4050e4 <sqrt@plt+0x3674>
  4050dc:	ldr	x0, [sp, #24]
  4050e0:	bl	4018f0 <_ZdaPv@plt>
  4050e4:	sub	x0, x29, #0x24
  4050e8:	bl	40736c <sqrt@plt+0x58fc>
  4050ec:	str	w0, [sp, #20]
  4050f0:	b	4050f4 <sqrt@plt+0x3684>
  4050f4:	ldr	w8, [sp, #20]
  4050f8:	add	w9, w8, #0x1
  4050fc:	mov	w10, w9
  405100:	ubfx	x10, x10, #0, #32
  405104:	cmp	x10, #0x24
  405108:	str	x10, [sp, #8]
  40510c:	b.hi	405170 <sqrt@plt+0x3700>  // b.pmore
  405110:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  405114:	add	x8, x8, #0xe14
  405118:	ldr	x11, [sp, #8]
  40511c:	ldrsw	x10, [x8, x11, lsl #2]
  405120:	add	x9, x8, x10
  405124:	br	x9
  405128:	bl	4054a4 <sqrt@plt+0x3a34>
  40512c:	b	405130 <sqrt@plt+0x36c0>
  405130:	mov	w8, #0x1                   	// #1
  405134:	sturb	w8, [x29, #-1]
  405138:	b	405194 <sqrt@plt+0x3724>
  40513c:	mov	w8, #0x1                   	// #1
  405140:	sturb	w8, [x29, #-1]
  405144:	ldur	w8, [x29, #-36]
  405148:	stur	w8, [x29, #-116]
  40514c:	ldur	w8, [x29, #-116]
  405150:	mov	w0, w8
  405154:	bl	4073f4 <sqrt@plt+0x5984>
  405158:	b	40515c <sqrt@plt+0x36ec>
  40515c:	b	405194 <sqrt@plt+0x3724>
  405160:	mov	w8, #0x1                   	// #1
  405164:	sturb	w8, [x29, #-1]
  405168:	b	405194 <sqrt@plt+0x3724>
  40516c:	b	405194 <sqrt@plt+0x3724>
  405170:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405174:	add	x0, x0, #0x3d9
  405178:	ldr	x1, [sp, #112]
  40517c:	ldr	x2, [sp, #112]
  405180:	ldr	x3, [sp, #112]
  405184:	bl	409e68 <sqrt@plt+0x83f8>
  405188:	b	40518c <sqrt@plt+0x371c>
  40518c:	mov	w8, #0x1                   	// #1
  405190:	sturb	w8, [x29, #-1]
  405194:	b	404eb4 <sqrt@plt+0x3444>
  405198:	ldur	x0, [x29, #-64]
  40519c:	sub	x8, x29, #0x20
  4051a0:	str	x0, [sp]
  4051a4:	mov	x0, x8
  4051a8:	adrp	x8, 404000 <sqrt@plt+0x2590>
  4051ac:	add	x8, x8, #0x614
  4051b0:	blr	x8
  4051b4:	ldr	x0, [sp]
  4051b8:	ldp	x29, x30, [sp, #240]
  4051bc:	add	sp, sp, #0x100
  4051c0:	ret
  4051c4:	sub	x0, x29, #0x20
  4051c8:	adrp	x8, 404000 <sqrt@plt+0x2590>
  4051cc:	add	x8, x8, #0x614
  4051d0:	blr	x8
  4051d4:	ldur	x0, [x29, #-48]
  4051d8:	bl	401a00 <_Unwind_Resume@plt>
  4051dc:	sub	sp, sp, #0x30
  4051e0:	stp	x29, x30, [sp, #32]
  4051e4:	add	x29, sp, #0x20
  4051e8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4051ec:	add	x8, x8, #0xbd8
  4051f0:	str	x8, [sp, #8]
  4051f4:	bl	404e44 <sqrt@plt+0x33d4>
  4051f8:	stur	x0, [x29, #-8]
  4051fc:	ldur	x0, [x29, #-8]
  405200:	bl	407354 <sqrt@plt+0x58e4>
  405204:	str	x0, [sp, #16]
  405208:	ldr	x8, [sp, #16]
  40520c:	cmp	x8, #0x0
  405210:	cset	w9, hi  // hi = pmore
  405214:	tbnz	w9, #0, 405230 <sqrt@plt+0x37c0>
  405218:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40521c:	add	x0, x0, #0x3a4
  405220:	ldr	x1, [sp, #8]
  405224:	ldr	x2, [sp, #8]
  405228:	ldr	x3, [sp, #8]
  40522c:	bl	409e68 <sqrt@plt+0x83f8>
  405230:	ldr	x8, [sp, #16]
  405234:	mov	w0, w8
  405238:	bl	407328 <sqrt@plt+0x58b8>
  40523c:	tbnz	w0, #0, 405244 <sqrt@plt+0x37d4>
  405240:	b	40525c <sqrt@plt+0x37ec>
  405244:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405248:	add	x0, x0, #0x3b7
  40524c:	ldr	x1, [sp, #8]
  405250:	ldr	x2, [sp, #8]
  405254:	ldr	x3, [sp, #8]
  405258:	bl	409e68 <sqrt@plt+0x83f8>
  40525c:	bl	404ce8 <sqrt@plt+0x3278>
  405260:	ldur	x0, [x29, #-8]
  405264:	ldp	x29, x30, [sp, #32]
  405268:	add	sp, sp, #0x30
  40526c:	ret
  405270:	sub	sp, sp, #0x80
  405274:	stp	x29, x30, [sp, #112]
  405278:	add	x29, sp, #0x70
  40527c:	adrp	x8, 404000 <sqrt@plt+0x2590>
  405280:	add	x8, x8, #0x548
  405284:	sub	x0, x29, #0x18
  405288:	blr	x8
  40528c:	bl	405400 <sqrt@plt+0x3990>
  405290:	str	x0, [sp, #40]
  405294:	b	405298 <sqrt@plt+0x3828>
  405298:	ldr	x8, [sp, #40]
  40529c:	stur	w8, [x29, #-28]
  4052a0:	sub	x0, x29, #0x1c
  4052a4:	bl	40736c <sqrt@plt+0x58fc>
  4052a8:	str	w0, [sp, #36]
  4052ac:	b	4052b0 <sqrt@plt+0x3840>
  4052b0:	mov	w8, #0xffffffff            	// #-1
  4052b4:	ldr	w9, [sp, #36]
  4052b8:	cmp	w9, w8
  4052bc:	b.eq	4053c8 <sqrt@plt+0x3958>  // b.none
  4052c0:	sub	x0, x29, #0x1c
  4052c4:	bl	40736c <sqrt@plt+0x58fc>
  4052c8:	str	w0, [sp, #32]
  4052cc:	b	4052d0 <sqrt@plt+0x3860>
  4052d0:	ldr	w8, [sp, #32]
  4052d4:	cmp	w8, #0xa
  4052d8:	b.ne	40538c <sqrt@plt+0x391c>  // b.any
  4052dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4052e0:	add	x8, x8, #0x70
  4052e4:	ldr	w9, [x8]
  4052e8:	add	w9, w9, #0x1
  4052ec:	str	w9, [x8]
  4052f0:	bl	407384 <sqrt@plt+0x5914>
  4052f4:	str	x0, [sp, #24]
  4052f8:	b	4052fc <sqrt@plt+0x388c>
  4052fc:	ldr	x8, [sp, #24]
  405300:	stur	w8, [x29, #-48]
  405304:	ldur	w8, [x29, #-48]
  405308:	sub	x0, x29, #0x1c
  40530c:	stur	w8, [x29, #-28]
  405310:	bl	40736c <sqrt@plt+0x58fc>
  405314:	str	w0, [sp, #20]
  405318:	b	40531c <sqrt@plt+0x38ac>
  40531c:	ldr	w8, [sp, #20]
  405320:	cmp	w8, #0x2b
  405324:	b.ne	40536c <sqrt@plt+0x38fc>  // b.any
  405328:	sub	x0, x29, #0x34
  40532c:	mov	w1, #0xa                   	// #10
  405330:	bl	4073d4 <sqrt@plt+0x5964>
  405334:	b	405338 <sqrt@plt+0x38c8>
  405338:	ldur	w8, [x29, #-52]
  40533c:	mov	w1, w8
  405340:	sub	x0, x29, #0x18
  405344:	bl	404648 <sqrt@plt+0x2bd8>
  405348:	b	40534c <sqrt@plt+0x38dc>
  40534c:	b	405388 <sqrt@plt+0x3918>
  405350:	stur	x0, [x29, #-40]
  405354:	stur	w1, [x29, #-44]
  405358:	sub	x0, x29, #0x18
  40535c:	adrp	x8, 404000 <sqrt@plt+0x2590>
  405360:	add	x8, x8, #0x614
  405364:	blr	x8
  405368:	b	4053f8 <sqrt@plt+0x3988>
  40536c:	ldur	w8, [x29, #-28]
  405370:	str	w8, [sp, #56]
  405374:	ldr	w8, [sp, #56]
  405378:	mov	w0, w8
  40537c:	bl	4073f4 <sqrt@plt+0x5984>
  405380:	b	405384 <sqrt@plt+0x3914>
  405384:	b	4053c8 <sqrt@plt+0x3958>
  405388:	b	4053a8 <sqrt@plt+0x3938>
  40538c:	ldur	w8, [x29, #-28]
  405390:	str	w8, [sp, #52]
  405394:	ldr	w8, [sp, #52]
  405398:	mov	w1, w8
  40539c:	sub	x0, x29, #0x18
  4053a0:	bl	404648 <sqrt@plt+0x2bd8>
  4053a4:	b	4053a8 <sqrt@plt+0x3938>
  4053a8:	bl	407384 <sqrt@plt+0x5914>
  4053ac:	str	x0, [sp, #8]
  4053b0:	b	4053b4 <sqrt@plt+0x3944>
  4053b4:	ldr	x8, [sp, #8]
  4053b8:	str	w8, [sp, #48]
  4053bc:	ldr	w8, [sp, #48]
  4053c0:	stur	w8, [x29, #-28]
  4053c4:	b	4052a0 <sqrt@plt+0x3830>
  4053c8:	sub	x0, x29, #0x18
  4053cc:	bl	4047b4 <sqrt@plt+0x2d44>
  4053d0:	str	x0, [sp]
  4053d4:	b	4053d8 <sqrt@plt+0x3968>
  4053d8:	sub	x0, x29, #0x18
  4053dc:	adrp	x8, 404000 <sqrt@plt+0x2590>
  4053e0:	add	x8, x8, #0x614
  4053e4:	blr	x8
  4053e8:	ldr	x0, [sp]
  4053ec:	ldp	x29, x30, [sp, #112]
  4053f0:	add	sp, sp, #0x80
  4053f4:	ret
  4053f8:	ldur	x0, [x29, #-40]
  4053fc:	bl	401a00 <_Unwind_Resume@plt>
  405400:	sub	sp, sp, #0x30
  405404:	stp	x29, x30, [sp, #32]
  405408:	add	x29, sp, #0x20
  40540c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405410:	add	x8, x8, #0xbd8
  405414:	sub	x0, x29, #0x4
  405418:	str	x8, [sp, #16]
  40541c:	bl	4072f4 <sqrt@plt+0x5884>
  405420:	bl	407384 <sqrt@plt+0x5914>
  405424:	stur	w0, [x29, #-8]
  405428:	ldur	w8, [x29, #-8]
  40542c:	sub	x0, x29, #0x4
  405430:	stur	w8, [x29, #-4]
  405434:	bl	40736c <sqrt@plt+0x58fc>
  405438:	add	w8, w0, #0x1
  40543c:	mov	w9, w8
  405440:	ubfx	x9, x9, #0, #32
  405444:	cmp	x9, #0x21
  405448:	str	x9, [sp, #8]
  40544c:	b.hi	405488 <sqrt@plt+0x3a18>  // b.pmore
  405450:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  405454:	add	x8, x8, #0xea8
  405458:	ldr	x11, [sp, #8]
  40545c:	ldrsw	x10, [x8, x11, lsl #2]
  405460:	add	x9, x8, x10
  405464:	br	x9
  405468:	b	40548c <sqrt@plt+0x3a1c>
  40546c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405470:	add	x0, x0, #0x431
  405474:	ldr	x1, [sp, #16]
  405478:	ldr	x2, [sp, #16]
  40547c:	ldr	x3, [sp, #16]
  405480:	bl	409e68 <sqrt@plt+0x83f8>
  405484:	b	405490 <sqrt@plt+0x3a20>
  405488:	b	405490 <sqrt@plt+0x3a20>
  40548c:	b	405420 <sqrt@plt+0x39b0>
  405490:	ldur	w8, [x29, #-4]
  405494:	mov	w0, w8
  405498:	ldp	x29, x30, [sp, #32]
  40549c:	add	sp, sp, #0x30
  4054a0:	ret
  4054a4:	sub	sp, sp, #0x20
  4054a8:	stp	x29, x30, [sp, #16]
  4054ac:	add	x29, sp, #0x10
  4054b0:	bl	407384 <sqrt@plt+0x5914>
  4054b4:	stur	w0, [x29, #-4]
  4054b8:	sub	x0, x29, #0x4
  4054bc:	mov	w1, #0xa                   	// #10
  4054c0:	bl	407500 <sqrt@plt+0x5a90>
  4054c4:	tbnz	w0, #0, 4054cc <sqrt@plt+0x3a5c>
  4054c8:	b	4054e4 <sqrt@plt+0x3a74>
  4054cc:	ldur	w8, [x29, #-4]
  4054d0:	str	w8, [sp, #8]
  4054d4:	ldr	w8, [sp, #8]
  4054d8:	mov	w0, w8
  4054dc:	bl	4073f4 <sqrt@plt+0x5984>
  4054e0:	b	405510 <sqrt@plt+0x3aa0>
  4054e4:	sub	x0, x29, #0x4
  4054e8:	mov	w1, #0xffffffff            	// #-1
  4054ec:	bl	407624 <sqrt@plt+0x5bb4>
  4054f0:	tbnz	w0, #0, 4054f8 <sqrt@plt+0x3a88>
  4054f4:	b	4054fc <sqrt@plt+0x3a8c>
  4054f8:	b	405510 <sqrt@plt+0x3aa0>
  4054fc:	bl	407384 <sqrt@plt+0x5914>
  405500:	str	w0, [sp, #4]
  405504:	ldr	w8, [sp, #4]
  405508:	stur	w8, [x29, #-4]
  40550c:	b	4054b8 <sqrt@plt+0x3a48>
  405510:	ldp	x29, x30, [sp, #16]
  405514:	add	sp, sp, #0x20
  405518:	ret
  40551c:	sub	sp, sp, #0x80
  405520:	stp	x29, x30, [sp, #112]
  405524:	add	x29, sp, #0x70
  405528:	adrp	x8, 404000 <sqrt@plt+0x2590>
  40552c:	add	x8, x8, #0x548
  405530:	sub	x0, x29, #0x18
  405534:	blr	x8
  405538:	bl	405400 <sqrt@plt+0x3990>
  40553c:	str	x0, [sp, #32]
  405540:	b	405544 <sqrt@plt+0x3ad4>
  405544:	ldr	x8, [sp, #32]
  405548:	stur	w8, [x29, #-28]
  40554c:	ldur	w8, [x29, #-28]
  405550:	stur	w8, [x29, #-48]
  405554:	ldur	w8, [x29, #-48]
  405558:	mov	w0, w8
  40555c:	bl	407478 <sqrt@plt+0x5a08>
  405560:	str	w0, [sp, #28]
  405564:	b	405568 <sqrt@plt+0x3af8>
  405568:	mov	w8, #0x0                   	// #0
  40556c:	ldr	w9, [sp, #28]
  405570:	str	w8, [sp, #24]
  405574:	tbnz	w9, #0, 4055e4 <sqrt@plt+0x3b74>
  405578:	sub	x0, x29, #0x34
  40557c:	mov	w1, #0xa                   	// #10
  405580:	bl	4073d4 <sqrt@plt+0x5964>
  405584:	b	405588 <sqrt@plt+0x3b18>
  405588:	ldur	w8, [x29, #-52]
  40558c:	mov	w1, w8
  405590:	sub	x0, x29, #0x1c
  405594:	bl	407560 <sqrt@plt+0x5af0>
  405598:	str	w0, [sp, #20]
  40559c:	b	4055a0 <sqrt@plt+0x3b30>
  4055a0:	mov	w8, #0x0                   	// #0
  4055a4:	ldr	w9, [sp, #20]
  4055a8:	str	w8, [sp, #24]
  4055ac:	tbnz	w9, #0, 4055b4 <sqrt@plt+0x3b44>
  4055b0:	b	4055e4 <sqrt@plt+0x3b74>
  4055b4:	add	x0, sp, #0x38
  4055b8:	mov	w1, #0xffffffff            	// #-1
  4055bc:	bl	4073d4 <sqrt@plt+0x5964>
  4055c0:	b	4055c4 <sqrt@plt+0x3b54>
  4055c4:	ldr	w8, [sp, #56]
  4055c8:	mov	w1, w8
  4055cc:	sub	x0, x29, #0x1c
  4055d0:	bl	407560 <sqrt@plt+0x5af0>
  4055d4:	str	w0, [sp, #16]
  4055d8:	b	4055dc <sqrt@plt+0x3b6c>
  4055dc:	ldr	w8, [sp, #16]
  4055e0:	str	w8, [sp, #24]
  4055e4:	ldr	w8, [sp, #24]
  4055e8:	tbnz	w8, #0, 4055f0 <sqrt@plt+0x3b80>
  4055ec:	b	405648 <sqrt@plt+0x3bd8>
  4055f0:	ldur	w8, [x29, #-28]
  4055f4:	str	w8, [sp, #52]
  4055f8:	ldr	w8, [sp, #52]
  4055fc:	mov	w1, w8
  405600:	sub	x0, x29, #0x18
  405604:	bl	404648 <sqrt@plt+0x2bd8>
  405608:	b	40560c <sqrt@plt+0x3b9c>
  40560c:	bl	407384 <sqrt@plt+0x5914>
  405610:	str	x0, [sp, #8]
  405614:	b	405618 <sqrt@plt+0x3ba8>
  405618:	ldr	x8, [sp, #8]
  40561c:	str	w8, [sp, #48]
  405620:	ldr	w8, [sp, #48]
  405624:	stur	w8, [x29, #-28]
  405628:	b	40554c <sqrt@plt+0x3adc>
  40562c:	stur	x0, [x29, #-40]
  405630:	stur	w1, [x29, #-44]
  405634:	sub	x0, x29, #0x18
  405638:	adrp	x8, 404000 <sqrt@plt+0x2590>
  40563c:	add	x8, x8, #0x614
  405640:	blr	x8
  405644:	b	405690 <sqrt@plt+0x3c20>
  405648:	ldur	w8, [x29, #-28]
  40564c:	str	w8, [sp, #44]
  405650:	ldr	w8, [sp, #44]
  405654:	mov	w0, w8
  405658:	bl	4073f4 <sqrt@plt+0x5984>
  40565c:	b	405660 <sqrt@plt+0x3bf0>
  405660:	sub	x0, x29, #0x18
  405664:	bl	4047b4 <sqrt@plt+0x2d44>
  405668:	str	x0, [sp]
  40566c:	b	405670 <sqrt@plt+0x3c00>
  405670:	sub	x0, x29, #0x18
  405674:	adrp	x8, 404000 <sqrt@plt+0x2590>
  405678:	add	x8, x8, #0x614
  40567c:	blr	x8
  405680:	ldr	x0, [sp]
  405684:	ldp	x29, x30, [sp, #112]
  405688:	add	sp, sp, #0x80
  40568c:	ret
  405690:	ldur	x0, [x29, #-40]
  405694:	bl	401a00 <_Unwind_Resume@plt>
  405698:	sub	sp, sp, #0x20
  40569c:	stp	x29, x30, [sp, #16]
  4056a0:	add	x29, sp, #0x10
  4056a4:	sub	x0, x29, #0x4
  4056a8:	bl	4072f4 <sqrt@plt+0x5884>
  4056ac:	bl	407384 <sqrt@plt+0x5914>
  4056b0:	str	w0, [sp, #8]
  4056b4:	ldr	w8, [sp, #8]
  4056b8:	sub	x0, x29, #0x4
  4056bc:	stur	w8, [x29, #-4]
  4056c0:	bl	40736c <sqrt@plt+0x58fc>
  4056c4:	subs	w8, w0, #0x9
  4056c8:	mov	w9, w8
  4056cc:	ubfx	x9, x9, #0, #32
  4056d0:	cmp	x9, #0x1a
  4056d4:	str	x9, [sp]
  4056d8:	b.hi	405718 <sqrt@plt+0x3ca8>  // b.pmore
  4056dc:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  4056e0:	add	x8, x8, #0xf30
  4056e4:	ldr	x11, [sp]
  4056e8:	ldrsw	x10, [x8, x11, lsl #2]
  4056ec:	add	x9, x8, x10
  4056f0:	br	x9
  4056f4:	b	40572c <sqrt@plt+0x3cbc>
  4056f8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4056fc:	add	x8, x8, #0x70
  405700:	ldr	w9, [x8]
  405704:	add	w9, w9, #0x1
  405708:	str	w9, [x8]
  40570c:	b	40572c <sqrt@plt+0x3cbc>
  405710:	bl	405730 <sqrt@plt+0x3cc0>
  405714:	b	40572c <sqrt@plt+0x3cbc>
  405718:	ldur	w8, [x29, #-4]
  40571c:	mov	w0, w8
  405720:	ldp	x29, x30, [sp, #16]
  405724:	add	sp, sp, #0x20
  405728:	ret
  40572c:	b	4056ac <sqrt@plt+0x3c3c>
  405730:	sub	sp, sp, #0x20
  405734:	stp	x29, x30, [sp, #16]
  405738:	add	x29, sp, #0x10
  40573c:	bl	407384 <sqrt@plt+0x5914>
  405740:	stur	w0, [x29, #-4]
  405744:	sub	x0, x29, #0x4
  405748:	mov	w1, #0xa                   	// #10
  40574c:	bl	407500 <sqrt@plt+0x5a90>
  405750:	tbnz	w0, #0, 405758 <sqrt@plt+0x3ce8>
  405754:	b	405770 <sqrt@plt+0x3d00>
  405758:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40575c:	add	x8, x8, #0x70
  405760:	ldr	w9, [x8]
  405764:	add	w9, w9, #0x1
  405768:	str	w9, [x8]
  40576c:	b	40579c <sqrt@plt+0x3d2c>
  405770:	sub	x0, x29, #0x4
  405774:	mov	w1, #0xffffffff            	// #-1
  405778:	bl	407624 <sqrt@plt+0x5bb4>
  40577c:	tbnz	w0, #0, 405784 <sqrt@plt+0x3d14>
  405780:	b	405788 <sqrt@plt+0x3d18>
  405784:	b	40579c <sqrt@plt+0x3d2c>
  405788:	bl	407384 <sqrt@plt+0x5914>
  40578c:	str	w0, [sp, #8]
  405790:	ldr	w8, [sp, #8]
  405794:	stur	w8, [x29, #-4]
  405798:	b	405744 <sqrt@plt+0x3cd4>
  40579c:	ldp	x29, x30, [sp, #16]
  4057a0:	add	sp, sp, #0x20
  4057a4:	ret
  4057a8:	sub	sp, sp, #0x30
  4057ac:	stp	x29, x30, [sp, #32]
  4057b0:	add	x29, sp, #0x20
  4057b4:	stur	x0, [x29, #-8]
  4057b8:	ldur	x0, [x29, #-8]
  4057bc:	bl	407354 <sqrt@plt+0x58e4>
  4057c0:	str	x0, [sp, #8]
  4057c4:	str	xzr, [sp, #16]
  4057c8:	ldr	x8, [sp, #16]
  4057cc:	ldr	x9, [sp, #8]
  4057d0:	cmp	x8, x9
  4057d4:	b.cs	40580c <sqrt@plt+0x3d9c>  // b.hs, b.nlast
  4057d8:	ldur	x0, [x29, #-8]
  4057dc:	ldr	x1, [sp, #16]
  4057e0:	bl	4075a0 <sqrt@plt+0x5b30>
  4057e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4057e8:	add	x8, x8, #0x98
  4057ec:	ldr	x8, [x8]
  4057f0:	ldr	w9, [x8, #8]
  4057f4:	add	w9, w9, w0
  4057f8:	str	w9, [x8, #8]
  4057fc:	ldr	x8, [sp, #16]
  405800:	add	x8, x8, #0x2
  405804:	str	x8, [sp, #16]
  405808:	b	4057c8 <sqrt@plt+0x3d58>
  40580c:	mov	x8, #0x1                   	// #1
  405810:	str	x8, [sp, #16]
  405814:	ldr	x8, [sp, #16]
  405818:	ldr	x9, [sp, #8]
  40581c:	cmp	x8, x9
  405820:	b.cs	405858 <sqrt@plt+0x3de8>  // b.hs, b.nlast
  405824:	ldur	x0, [x29, #-8]
  405828:	ldr	x1, [sp, #16]
  40582c:	bl	4075a0 <sqrt@plt+0x5b30>
  405830:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405834:	add	x8, x8, #0x98
  405838:	ldr	x8, [x8]
  40583c:	ldr	w9, [x8, #12]
  405840:	add	w9, w9, w0
  405844:	str	w9, [x8, #12]
  405848:	ldr	x8, [sp, #16]
  40584c:	add	x8, x8, #0x2
  405850:	str	x8, [sp, #16]
  405854:	b	405814 <sqrt@plt+0x3da4>
  405858:	ldp	x29, x30, [sp, #32]
  40585c:	add	sp, sp, #0x30
  405860:	ret
  405864:	sub	sp, sp, #0x40
  405868:	stp	x29, x30, [sp, #48]
  40586c:	add	x29, sp, #0x30
  405870:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  405874:	add	x1, x1, #0x67f
  405878:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40587c:	add	x8, x8, #0x60
  405880:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405884:	add	x9, x9, #0xbd8
  405888:	stur	x0, [x29, #-8]
  40588c:	ldur	x0, [x29, #-8]
  405890:	str	x8, [sp, #16]
  405894:	str	x9, [sp, #8]
  405898:	bl	401930 <strcmp@plt>
  40589c:	cbnz	w0, 4058b0 <sqrt@plt+0x3e40>
  4058a0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  4058a4:	add	x8, x8, #0x442
  4058a8:	stur	x8, [x29, #-16]
  4058ac:	b	4058b8 <sqrt@plt+0x3e48>
  4058b0:	ldur	x8, [x29, #-8]
  4058b4:	stur	x8, [x29, #-16]
  4058b8:	ldur	x0, [x29, #-16]
  4058bc:	bl	401700 <strlen@plt>
  4058c0:	add	x8, x0, #0x1
  4058c4:	str	x8, [sp, #24]
  4058c8:	ldr	x8, [sp, #16]
  4058cc:	ldr	x9, [x8]
  4058d0:	cbz	x9, 4058e0 <sqrt@plt+0x3e70>
  4058d4:	ldr	x8, [sp, #16]
  4058d8:	ldr	x0, [x8]
  4058dc:	bl	401780 <free@plt>
  4058e0:	ldr	x0, [sp, #24]
  4058e4:	bl	401970 <malloc@plt>
  4058e8:	ldr	x8, [sp, #16]
  4058ec:	str	x0, [x8]
  4058f0:	ldr	x9, [x8]
  4058f4:	cbnz	x9, 405910 <sqrt@plt+0x3ea0>
  4058f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4058fc:	add	x0, x0, #0x453
  405900:	ldr	x1, [sp, #8]
  405904:	ldr	x2, [sp, #8]
  405908:	ldr	x3, [sp, #8]
  40590c:	bl	409f58 <sqrt@plt+0x84e8>
  405910:	ldr	x8, [sp, #16]
  405914:	ldr	x0, [x8]
  405918:	ldur	x1, [x29, #-16]
  40591c:	ldr	x2, [sp, #24]
  405920:	bl	401880 <strncpy@plt>
  405924:	ldp	x29, x30, [sp, #48]
  405928:	add	sp, sp, #0x40
  40592c:	ret
  405930:	sub	sp, sp, #0x40
  405934:	stp	x29, x30, [sp, #48]
  405938:	add	x29, sp, #0x30
  40593c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  405940:	add	x1, x1, #0x67f
  405944:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405948:	add	x8, x8, #0x68
  40594c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405950:	add	x9, x9, #0xbd8
  405954:	stur	x0, [x29, #-8]
  405958:	ldur	x0, [x29, #-8]
  40595c:	str	x8, [sp, #16]
  405960:	str	x9, [sp, #8]
  405964:	bl	401930 <strcmp@plt>
  405968:	cbnz	w0, 40597c <sqrt@plt+0x3f0c>
  40596c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  405970:	add	x8, x8, #0x442
  405974:	stur	x8, [x29, #-16]
  405978:	b	405984 <sqrt@plt+0x3f14>
  40597c:	ldur	x8, [x29, #-8]
  405980:	stur	x8, [x29, #-16]
  405984:	ldur	x0, [x29, #-16]
  405988:	bl	401700 <strlen@plt>
  40598c:	add	x8, x0, #0x1
  405990:	str	x8, [sp, #24]
  405994:	ldr	x8, [sp, #16]
  405998:	ldr	x9, [x8]
  40599c:	cbz	x9, 4059ac <sqrt@plt+0x3f3c>
  4059a0:	ldr	x8, [sp, #16]
  4059a4:	ldr	x0, [x8]
  4059a8:	bl	401780 <free@plt>
  4059ac:	ldr	x0, [sp, #24]
  4059b0:	bl	401970 <malloc@plt>
  4059b4:	ldr	x8, [sp, #16]
  4059b8:	str	x0, [x8]
  4059bc:	ldr	x9, [x8]
  4059c0:	cbnz	x9, 4059dc <sqrt@plt+0x3f6c>
  4059c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4059c8:	add	x0, x0, #0x453
  4059cc:	ldr	x1, [sp, #8]
  4059d0:	ldr	x2, [sp, #8]
  4059d4:	ldr	x3, [sp, #8]
  4059d8:	bl	409f58 <sqrt@plt+0x84e8>
  4059dc:	ldr	x8, [sp, #16]
  4059e0:	ldr	x0, [x8]
  4059e4:	ldur	x1, [x29, #-16]
  4059e8:	ldr	x2, [sp, #24]
  4059ec:	bl	401880 <strncpy@plt>
  4059f0:	ldp	x29, x30, [sp, #48]
  4059f4:	add	sp, sp, #0x40
  4059f8:	ret
  4059fc:	sub	sp, sp, #0x60
  405a00:	stp	x29, x30, [sp, #80]
  405a04:	add	x29, sp, #0x50
  405a08:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405a0c:	add	x8, x8, #0x80
  405a10:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405a14:	add	x9, x9, #0x98
  405a18:	sub	x10, x29, #0x4
  405a1c:	stur	w0, [x29, #-4]
  405a20:	stur	x1, [x29, #-16]
  405a24:	ldur	x0, [x29, #-16]
  405a28:	stur	x8, [x29, #-32]
  405a2c:	str	x9, [sp, #40]
  405a30:	str	x10, [sp, #32]
  405a34:	bl	407354 <sqrt@plt+0x58e4>
  405a38:	stur	w0, [x29, #-20]
  405a3c:	ldur	x8, [x29, #-32]
  405a40:	ldr	x9, [x8]
  405a44:	ldr	x0, [sp, #32]
  405a48:	str	x9, [sp, #24]
  405a4c:	bl	40736c <sqrt@plt+0x58fc>
  405a50:	ldur	x8, [x29, #-16]
  405a54:	str	w0, [sp, #20]
  405a58:	mov	x0, x8
  405a5c:	bl	40760c <sqrt@plt+0x5b9c>
  405a60:	ldur	w3, [x29, #-20]
  405a64:	ldr	x8, [sp, #40]
  405a68:	ldr	x4, [x8]
  405a6c:	ldr	x9, [sp, #24]
  405a70:	ldr	x10, [x9]
  405a74:	ldr	x10, [x10, #24]
  405a78:	str	x0, [sp, #8]
  405a7c:	mov	x0, x9
  405a80:	ldr	w1, [sp, #20]
  405a84:	ldr	x2, [sp, #8]
  405a88:	blr	x10
  405a8c:	ldp	x29, x30, [sp, #80]
  405a90:	add	sp, sp, #0x60
  405a94:	ret
  405a98:	sub	sp, sp, #0x30
  405a9c:	stp	x29, x30, [sp, #32]
  405aa0:	add	x29, sp, #0x20
  405aa4:	mov	w8, #0x1                   	// #1
  405aa8:	sturb	w8, [x29, #-1]
  405aac:	bl	407384 <sqrt@plt+0x5914>
  405ab0:	stur	w0, [x29, #-8]
  405ab4:	ldur	w8, [x29, #-8]
  405ab8:	stur	w8, [x29, #-12]
  405abc:	ldur	w8, [x29, #-12]
  405ac0:	mov	w0, w8
  405ac4:	bl	407478 <sqrt@plt+0x5a08>
  405ac8:	tbnz	w0, #0, 405ad0 <sqrt@plt+0x4060>
  405acc:	b	405ae4 <sqrt@plt+0x4074>
  405ad0:	bl	407384 <sqrt@plt+0x5914>
  405ad4:	str	w0, [sp, #16]
  405ad8:	ldr	w8, [sp, #16]
  405adc:	stur	w8, [x29, #-8]
  405ae0:	b	405ab4 <sqrt@plt+0x4044>
  405ae4:	sub	x0, x29, #0x8
  405ae8:	bl	40736c <sqrt@plt+0x58fc>
  405aec:	mov	w8, #0xffffffff            	// #-1
  405af0:	cmp	w0, w8
  405af4:	str	w0, [sp, #12]
  405af8:	b.eq	405b48 <sqrt@plt+0x40d8>  // b.none
  405afc:	b	405b00 <sqrt@plt+0x4090>
  405b00:	ldr	w8, [sp, #12]
  405b04:	cmp	w8, #0xa
  405b08:	b.eq	405b30 <sqrt@plt+0x40c0>  // b.none
  405b0c:	b	405b10 <sqrt@plt+0x40a0>
  405b10:	ldr	w8, [sp, #12]
  405b14:	cmp	w8, #0x23
  405b18:	cset	w9, eq  // eq = none
  405b1c:	eor	w9, w9, #0x1
  405b20:	tbnz	w9, #0, 405b4c <sqrt@plt+0x40dc>
  405b24:	b	405b28 <sqrt@plt+0x40b8>
  405b28:	bl	405730 <sqrt@plt+0x3cc0>
  405b2c:	b	405b58 <sqrt@plt+0x40e8>
  405b30:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405b34:	add	x8, x8, #0x70
  405b38:	ldr	w9, [x8]
  405b3c:	add	w9, w9, #0x1
  405b40:	str	w9, [x8]
  405b44:	b	405b58 <sqrt@plt+0x40e8>
  405b48:	b	405b58 <sqrt@plt+0x40e8>
  405b4c:	mov	w8, #0x0                   	// #0
  405b50:	sturb	w8, [x29, #-1]
  405b54:	bl	405730 <sqrt@plt+0x3cc0>
  405b58:	ldurb	w8, [x29, #-1]
  405b5c:	and	w0, w8, #0x1
  405b60:	ldp	x29, x30, [sp, #32]
  405b64:	add	sp, sp, #0x30
  405b68:	ret
  405b6c:	sub	sp, sp, #0x30
  405b70:	stp	x29, x30, [sp, #32]
  405b74:	add	x29, sp, #0x20
  405b78:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405b7c:	add	x8, x8, #0x70
  405b80:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405b84:	add	x9, x9, #0xbd8
  405b88:	mov	w10, #0x1                   	// #1
  405b8c:	str	x8, [sp, #16]
  405b90:	str	x9, [sp, #8]
  405b94:	str	w10, [sp, #4]
  405b98:	bl	405a98 <sqrt@plt+0x4028>
  405b9c:	ldr	w10, [sp, #4]
  405ba0:	and	w11, w0, w10
  405ba4:	sturb	w11, [x29, #-1]
  405ba8:	ldurb	w11, [x29, #-1]
  405bac:	tbnz	w11, #0, 405be8 <sqrt@plt+0x4178>
  405bb0:	ldr	x8, [sp, #16]
  405bb4:	ldr	w9, [x8]
  405bb8:	subs	w9, w9, #0x1
  405bbc:	str	w9, [x8]
  405bc0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405bc4:	add	x0, x0, #0x391
  405bc8:	ldr	x1, [sp, #8]
  405bcc:	ldr	x2, [sp, #8]
  405bd0:	ldr	x3, [sp, #8]
  405bd4:	bl	409e68 <sqrt@plt+0x83f8>
  405bd8:	ldr	x8, [sp, #16]
  405bdc:	ldr	w9, [x8]
  405be0:	add	w9, w9, #0x1
  405be4:	str	w9, [x8]
  405be8:	ldp	x29, x30, [sp, #32]
  405bec:	add	sp, sp, #0x30
  405bf0:	ret
  405bf4:	sub	sp, sp, #0x30
  405bf8:	stp	x29, x30, [sp, #32]
  405bfc:	add	x29, sp, #0x20
  405c00:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405c04:	add	x8, x8, #0x70
  405c08:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405c0c:	add	x9, x9, #0xbd8
  405c10:	mov	w10, #0x1                   	// #1
  405c14:	str	x8, [sp, #16]
  405c18:	str	x9, [sp, #8]
  405c1c:	str	w10, [sp, #4]
  405c20:	bl	405a98 <sqrt@plt+0x4028>
  405c24:	ldr	w10, [sp, #4]
  405c28:	and	w11, w0, w10
  405c2c:	sturb	w11, [x29, #-1]
  405c30:	ldurb	w11, [x29, #-1]
  405c34:	tbnz	w11, #0, 405c70 <sqrt@plt+0x4200>
  405c38:	ldr	x8, [sp, #16]
  405c3c:	ldr	w9, [x8]
  405c40:	subs	w9, w9, #0x1
  405c44:	str	w9, [x8]
  405c48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405c4c:	add	x0, x0, #0x473
  405c50:	ldr	x1, [sp, #8]
  405c54:	ldr	x2, [sp, #8]
  405c58:	ldr	x3, [sp, #8]
  405c5c:	bl	409f14 <sqrt@plt+0x84a4>
  405c60:	ldr	x8, [sp, #16]
  405c64:	ldr	w9, [x8]
  405c68:	add	w9, w9, #0x1
  405c6c:	str	w9, [x8]
  405c70:	ldp	x29, x30, [sp, #32]
  405c74:	add	sp, sp, #0x30
  405c78:	ret
  405c7c:	stp	x29, x30, [sp, #-16]!
  405c80:	mov	x29, sp
  405c84:	bl	405bf4 <sqrt@plt+0x4184>
  405c88:	ldp	x29, x30, [sp], #16
  405c8c:	ret
  405c90:	sub	sp, sp, #0x70
  405c94:	stp	x29, x30, [sp, #96]
  405c98:	add	x29, sp, #0x60
  405c9c:	sub	x8, x29, #0x2c
  405ca0:	stur	x0, [x29, #-8]
  405ca4:	stur	wzr, [x29, #-12]
  405ca8:	stur	wzr, [x29, #-16]
  405cac:	stur	wzr, [x29, #-20]
  405cb0:	stur	wzr, [x29, #-24]
  405cb4:	stur	wzr, [x29, #-28]
  405cb8:	stur	wzr, [x29, #-32]
  405cbc:	stur	wzr, [x29, #-36]
  405cc0:	stur	wzr, [x29, #-40]
  405cc4:	str	x8, [sp, #24]
  405cc8:	bl	405400 <sqrt@plt+0x3990>
  405ccc:	stur	w0, [x29, #-44]
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	bl	40736c <sqrt@plt+0x58fc>
  405cd8:	subs	w9, w0, #0x63
  405cdc:	mov	w8, w9
  405ce0:	ubfx	x8, x8, #0, #32
  405ce4:	cmp	x8, #0xf
  405ce8:	str	x8, [sp, #16]
  405cec:	b.hi	405dc8 <sqrt@plt+0x4358>  // b.pmore
  405cf0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  405cf4:	add	x8, x8, #0xf9c
  405cf8:	ldr	x11, [sp, #16]
  405cfc:	ldrsw	x10, [x8, x11, lsl #2]
  405d00:	add	x9, x8, x10
  405d04:	br	x9
  405d08:	bl	404980 <sqrt@plt+0x2f10>
  405d0c:	stur	w0, [x29, #-28]
  405d10:	bl	404980 <sqrt@plt+0x2f10>
  405d14:	stur	w0, [x29, #-32]
  405d18:	bl	404980 <sqrt@plt+0x2f10>
  405d1c:	stur	w0, [x29, #-36]
  405d20:	ldur	x0, [x29, #-8]
  405d24:	ldur	w1, [x29, #-28]
  405d28:	ldur	w2, [x29, #-32]
  405d2c:	ldur	w3, [x29, #-36]
  405d30:	bl	4086ec <sqrt@plt+0x6c7c>
  405d34:	b	405e08 <sqrt@plt+0x4398>
  405d38:	ldur	x0, [x29, #-8]
  405d3c:	bl	40861c <sqrt@plt+0x6bac>
  405d40:	b	405e08 <sqrt@plt+0x4398>
  405d44:	bl	404980 <sqrt@plt+0x2f10>
  405d48:	stur	w0, [x29, #-12]
  405d4c:	ldur	x0, [x29, #-8]
  405d50:	ldur	w1, [x29, #-12]
  405d54:	bl	4087fc <sqrt@plt+0x6d8c>
  405d58:	b	405e08 <sqrt@plt+0x4398>
  405d5c:	bl	404980 <sqrt@plt+0x2f10>
  405d60:	stur	w0, [x29, #-28]
  405d64:	bl	404980 <sqrt@plt+0x2f10>
  405d68:	stur	w0, [x29, #-32]
  405d6c:	bl	404980 <sqrt@plt+0x2f10>
  405d70:	stur	w0, [x29, #-36]
  405d74:	bl	404980 <sqrt@plt+0x2f10>
  405d78:	stur	w0, [x29, #-40]
  405d7c:	ldur	x0, [x29, #-8]
  405d80:	ldur	w1, [x29, #-28]
  405d84:	ldur	w2, [x29, #-32]
  405d88:	ldur	w3, [x29, #-36]
  405d8c:	ldur	w4, [x29, #-40]
  405d90:	bl	408768 <sqrt@plt+0x6cf8>
  405d94:	b	405e08 <sqrt@plt+0x4398>
  405d98:	bl	404980 <sqrt@plt+0x2f10>
  405d9c:	stur	w0, [x29, #-16]
  405da0:	bl	404980 <sqrt@plt+0x2f10>
  405da4:	stur	w0, [x29, #-20]
  405da8:	bl	404980 <sqrt@plt+0x2f10>
  405dac:	stur	w0, [x29, #-24]
  405db0:	ldur	x0, [x29, #-8]
  405db4:	ldur	w1, [x29, #-16]
  405db8:	ldur	w2, [x29, #-20]
  405dbc:	ldur	w3, [x29, #-24]
  405dc0:	bl	408634 <sqrt@plt+0x6bc4>
  405dc4:	b	405e08 <sqrt@plt+0x4398>
  405dc8:	sub	x0, x29, #0x2c
  405dcc:	bl	40736c <sqrt@plt+0x58fc>
  405dd0:	add	x8, sp, #0x20
  405dd4:	str	w0, [sp, #12]
  405dd8:	mov	x0, x8
  405ddc:	ldr	w1, [sp, #12]
  405de0:	str	x8, [sp]
  405de4:	bl	409af8 <sqrt@plt+0x8088>
  405de8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  405dec:	add	x0, x0, #0x496
  405df0:	ldr	x1, [sp]
  405df4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405df8:	add	x8, x8, #0xbd8
  405dfc:	mov	x2, x8
  405e00:	mov	x3, x8
  405e04:	bl	409e68 <sqrt@plt+0x83f8>
  405e08:	ldp	x29, x30, [sp, #96]
  405e0c:	add	sp, sp, #0x70
  405e10:	ret
  405e14:	sub	sp, sp, #0x140
  405e18:	stp	x29, x30, [sp, #288]
  405e1c:	str	x28, [sp, #304]
  405e20:	add	x29, sp, #0x120
  405e24:	sub	x8, x29, #0x10
  405e28:	adrp	x9, 404000 <sqrt@plt+0x2590>
  405e2c:	add	x9, x9, #0x420
  405e30:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  405e34:	add	x10, x10, #0x98
  405e38:	sub	x0, x29, #0x4
  405e3c:	str	x8, [sp, #120]
  405e40:	str	x9, [sp, #112]
  405e44:	str	x10, [sp, #104]
  405e48:	str	x0, [sp, #96]
  405e4c:	bl	405400 <sqrt@plt+0x3990>
  405e50:	stur	w0, [x29, #-4]
  405e54:	ldr	x0, [sp, #96]
  405e58:	bl	40736c <sqrt@plt+0x58fc>
  405e5c:	subs	w11, w0, #0x43
  405e60:	mov	w8, w11
  405e64:	ubfx	x8, x8, #0, #32
  405e68:	cmp	x8, #0x3b
  405e6c:	str	x8, [sp, #88]
  405e70:	b.hi	405e8c <sqrt@plt+0x441c>  // b.pmore
  405e74:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1390>
  405e78:	add	x8, x8, #0xfdc
  405e7c:	ldr	x11, [sp, #88]
  405e80:	ldrsw	x10, [x8, x11, lsl #2]
  405e84:	add	x9, x8, x10
  405e88:	br	x9
  405e8c:	bl	4051dc <sqrt@plt+0x376c>
  405e90:	ldr	x8, [sp, #120]
  405e94:	str	x0, [x8]
  405e98:	ldur	w9, [x29, #-4]
  405e9c:	stur	w9, [x29, #-20]
  405ea0:	ldr	x1, [x8]
  405ea4:	ldur	w9, [x29, #-20]
  405ea8:	mov	w0, w9
  405eac:	bl	4059fc <sqrt@plt+0x3f8c>
  405eb0:	ldr	x8, [sp, #120]
  405eb4:	ldr	x0, [x8]
  405eb8:	bl	4057a8 <sqrt@plt+0x3d38>
  405ebc:	ldr	x8, [sp, #120]
  405ec0:	ldr	x10, [x8]
  405ec4:	str	x10, [sp, #80]
  405ec8:	cbz	x10, 405ee0 <sqrt@plt+0x4470>
  405ecc:	ldr	x0, [sp, #80]
  405ed0:	ldr	x8, [sp, #112]
  405ed4:	blr	x8
  405ed8:	ldr	x0, [sp, #80]
  405edc:	bl	412c44 <_ZdlPv@@Base>
  405ee0:	b	406298 <sqrt@plt+0x4828>
  405ee4:	mov	x0, #0x4                   	// #4
  405ee8:	bl	404c08 <sqrt@plt+0x3198>
  405eec:	stur	x0, [x29, #-32]
  405ef0:	ldur	w8, [x29, #-4]
  405ef4:	stur	w8, [x29, #-36]
  405ef8:	ldur	x1, [x29, #-32]
  405efc:	ldur	w8, [x29, #-36]
  405f00:	mov	w0, w8
  405f04:	bl	4059fc <sqrt@plt+0x3f8c>
  405f08:	ldur	x0, [x29, #-32]
  405f0c:	bl	4057a8 <sqrt@plt+0x3d38>
  405f10:	ldur	x9, [x29, #-32]
  405f14:	str	x9, [sp, #72]
  405f18:	cbz	x9, 405f30 <sqrt@plt+0x44c0>
  405f1c:	ldr	x0, [sp, #72]
  405f20:	ldr	x8, [sp, #112]
  405f24:	blr	x8
  405f28:	ldr	x0, [sp, #72]
  405f2c:	bl	412c44 <_ZdlPv@@Base>
  405f30:	b	406298 <sqrt@plt+0x4828>
  405f34:	mov	x0, #0x1                   	// #1
  405f38:	bl	404c08 <sqrt@plt+0x3198>
  405f3c:	stur	x0, [x29, #-48]
  405f40:	ldur	w8, [x29, #-4]
  405f44:	stur	w8, [x29, #-52]
  405f48:	ldur	x1, [x29, #-48]
  405f4c:	ldur	w8, [x29, #-52]
  405f50:	mov	w0, w8
  405f54:	bl	4059fc <sqrt@plt+0x3f8c>
  405f58:	ldur	x0, [x29, #-48]
  405f5c:	mov	x9, xzr
  405f60:	mov	x1, x9
  405f64:	bl	4075a0 <sqrt@plt+0x5b30>
  405f68:	ldr	x9, [sp, #104]
  405f6c:	ldr	x10, [x9]
  405f70:	ldr	w8, [x10, #8]
  405f74:	add	w8, w8, w0
  405f78:	str	w8, [x10, #8]
  405f7c:	ldur	x10, [x29, #-48]
  405f80:	str	x10, [sp, #64]
  405f84:	cbz	x10, 405f9c <sqrt@plt+0x452c>
  405f88:	ldr	x0, [sp, #64]
  405f8c:	ldr	x8, [sp, #112]
  405f90:	blr	x8
  405f94:	ldr	x0, [sp, #64]
  405f98:	bl	412c44 <_ZdlPv@@Base>
  405f9c:	b	406298 <sqrt@plt+0x4828>
  405fa0:	mov	x0, #0x1                   	// #1
  405fa4:	bl	404cfc <sqrt@plt+0x328c>
  405fa8:	stur	x0, [x29, #-64]
  405fac:	ldur	w8, [x29, #-4]
  405fb0:	stur	w8, [x29, #-68]
  405fb4:	ldur	x1, [x29, #-64]
  405fb8:	ldur	w8, [x29, #-68]
  405fbc:	mov	w0, w8
  405fc0:	bl	4059fc <sqrt@plt+0x3f8c>
  405fc4:	ldur	x0, [x29, #-64]
  405fc8:	mov	x9, xzr
  405fcc:	mov	x1, x9
  405fd0:	bl	4075a0 <sqrt@plt+0x5b30>
  405fd4:	ldr	x9, [sp, #104]
  405fd8:	ldr	x10, [x9]
  405fdc:	ldr	w8, [x10, #8]
  405fe0:	add	w8, w8, w0
  405fe4:	str	w8, [x10, #8]
  405fe8:	ldur	x10, [x29, #-64]
  405fec:	str	x10, [sp, #56]
  405ff0:	cbz	x10, 406008 <sqrt@plt+0x4598>
  405ff4:	ldr	x0, [sp, #56]
  405ff8:	ldr	x8, [sp, #112]
  405ffc:	blr	x8
  406000:	ldr	x0, [sp, #56]
  406004:	bl	412c44 <_ZdlPv@@Base>
  406008:	b	406298 <sqrt@plt+0x4828>
  40600c:	mov	x0, #0x2                   	// #2
  406010:	bl	404c08 <sqrt@plt+0x3198>
  406014:	stur	x0, [x29, #-80]
  406018:	ldur	w8, [x29, #-4]
  40601c:	stur	w8, [x29, #-84]
  406020:	ldur	x1, [x29, #-80]
  406024:	ldur	w8, [x29, #-84]
  406028:	mov	w0, w8
  40602c:	bl	4059fc <sqrt@plt+0x3f8c>
  406030:	ldur	x0, [x29, #-80]
  406034:	mov	x9, xzr
  406038:	mov	x1, x9
  40603c:	bl	4075a0 <sqrt@plt+0x5b30>
  406040:	ldr	x9, [sp, #104]
  406044:	ldr	x10, [x9]
  406048:	ldr	w8, [x10, #8]
  40604c:	add	w8, w8, w0
  406050:	str	w8, [x10, #8]
  406054:	ldur	x10, [x29, #-80]
  406058:	str	x10, [sp, #48]
  40605c:	cbz	x10, 406074 <sqrt@plt+0x4604>
  406060:	ldr	x0, [sp, #48]
  406064:	ldr	x8, [sp, #112]
  406068:	blr	x8
  40606c:	ldr	x0, [sp, #48]
  406070:	bl	412c44 <_ZdlPv@@Base>
  406074:	b	406298 <sqrt@plt+0x4828>
  406078:	bl	4049e8 <sqrt@plt+0x2f78>
  40607c:	stur	w0, [x29, #-88]
  406080:	ldur	w8, [x29, #-88]
  406084:	cmp	w8, #0x0
  406088:	cset	w8, lt  // lt = tstop
  40608c:	tbnz	w8, #0, 4060c0 <sqrt@plt+0x4650>
  406090:	ldur	w8, [x29, #-88]
  406094:	cmp	w8, #0x3e8
  406098:	b.gt	4060c0 <sqrt@plt+0x4650>
  40609c:	ldur	w0, [x29, #-88]
  4060a0:	bl	404870 <sqrt@plt+0x2e00>
  4060a4:	stur	w0, [x29, #-92]
  4060a8:	ldr	x8, [sp, #104]
  4060ac:	ldr	x9, [x8]
  4060b0:	ldr	x0, [x9, #32]
  4060b4:	ldur	w1, [x29, #-92]
  4060b8:	bl	4087fc <sqrt@plt+0x6d8c>
  4060bc:	b	40612c <sqrt@plt+0x46bc>
  4060c0:	ldr	x8, [sp, #104]
  4060c4:	ldr	x9, [x8]
  4060c8:	ldr	x9, [x9, #32]
  4060cc:	str	x9, [sp, #40]
  4060d0:	cbz	x9, 4060e4 <sqrt@plt+0x4674>
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	bl	4083d0 <sqrt@plt+0x6960>
  4060dc:	ldr	x0, [sp, #40]
  4060e0:	bl	412c44 <_ZdlPv@@Base>
  4060e4:	mov	x0, #0x28                  	// #40
  4060e8:	bl	412b6c <_Znwm@@Base>
  4060ec:	ldr	x8, [sp, #104]
  4060f0:	ldr	x9, [x8]
  4060f4:	ldr	x1, [x9, #24]
  4060f8:	str	x0, [sp, #32]
  4060fc:	bl	408354 <sqrt@plt+0x68e4>
  406100:	b	406104 <sqrt@plt+0x4694>
  406104:	ldr	x8, [sp, #104]
  406108:	ldr	x9, [x8]
  40610c:	ldr	x10, [sp, #32]
  406110:	str	x10, [x9, #32]
  406114:	b	40612c <sqrt@plt+0x46bc>
  406118:	stur	x0, [x29, #-104]
  40611c:	stur	w1, [x29, #-108]
  406120:	ldr	x0, [sp, #32]
  406124:	bl	412c44 <_ZdlPv@@Base>
  406128:	b	4062a8 <sqrt@plt+0x4838>
  40612c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406130:	add	x8, x8, #0x80
  406134:	ldr	x8, [x8]
  406138:	ldr	x9, [sp, #104]
  40613c:	ldr	x1, [x9]
  406140:	ldr	x10, [x8]
  406144:	ldr	x10, [x10, #40]
  406148:	mov	x0, x8
  40614c:	blr	x10
  406150:	bl	4049e8 <sqrt@plt+0x2f78>
  406154:	ldur	w11, [x29, #-88]
  406158:	ldr	x8, [sp, #104]
  40615c:	ldr	x9, [x8]
  406160:	ldr	w12, [x9, #8]
  406164:	add	w11, w12, w11
  406168:	str	w11, [x9, #8]
  40616c:	bl	405c7c <sqrt@plt+0x420c>
  406170:	b	406298 <sqrt@plt+0x4828>
  406174:	ldr	x8, [sp, #104]
  406178:	ldr	x9, [x8]
  40617c:	ldr	x0, [x9, #32]
  406180:	bl	405c90 <sqrt@plt+0x4220>
  406184:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406188:	add	x8, x8, #0x80
  40618c:	ldr	x8, [x8]
  406190:	ldr	x9, [sp, #104]
  406194:	ldr	x1, [x9]
  406198:	ldr	x10, [x8]
  40619c:	ldr	x10, [x10, #40]
  4061a0:	mov	x0, x8
  4061a4:	blr	x10
  4061a8:	bl	405c7c <sqrt@plt+0x420c>
  4061ac:	b	406298 <sqrt@plt+0x4828>
  4061b0:	mov	x0, #0x2                   	// #2
  4061b4:	bl	404c08 <sqrt@plt+0x3198>
  4061b8:	stur	x0, [x29, #-120]
  4061bc:	ldur	w8, [x29, #-4]
  4061c0:	stur	w8, [x29, #-124]
  4061c4:	ldur	x1, [x29, #-120]
  4061c8:	ldur	w8, [x29, #-124]
  4061cc:	mov	w0, w8
  4061d0:	bl	4059fc <sqrt@plt+0x3f8c>
  4061d4:	ldur	x0, [x29, #-120]
  4061d8:	bl	4057a8 <sqrt@plt+0x3d38>
  4061dc:	ldur	x9, [x29, #-120]
  4061e0:	str	x9, [sp, #24]
  4061e4:	cbz	x9, 4061fc <sqrt@plt+0x478c>
  4061e8:	ldr	x0, [sp, #24]
  4061ec:	ldr	x8, [sp, #112]
  4061f0:	blr	x8
  4061f4:	ldr	x0, [sp, #24]
  4061f8:	bl	412c44 <_ZdlPv@@Base>
  4061fc:	b	406298 <sqrt@plt+0x4828>
  406200:	bl	4051dc <sqrt@plt+0x376c>
  406204:	stur	x0, [x29, #-136]
  406208:	ldur	w8, [x29, #-4]
  40620c:	stur	w8, [x29, #-140]
  406210:	ldur	x1, [x29, #-136]
  406214:	ldur	w8, [x29, #-140]
  406218:	mov	w0, w8
  40621c:	bl	4059fc <sqrt@plt+0x3f8c>
  406220:	ldur	x0, [x29, #-136]
  406224:	bl	4057a8 <sqrt@plt+0x3d38>
  406228:	ldur	x9, [x29, #-136]
  40622c:	str	x9, [sp, #16]
  406230:	cbz	x9, 406248 <sqrt@plt+0x47d8>
  406234:	ldr	x0, [sp, #16]
  406238:	ldr	x8, [sp, #112]
  40623c:	blr	x8
  406240:	ldr	x0, [sp, #16]
  406244:	bl	412c44 <_ZdlPv@@Base>
  406248:	b	406298 <sqrt@plt+0x4828>
  40624c:	mov	x0, #0x1                   	// #1
  406250:	bl	404cfc <sqrt@plt+0x328c>
  406254:	str	x0, [sp, #136]
  406258:	ldur	w8, [x29, #-4]
  40625c:	str	w8, [sp, #132]
  406260:	ldr	x1, [sp, #136]
  406264:	ldr	w8, [sp, #132]
  406268:	mov	w0, w8
  40626c:	bl	4059fc <sqrt@plt+0x3f8c>
  406270:	ldr	x0, [sp, #136]
  406274:	bl	4057a8 <sqrt@plt+0x3d38>
  406278:	ldr	x9, [sp, #136]
  40627c:	str	x9, [sp, #8]
  406280:	cbz	x9, 406298 <sqrt@plt+0x4828>
  406284:	ldr	x0, [sp, #8]
  406288:	ldr	x8, [sp, #112]
  40628c:	blr	x8
  406290:	ldr	x0, [sp, #8]
  406294:	bl	412c44 <_ZdlPv@@Base>
  406298:	ldr	x28, [sp, #304]
  40629c:	ldp	x29, x30, [sp, #288]
  4062a0:	add	sp, sp, #0x140
  4062a4:	ret
  4062a8:	ldur	x0, [x29, #-104]
  4062ac:	bl	401a00 <_Unwind_Resume@plt>
  4062b0:	sub	sp, sp, #0xb0
  4062b4:	stp	x29, x30, [sp, #160]
  4062b8:	add	x29, sp, #0xa0
  4062bc:	mov	w8, #0x0                   	// #0
  4062c0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4062c4:	add	x9, x9, #0x80
  4062c8:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4062cc:	add	x10, x10, #0x98
  4062d0:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4062d4:	add	x11, x11, #0xbd8
  4062d8:	sturb	w8, [x29, #-1]
  4062dc:	str	x9, [sp, #80]
  4062e0:	str	x10, [sp, #72]
  4062e4:	str	x11, [sp, #64]
  4062e8:	bl	40551c <sqrt@plt+0x3aac>
  4062ec:	stur	x0, [x29, #-16]
  4062f0:	ldur	x9, [x29, #-16]
  4062f4:	ldrb	w8, [x9]
  4062f8:	sturb	w8, [x29, #-17]
  4062fc:	ldurb	w8, [x29, #-17]
  406300:	subs	w8, w8, #0x46
  406304:	mov	w9, w8
  406308:	ubfx	x9, x9, #0, #32
  40630c:	cmp	x9, #0x2f
  406310:	str	x9, [sp, #56]
  406314:	b.hi	4065a4 <sqrt@plt+0x4b34>  // b.pmore
  406318:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40631c:	add	x8, x8, #0xcc
  406320:	ldr	x11, [sp, #56]
  406324:	ldrsw	x10, [x8, x11, lsl #2]
  406328:	add	x9, x8, x10
  40632c:	br	x9
  406330:	bl	4049e8 <sqrt@plt+0x2f78>
  406334:	stur	w0, [x29, #-24]
  406338:	bl	40551c <sqrt@plt+0x3aac>
  40633c:	stur	x0, [x29, #-32]
  406340:	ldr	x8, [sp, #80]
  406344:	ldr	x0, [x8]
  406348:	ldur	w1, [x29, #-24]
  40634c:	ldur	x2, [x29, #-32]
  406350:	bl	4078b0 <sqrt@plt+0x5e40>
  406354:	ldur	x8, [x29, #-32]
  406358:	str	x8, [sp, #48]
  40635c:	cbz	x8, 406368 <sqrt@plt+0x48f8>
  406360:	ldr	x0, [sp, #48]
  406364:	bl	4018f0 <_ZdaPv@plt>
  406368:	bl	405c7c <sqrt@plt+0x420c>
  40636c:	b	4065d4 <sqrt@plt+0x4b64>
  406370:	bl	405270 <sqrt@plt+0x3800>
  406374:	stur	x0, [x29, #-40]
  406378:	ldur	x8, [x29, #-40]
  40637c:	cbnz	x8, 40639c <sqrt@plt+0x492c>
  406380:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406384:	add	x0, x0, #0x4b0
  406388:	ldr	x1, [sp, #64]
  40638c:	ldr	x2, [sp, #64]
  406390:	ldr	x3, [sp, #64]
  406394:	bl	409f14 <sqrt@plt+0x84a4>
  406398:	b	4063b8 <sqrt@plt+0x4948>
  40639c:	ldur	x0, [x29, #-40]
  4063a0:	bl	405930 <sqrt@plt+0x3ec0>
  4063a4:	ldur	x8, [x29, #-40]
  4063a8:	str	x8, [sp, #40]
  4063ac:	cbz	x8, 4063b8 <sqrt@plt+0x4948>
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	bl	4018f0 <_ZdaPv@plt>
  4063b8:	b	4065d4 <sqrt@plt+0x4b64>
  4063bc:	bl	4049e8 <sqrt@plt+0x2f78>
  4063c0:	ldr	x8, [sp, #72]
  4063c4:	ldr	x9, [x8]
  4063c8:	str	w0, [x9, #16]
  4063cc:	ldr	x9, [x8]
  4063d0:	ldr	w10, [x9, #16]
  4063d4:	ldr	x9, [x8]
  4063d8:	ldr	w11, [x9, #4]
  4063dc:	cmp	w10, w11
  4063e0:	b.ne	4063f0 <sqrt@plt+0x4980>  // b.any
  4063e4:	ldr	x8, [sp, #72]
  4063e8:	ldr	x9, [x8]
  4063ec:	str	wzr, [x9, #16]
  4063f0:	bl	405c7c <sqrt@plt+0x420c>
  4063f4:	b	4065d4 <sqrt@plt+0x4b64>
  4063f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4063fc:	add	x0, x0, #0x4d1
  406400:	ldr	x1, [sp, #64]
  406404:	ldr	x2, [sp, #64]
  406408:	ldr	x3, [sp, #64]
  40640c:	bl	409e68 <sqrt@plt+0x83f8>
  406410:	bl	405c7c <sqrt@plt+0x420c>
  406414:	b	4065d4 <sqrt@plt+0x4b64>
  406418:	bl	405c7c <sqrt@plt+0x420c>
  40641c:	b	4065d4 <sqrt@plt+0x4b64>
  406420:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406424:	add	x0, x0, #0x4ec
  406428:	ldr	x1, [sp, #64]
  40642c:	ldr	x2, [sp, #64]
  406430:	ldr	x3, [sp, #64]
  406434:	bl	409e68 <sqrt@plt+0x83f8>
  406438:	bl	405c7c <sqrt@plt+0x420c>
  40643c:	b	4065d4 <sqrt@plt+0x4b64>
  406440:	mov	w8, #0x1                   	// #1
  406444:	sturb	w8, [x29, #-1]
  406448:	bl	405c7c <sqrt@plt+0x420c>
  40644c:	b	4065d4 <sqrt@plt+0x4b64>
  406450:	bl	4049e8 <sqrt@plt+0x2f78>
  406454:	ldr	x8, [sp, #72]
  406458:	ldr	x9, [x8]
  40645c:	str	w0, [x9, #20]
  406460:	bl	405c7c <sqrt@plt+0x420c>
  406464:	b	4065d4 <sqrt@plt+0x4b64>
  406468:	bl	405c7c <sqrt@plt+0x420c>
  40646c:	b	4065d4 <sqrt@plt+0x4b64>
  406470:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406474:	add	x0, x0, #0x506
  406478:	ldr	x1, [sp, #64]
  40647c:	ldr	x2, [sp, #64]
  406480:	ldr	x3, [sp, #64]
  406484:	bl	409e68 <sqrt@plt+0x83f8>
  406488:	bl	405730 <sqrt@plt+0x3cc0>
  40648c:	b	4065d4 <sqrt@plt+0x4b64>
  406490:	bl	40551c <sqrt@plt+0x3aac>
  406494:	stur	x0, [x29, #-48]
  406498:	ldr	x8, [sp, #80]
  40649c:	ldr	x9, [x8]
  4064a0:	ldur	x1, [x29, #-48]
  4064a4:	ldr	x10, [sp, #72]
  4064a8:	ldr	x2, [x10]
  4064ac:	ldr	x11, [x9]
  4064b0:	ldr	x11, [x11, #80]
  4064b4:	mov	x0, x9
  4064b8:	mov	w3, #0x75                  	// #117
  4064bc:	blr	x11
  4064c0:	ldur	x8, [x29, #-48]
  4064c4:	str	x8, [sp, #32]
  4064c8:	cbz	x8, 4064d4 <sqrt@plt+0x4a64>
  4064cc:	ldr	x0, [sp, #32]
  4064d0:	bl	4018f0 <_ZdaPv@plt>
  4064d4:	bl	405c7c <sqrt@plt+0x420c>
  4064d8:	b	4065d4 <sqrt@plt+0x4b64>
  4064dc:	bl	405270 <sqrt@plt+0x3800>
  4064e0:	stur	x0, [x29, #-56]
  4064e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4064e8:	add	x8, x8, #0x90
  4064ec:	ldr	w9, [x8]
  4064f0:	cmp	w9, #0x0
  4064f4:	cset	w9, gt
  4064f8:	tbnz	w9, #0, 406518 <sqrt@plt+0x4aa8>
  4064fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406500:	add	x0, x0, #0x51e
  406504:	ldr	x1, [sp, #64]
  406508:	ldr	x2, [sp, #64]
  40650c:	ldr	x3, [sp, #64]
  406510:	bl	409e68 <sqrt@plt+0x83f8>
  406514:	b	40658c <sqrt@plt+0x4b1c>
  406518:	ldur	x8, [x29, #-56]
  40651c:	cbz	x8, 406564 <sqrt@plt+0x4af4>
  406520:	ldur	x0, [x29, #-56]
  406524:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  406528:	add	x1, x1, #0x54d
  40652c:	mov	x2, #0x7                   	// #7
  406530:	bl	401860 <strncmp@plt>
  406534:	cbnz	w0, 406564 <sqrt@plt+0x4af4>
  406538:	ldr	x8, [sp, #80]
  40653c:	ldr	x9, [x8]
  406540:	ldur	x1, [x29, #-56]
  406544:	ldr	x10, [sp, #72]
  406548:	ldr	x2, [x10]
  40654c:	ldr	x11, [x9]
  406550:	ldr	x11, [x11, #88]
  406554:	mov	x0, x9
  406558:	mov	w3, #0x70                  	// #112
  40655c:	blr	x11
  406560:	b	40658c <sqrt@plt+0x4b1c>
  406564:	ldr	x8, [sp, #80]
  406568:	ldr	x9, [x8]
  40656c:	ldur	x1, [x29, #-56]
  406570:	ldr	x10, [sp, #72]
  406574:	ldr	x2, [x10]
  406578:	ldr	x11, [x9]
  40657c:	ldr	x11, [x11, #80]
  406580:	mov	x0, x9
  406584:	mov	w3, #0x70                  	// #112
  406588:	blr	x11
  40658c:	ldur	x8, [x29, #-56]
  406590:	str	x8, [sp, #24]
  406594:	cbz	x8, 4065a0 <sqrt@plt+0x4b30>
  406598:	ldr	x0, [sp, #24]
  40659c:	bl	4018f0 <_ZdaPv@plt>
  4065a0:	b	4065d4 <sqrt@plt+0x4b64>
  4065a4:	ldurb	w1, [x29, #-17]
  4065a8:	sub	x8, x29, #0x48
  4065ac:	mov	x0, x8
  4065b0:	str	x8, [sp, #16]
  4065b4:	bl	409b48 <sqrt@plt+0x80d8>
  4065b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4065bc:	add	x0, x0, #0x555
  4065c0:	ldr	x1, [sp, #16]
  4065c4:	ldr	x2, [sp, #64]
  4065c8:	ldr	x3, [sp, #64]
  4065cc:	bl	409f14 <sqrt@plt+0x84a4>
  4065d0:	bl	405730 <sqrt@plt+0x3cc0>
  4065d4:	ldur	x8, [x29, #-16]
  4065d8:	str	x8, [sp, #8]
  4065dc:	cbz	x8, 4065e8 <sqrt@plt+0x4b78>
  4065e0:	ldr	x0, [sp, #8]
  4065e4:	bl	4018f0 <_ZdaPv@plt>
  4065e8:	ldurb	w8, [x29, #-1]
  4065ec:	and	w0, w8, #0x1
  4065f0:	ldp	x29, x30, [sp, #160]
  4065f4:	add	sp, sp, #0xb0
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	str	x28, [sp, #16]
  406604:	mov	x29, sp
  406608:	sub	sp, sp, #0x210
  40660c:	mov	w8, #0x0                   	// #0
  406610:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406614:	add	x9, x9, #0x90
  406618:	mov	w10, #0x1                   	// #1
  40661c:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406620:	add	x11, x11, #0x70
  406624:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406628:	add	x12, x12, #0x88
  40662c:	adrp	x13, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406630:	add	x13, x13, #0xbd8
  406634:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406638:	add	x14, x14, #0x98
  40663c:	adrp	x15, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406640:	add	x15, x15, #0x80
  406644:	adrp	x16, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406648:	add	x16, x16, #0x78
  40664c:	sub	x17, x29, #0xc
  406650:	stur	x0, [x29, #-8]
  406654:	mov	x0, x17
  406658:	stur	w8, [x29, #-244]
  40665c:	stur	x9, [x29, #-256]
  406660:	str	w10, [sp, #268]
  406664:	str	x11, [sp, #256]
  406668:	str	x12, [sp, #248]
  40666c:	str	x13, [sp, #240]
  406670:	str	x14, [sp, #232]
  406674:	str	x15, [sp, #224]
  406678:	str	x16, [sp, #216]
  40667c:	bl	4072f4 <sqrt@plt+0x5884>
  406680:	ldur	w8, [x29, #-244]
  406684:	sturb	w8, [x29, #-13]
  406688:	ldur	x9, [x29, #-256]
  40668c:	str	wzr, [x9]
  406690:	ldr	w10, [sp, #268]
  406694:	ldr	x11, [sp, #256]
  406698:	str	w10, [x11]
  40669c:	ldur	x12, [x29, #-8]
  4066a0:	ldrb	w18, [x12]
  4066a4:	cmp	w18, #0x2d
  4066a8:	b.ne	4066d0 <sqrt@plt+0x4c60>  // b.any
  4066ac:	ldur	x8, [x29, #-8]
  4066b0:	ldrb	w9, [x8, #1]
  4066b4:	cbnz	w9, 4066d0 <sqrt@plt+0x4c60>
  4066b8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066bc:	add	x8, x8, #0x38
  4066c0:	ldr	x8, [x8]
  4066c4:	ldr	x9, [sp, #248]
  4066c8:	str	x8, [x9]
  4066cc:	b	406738 <sqrt@plt+0x4cc8>
  4066d0:	bl	401900 <__errno_location@plt>
  4066d4:	str	wzr, [x0]
  4066d8:	ldur	x0, [x29, #-8]
  4066dc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  4066e0:	add	x1, x1, #0xad2
  4066e4:	bl	401920 <fopen@plt>
  4066e8:	ldr	x8, [sp, #248]
  4066ec:	str	x0, [x8]
  4066f0:	bl	401900 <__errno_location@plt>
  4066f4:	ldr	w9, [x0]
  4066f8:	cbnz	w9, 406708 <sqrt@plt+0x4c98>
  4066fc:	ldr	x8, [sp, #248]
  406700:	ldr	x9, [x8]
  406704:	cbnz	x9, 406738 <sqrt@plt+0x4cc8>
  406708:	ldur	x1, [x29, #-8]
  40670c:	sub	x8, x29, #0x20
  406710:	mov	x0, x8
  406714:	str	x8, [sp, #208]
  406718:	bl	409a90 <sqrt@plt+0x8020>
  40671c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406720:	add	x0, x0, #0x56c
  406724:	ldr	x1, [sp, #208]
  406728:	ldr	x2, [sp, #240]
  40672c:	ldr	x3, [sp, #240]
  406730:	bl	409e68 <sqrt@plt+0x83f8>
  406734:	b	4072dc <sqrt@plt+0x586c>
  406738:	ldur	x0, [x29, #-8]
  40673c:	bl	405864 <sqrt@plt+0x3df4>
  406740:	ldr	x8, [sp, #232]
  406744:	ldr	x9, [x8]
  406748:	cbz	x9, 406750 <sqrt@plt+0x4ce0>
  40674c:	bl	404898 <sqrt@plt+0x2e28>
  406750:	mov	x8, #0x28                  	// #40
  406754:	mov	x0, x8
  406758:	str	x8, [sp, #200]
  40675c:	bl	412b6c <_Znwm@@Base>
  406760:	ldr	x8, [sp, #232]
  406764:	str	x0, [x8]
  406768:	ldr	x0, [sp, #200]
  40676c:	bl	412b6c <_Znwm@@Base>
  406770:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  406774:	add	x8, x8, #0x128
  406778:	ldr	x8, [x8]
  40677c:	stur	x8, [x29, #-40]
  406780:	ldur	x1, [x29, #-40]
  406784:	str	x0, [sp, #192]
  406788:	bl	407658 <sqrt@plt+0x5be8>
  40678c:	b	406790 <sqrt@plt+0x4d20>
  406790:	ldr	x8, [sp, #232]
  406794:	ldr	x9, [x8]
  406798:	ldr	x10, [sp, #192]
  40679c:	str	x10, [x9, #24]
  4067a0:	mov	x0, #0x28                  	// #40
  4067a4:	bl	412b6c <_Znwm@@Base>
  4067a8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  4067ac:	add	x8, x8, #0x128
  4067b0:	ldr	x8, [x8]
  4067b4:	stur	x8, [x29, #-64]
  4067b8:	ldur	x1, [x29, #-64]
  4067bc:	str	x0, [sp, #184]
  4067c0:	bl	407658 <sqrt@plt+0x5be8>
  4067c4:	b	4067c8 <sqrt@plt+0x4d58>
  4067c8:	ldr	x8, [sp, #232]
  4067cc:	ldr	x9, [x8]
  4067d0:	ldr	x10, [sp, #184]
  4067d4:	str	x10, [x9, #32]
  4067d8:	ldr	x9, [x8]
  4067dc:	mov	w11, #0xffffffff            	// #-1
  4067e0:	str	w11, [x9]
  4067e4:	ldr	x9, [x8]
  4067e8:	str	wzr, [x9, #16]
  4067ec:	ldr	x9, [x8]
  4067f0:	str	w11, [x9, #8]
  4067f4:	ldr	x9, [x8]
  4067f8:	str	wzr, [x9, #20]
  4067fc:	ldr	x9, [x8]
  406800:	str	wzr, [x9, #4]
  406804:	ldr	x9, [x8]
  406808:	str	w11, [x9, #12]
  40680c:	str	w11, [sp, #180]
  406810:	bl	405698 <sqrt@plt+0x3c28>
  406814:	stur	w0, [x29, #-80]
  406818:	ldur	w11, [x29, #-80]
  40681c:	sub	x0, x29, #0xc
  406820:	stur	w11, [x29, #-12]
  406824:	bl	40736c <sqrt@plt+0x58fc>
  406828:	ldr	w11, [sp, #180]
  40682c:	cmp	w0, w11
  406830:	b.ne	406860 <sqrt@plt+0x4df0>  // b.any
  406834:	b	4072dc <sqrt@plt+0x586c>
  406838:	stur	x0, [x29, #-48]
  40683c:	stur	w1, [x29, #-52]
  406840:	ldr	x0, [sp, #192]
  406844:	bl	412c44 <_ZdlPv@@Base>
  406848:	b	4072ec <sqrt@plt+0x587c>
  40684c:	stur	x0, [x29, #-48]
  406850:	stur	w1, [x29, #-52]
  406854:	ldr	x0, [sp, #184]
  406858:	bl	412c44 <_ZdlPv@@Base>
  40685c:	b	4072ec <sqrt@plt+0x587c>
  406860:	sub	x0, x29, #0xc
  406864:	bl	40736c <sqrt@plt+0x58fc>
  406868:	cmp	w0, #0x78
  40686c:	b.eq	406888 <sqrt@plt+0x4e18>  // b.none
  406870:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406874:	add	x0, x0, #0x581
  406878:	ldr	x1, [sp, #240]
  40687c:	ldr	x2, [sp, #240]
  406880:	ldr	x3, [sp, #240]
  406884:	bl	409f58 <sqrt@plt+0x84e8>
  406888:	bl	40551c <sqrt@plt+0x3aac>
  40688c:	stur	x0, [x29, #-72]
  406890:	ldur	x8, [x29, #-72]
  406894:	ldrb	w9, [x8]
  406898:	cmp	w9, #0x54
  40689c:	b.eq	4068b8 <sqrt@plt+0x4e48>  // b.none
  4068a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4068a4:	add	x0, x0, #0x581
  4068a8:	ldr	x1, [sp, #240]
  4068ac:	ldr	x2, [sp, #240]
  4068b0:	ldr	x3, [sp, #240]
  4068b4:	bl	409f58 <sqrt@plt+0x84e8>
  4068b8:	ldur	x8, [x29, #-72]
  4068bc:	str	x8, [sp, #168]
  4068c0:	cbz	x8, 4068cc <sqrt@plt+0x4e5c>
  4068c4:	ldr	x0, [sp, #168]
  4068c8:	bl	4018f0 <_ZdaPv@plt>
  4068cc:	bl	40551c <sqrt@plt+0x3aac>
  4068d0:	stur	x0, [x29, #-88]
  4068d4:	ldr	x8, [sp, #224]
  4068d8:	ldr	x9, [x8]
  4068dc:	cbnz	x9, 406910 <sqrt@plt+0x4ea0>
  4068e0:	ldur	x8, [x29, #-88]
  4068e4:	ldr	x9, [sp, #216]
  4068e8:	str	x8, [x9]
  4068ec:	bl	40d8dc <sqrt@plt+0xbe6c>
  4068f0:	cbnz	w0, 40690c <sqrt@plt+0x4e9c>
  4068f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4068f8:	add	x0, x0, #0x5a1
  4068fc:	ldr	x1, [sp, #240]
  406900:	ldr	x2, [sp, #240]
  406904:	ldr	x3, [sp, #240]
  406908:	bl	409f58 <sqrt@plt+0x84e8>
  40690c:	b	40695c <sqrt@plt+0x4eec>
  406910:	ldr	x8, [sp, #216]
  406914:	ldr	x9, [x8]
  406918:	cbz	x9, 406930 <sqrt@plt+0x4ec0>
  40691c:	ldr	x8, [sp, #216]
  406920:	ldr	x0, [x8]
  406924:	ldur	x1, [x29, #-88]
  406928:	bl	401930 <strcmp@plt>
  40692c:	cbz	w0, 406948 <sqrt@plt+0x4ed8>
  406930:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406934:	add	x0, x0, #0x5c9
  406938:	ldr	x1, [sp, #240]
  40693c:	ldr	x2, [sp, #240]
  406940:	ldr	x3, [sp, #240]
  406944:	bl	409f58 <sqrt@plt+0x84e8>
  406948:	ldur	x8, [x29, #-88]
  40694c:	str	x8, [sp, #160]
  406950:	cbz	x8, 40695c <sqrt@plt+0x4eec>
  406954:	ldr	x0, [sp, #160]
  406958:	bl	4018f0 <_ZdaPv@plt>
  40695c:	bl	405c7c <sqrt@plt+0x420c>
  406960:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  406964:	add	x8, x8, #0x410
  406968:	ldr	w9, [x8]
  40696c:	mov	w10, #0xa                   	// #10
  406970:	mul	w9, w10, w9
  406974:	ldr	x8, [sp, #232]
  406978:	ldr	x11, [x8]
  40697c:	str	w9, [x11, #4]
  406980:	bl	405698 <sqrt@plt+0x3c28>
  406984:	stur	w0, [x29, #-92]
  406988:	ldur	w9, [x29, #-92]
  40698c:	sub	x0, x29, #0xc
  406990:	stur	w9, [x29, #-12]
  406994:	bl	40736c <sqrt@plt+0x58fc>
  406998:	cmp	w0, #0x78
  40699c:	b.eq	4069b8 <sqrt@plt+0x4f48>  // b.none
  4069a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4069a4:	add	x0, x0, #0x5ec
  4069a8:	ldr	x1, [sp, #240]
  4069ac:	ldr	x2, [sp, #240]
  4069b0:	ldr	x3, [sp, #240]
  4069b4:	bl	409f58 <sqrt@plt+0x84e8>
  4069b8:	bl	40551c <sqrt@plt+0x3aac>
  4069bc:	stur	x0, [x29, #-72]
  4069c0:	ldur	x8, [x29, #-72]
  4069c4:	ldrb	w9, [x8]
  4069c8:	cmp	w9, #0x72
  4069cc:	b.eq	4069e8 <sqrt@plt+0x4f78>  // b.none
  4069d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4069d4:	add	x0, x0, #0x5ec
  4069d8:	ldr	x1, [sp, #240]
  4069dc:	ldr	x2, [sp, #240]
  4069e0:	ldr	x3, [sp, #240]
  4069e4:	bl	409f58 <sqrt@plt+0x84e8>
  4069e8:	ldur	x8, [x29, #-72]
  4069ec:	str	x8, [sp, #152]
  4069f0:	cbz	x8, 4069fc <sqrt@plt+0x4f8c>
  4069f4:	ldr	x0, [sp, #152]
  4069f8:	bl	4018f0 <_ZdaPv@plt>
  4069fc:	bl	4049e8 <sqrt@plt+0x2f78>
  406a00:	stur	w0, [x29, #-76]
  406a04:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  406a08:	add	x8, x8, #0xc00
  406a0c:	ldr	w9, [x8]
  406a10:	stur	w9, [x29, #-96]
  406a14:	ldur	w9, [x29, #-76]
  406a18:	ldur	w10, [x29, #-96]
  406a1c:	cmp	w9, w10
  406a20:	b.eq	406a3c <sqrt@plt+0x4fcc>  // b.none
  406a24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406a28:	add	x0, x0, #0x60f
  406a2c:	ldr	x1, [sp, #240]
  406a30:	ldr	x2, [sp, #240]
  406a34:	ldr	x3, [sp, #240]
  406a38:	bl	409f58 <sqrt@plt+0x84e8>
  406a3c:	bl	4049e8 <sqrt@plt+0x2f78>
  406a40:	stur	w0, [x29, #-76]
  406a44:	ldur	w8, [x29, #-76]
  406a48:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  406a4c:	add	x9, x9, #0x408
  406a50:	ldr	w10, [x9]
  406a54:	cmp	w8, w10
  406a58:	b.eq	406a74 <sqrt@plt+0x5004>  // b.none
  406a5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406a60:	add	x0, x0, #0x629
  406a64:	ldr	x1, [sp, #240]
  406a68:	ldr	x2, [sp, #240]
  406a6c:	ldr	x3, [sp, #240]
  406a70:	bl	409f58 <sqrt@plt+0x84e8>
  406a74:	bl	4049e8 <sqrt@plt+0x2f78>
  406a78:	stur	w0, [x29, #-76]
  406a7c:	ldur	w8, [x29, #-76]
  406a80:	adrp	x9, 42a000 <_Znam@GLIBCXX_3.4>
  406a84:	add	x9, x9, #0x40c
  406a88:	ldr	w10, [x9]
  406a8c:	cmp	w8, w10
  406a90:	b.eq	406aac <sqrt@plt+0x503c>  // b.none
  406a94:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406a98:	add	x0, x0, #0x652
  406a9c:	ldr	x1, [sp, #240]
  406aa0:	ldr	x2, [sp, #240]
  406aa4:	ldr	x3, [sp, #240]
  406aa8:	bl	409f58 <sqrt@plt+0x84e8>
  406aac:	bl	405c7c <sqrt@plt+0x420c>
  406ab0:	bl	405698 <sqrt@plt+0x3c28>
  406ab4:	stur	w0, [x29, #-100]
  406ab8:	ldur	w8, [x29, #-100]
  406abc:	sub	x0, x29, #0xc
  406ac0:	stur	w8, [x29, #-12]
  406ac4:	mov	w1, #0x78                  	// #120
  406ac8:	bl	40767c <sqrt@plt+0x5c0c>
  406acc:	tbnz	w0, #0, 406ad4 <sqrt@plt+0x5064>
  406ad0:	b	406aec <sqrt@plt+0x507c>
  406ad4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406ad8:	add	x0, x0, #0x679
  406adc:	ldr	x1, [sp, #240]
  406ae0:	ldr	x2, [sp, #240]
  406ae4:	ldr	x3, [sp, #240]
  406ae8:	bl	409f58 <sqrt@plt+0x84e8>
  406aec:	bl	40551c <sqrt@plt+0x3aac>
  406af0:	stur	x0, [x29, #-72]
  406af4:	ldur	x8, [x29, #-72]
  406af8:	ldrb	w9, [x8]
  406afc:	cmp	w9, #0x69
  406b00:	b.eq	406b1c <sqrt@plt+0x50ac>  // b.none
  406b04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406b08:	add	x0, x0, #0x679
  406b0c:	ldr	x1, [sp, #240]
  406b10:	ldr	x2, [sp, #240]
  406b14:	ldr	x3, [sp, #240]
  406b18:	bl	409f58 <sqrt@plt+0x84e8>
  406b1c:	ldur	x8, [x29, #-72]
  406b20:	str	x8, [sp, #144]
  406b24:	cbz	x8, 406b30 <sqrt@plt+0x50c0>
  406b28:	ldr	x0, [sp, #144]
  406b2c:	bl	4018f0 <_ZdaPv@plt>
  406b30:	bl	405c7c <sqrt@plt+0x420c>
  406b34:	ldr	x8, [sp, #224]
  406b38:	ldr	x9, [x8]
  406b3c:	cbnz	x9, 406b4c <sqrt@plt+0x50dc>
  406b40:	bl	403bb0 <sqrt@plt+0x2140>
  406b44:	ldr	x8, [sp, #224]
  406b48:	str	x0, [x8]
  406b4c:	ldurb	w8, [x29, #-13]
  406b50:	eor	w8, w8, #0x1
  406b54:	tbnz	w8, #0, 406b5c <sqrt@plt+0x50ec>
  406b58:	b	407244 <sqrt@plt+0x57d4>
  406b5c:	bl	405698 <sqrt@plt+0x3c28>
  406b60:	stur	w0, [x29, #-104]
  406b64:	ldur	w8, [x29, #-104]
  406b68:	sub	x0, x29, #0xc
  406b6c:	stur	w8, [x29, #-12]
  406b70:	mov	w1, #0xffffffff            	// #-1
  406b74:	bl	407624 <sqrt@plt+0x5bb4>
  406b78:	tbnz	w0, #0, 406b80 <sqrt@plt+0x5110>
  406b7c:	b	406b84 <sqrt@plt+0x5114>
  406b80:	b	407244 <sqrt@plt+0x57d4>
  406b84:	sub	x0, x29, #0xc
  406b88:	bl	40736c <sqrt@plt+0x58fc>
  406b8c:	subs	w8, w0, #0x23
  406b90:	mov	w9, w8
  406b94:	ubfx	x9, x9, #0, #32
  406b98:	cmp	x9, #0x55
  406b9c:	str	x9, [sp, #136]
  406ba0:	b.hi	407204 <sqrt@plt+0x5794>  // b.pmore
  406ba4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  406ba8:	add	x8, x8, #0x18c
  406bac:	ldr	x11, [sp, #136]
  406bb0:	ldrsw	x10, [x8, x11, lsl #2]
  406bb4:	add	x9, x8, x10
  406bb8:	br	x9
  406bbc:	bl	405730 <sqrt@plt+0x3cc0>
  406bc0:	b	407240 <sqrt@plt+0x57d0>
  406bc4:	bl	405400 <sqrt@plt+0x3990>
  406bc8:	stur	w0, [x29, #-112]
  406bcc:	ldur	x8, [x29, #-256]
  406bd0:	ldr	w9, [x8]
  406bd4:	cmp	w9, #0x0
  406bd8:	cset	w9, gt
  406bdc:	tbnz	w9, #0, 406bec <sqrt@plt+0x517c>
  406be0:	sub	x0, x29, #0xc
  406be4:	bl	40730c <sqrt@plt+0x589c>
  406be8:	bl	404924 <sqrt@plt+0x2eb4>
  406bec:	sub	x0, x29, #0x70
  406bf0:	bl	40736c <sqrt@plt+0x58fc>
  406bf4:	bl	401950 <isdigit@plt>
  406bf8:	cbnz	w0, 406c2c <sqrt@plt+0x51bc>
  406bfc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406c00:	add	x0, x0, #0x69c
  406c04:	ldr	x1, [sp, #240]
  406c08:	ldr	x2, [sp, #240]
  406c0c:	ldr	x3, [sp, #240]
  406c10:	bl	409e68 <sqrt@plt+0x83f8>
  406c14:	sub	x0, x29, #0x74
  406c18:	mov	w8, wzr
  406c1c:	mov	w1, w8
  406c20:	bl	4073d4 <sqrt@plt+0x5964>
  406c24:	ldur	w8, [x29, #-116]
  406c28:	stur	w8, [x29, #-112]
  406c2c:	sub	x0, x29, #0xc
  406c30:	bl	40730c <sqrt@plt+0x589c>
  406c34:	sub	x8, x29, #0x6b
  406c38:	sturb	w0, [x29, #-107]
  406c3c:	sub	x0, x29, #0x70
  406c40:	str	x8, [sp, #128]
  406c44:	bl	40730c <sqrt@plt+0x589c>
  406c48:	ldr	x8, [sp, #128]
  406c4c:	strb	w0, [x8, #1]
  406c50:	mov	w9, #0x0                   	// #0
  406c54:	strb	w9, [x8, #2]
  406c58:	bl	401900 <__errno_location@plt>
  406c5c:	str	wzr, [x0]
  406c60:	ldr	x0, [sp, #128]
  406c64:	mov	x8, xzr
  406c68:	mov	x1, x8
  406c6c:	mov	w2, #0xa                   	// #10
  406c70:	bl	401770 <strtol@plt>
  406c74:	stur	x0, [x29, #-128]
  406c78:	bl	401900 <__errno_location@plt>
  406c7c:	ldr	w9, [x0]
  406c80:	cbz	w9, 406c9c <sqrt@plt+0x522c>
  406c84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406c88:	add	x0, x0, #0x6ab
  406c8c:	ldr	x1, [sp, #240]
  406c90:	ldr	x2, [sp, #240]
  406c94:	ldr	x3, [sp, #240]
  406c98:	bl	409e68 <sqrt@plt+0x83f8>
  406c9c:	ldur	x8, [x29, #-128]
  406ca0:	stur	w8, [x29, #-132]
  406ca4:	ldur	w8, [x29, #-132]
  406ca8:	ldr	x9, [sp, #232]
  406cac:	ldr	x10, [x9]
  406cb0:	ldr	w11, [x10, #8]
  406cb4:	add	w8, w11, w8
  406cb8:	str	w8, [x10, #8]
  406cbc:	bl	405400 <sqrt@plt+0x3990>
  406cc0:	stur	w0, [x29, #-136]
  406cc4:	ldur	w8, [x29, #-136]
  406cc8:	sub	x0, x29, #0x70
  406ccc:	stur	w8, [x29, #-112]
  406cd0:	bl	40736c <sqrt@plt+0x58fc>
  406cd4:	cmp	w0, #0xa
  406cd8:	b.eq	406cf0 <sqrt@plt+0x5280>  // b.none
  406cdc:	sub	x0, x29, #0x70
  406ce0:	bl	40736c <sqrt@plt+0x58fc>
  406ce4:	mov	w8, #0xffffffff            	// #-1
  406ce8:	cmp	w0, w8
  406cec:	b.ne	406d0c <sqrt@plt+0x529c>  // b.any
  406cf0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406cf4:	add	x0, x0, #0x6c5
  406cf8:	ldr	x1, [sp, #240]
  406cfc:	ldr	x2, [sp, #240]
  406d00:	ldr	x3, [sp, #240]
  406d04:	bl	409e68 <sqrt@plt+0x83f8>
  406d08:	b	406d48 <sqrt@plt+0x52d8>
  406d0c:	ldr	x8, [sp, #224]
  406d10:	ldr	x0, [x8]
  406d14:	sub	x9, x29, #0x70
  406d18:	str	x0, [sp, #120]
  406d1c:	mov	x0, x9
  406d20:	bl	4076b0 <sqrt@plt+0x5c40>
  406d24:	ldr	x8, [sp, #232]
  406d28:	ldr	x2, [x8]
  406d2c:	ldr	x9, [sp, #120]
  406d30:	str	w0, [sp, #116]
  406d34:	mov	x0, x9
  406d38:	ldr	w1, [sp, #116]
  406d3c:	mov	x10, xzr
  406d40:	mov	x3, x10
  406d44:	bl	407cfc <sqrt@plt+0x628c>
  406d48:	b	407240 <sqrt@plt+0x57d0>
  406d4c:	ldur	x8, [x29, #-256]
  406d50:	ldr	w9, [x8]
  406d54:	cmp	w9, #0x0
  406d58:	cset	w9, gt
  406d5c:	tbnz	w9, #0, 406d6c <sqrt@plt+0x52fc>
  406d60:	sub	x0, x29, #0xc
  406d64:	bl	40730c <sqrt@plt+0x589c>
  406d68:	bl	404924 <sqrt@plt+0x2eb4>
  406d6c:	bl	405400 <sqrt@plt+0x3990>
  406d70:	sub	x8, x29, #0x8c
  406d74:	stur	w0, [x29, #-140]
  406d78:	mov	x0, x8
  406d7c:	mov	w1, #0xa                   	// #10
  406d80:	bl	407500 <sqrt@plt+0x5a90>
  406d84:	tbnz	w0, #0, 406d9c <sqrt@plt+0x532c>
  406d88:	sub	x0, x29, #0x8c
  406d8c:	mov	w1, #0xffffffff            	// #-1
  406d90:	bl	407624 <sqrt@plt+0x5bb4>
  406d94:	tbnz	w0, #0, 406d9c <sqrt@plt+0x532c>
  406d98:	b	406db8 <sqrt@plt+0x5348>
  406d9c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  406da0:	add	x0, x0, #0x6e1
  406da4:	ldr	x1, [sp, #240]
  406da8:	ldr	x2, [sp, #240]
  406dac:	ldr	x3, [sp, #240]
  406db0:	bl	409e68 <sqrt@plt+0x83f8>
  406db4:	b	406df4 <sqrt@plt+0x5384>
  406db8:	ldr	x8, [sp, #224]
  406dbc:	ldr	x0, [x8]
  406dc0:	sub	x9, x29, #0x8c
  406dc4:	str	x0, [sp, #104]
  406dc8:	mov	x0, x9
  406dcc:	bl	4076b0 <sqrt@plt+0x5c40>
  406dd0:	ldr	x8, [sp, #232]
  406dd4:	ldr	x2, [x8]
  406dd8:	ldr	x9, [sp, #104]
  406ddc:	str	w0, [sp, #100]
  406de0:	mov	x0, x9
  406de4:	ldr	w1, [sp, #100]
  406de8:	mov	x10, xzr
  406dec:	mov	x3, x10
  406df0:	bl	407cfc <sqrt@plt+0x628c>
  406df4:	b	407240 <sqrt@plt+0x57d0>
  406df8:	ldur	x8, [x29, #-256]
  406dfc:	ldr	w9, [x8]
  406e00:	cmp	w9, #0x0
  406e04:	cset	w9, gt
  406e08:	tbnz	w9, #0, 406e18 <sqrt@plt+0x53a8>
  406e0c:	sub	x0, x29, #0xc
  406e10:	bl	40730c <sqrt@plt+0x589c>
  406e14:	bl	404924 <sqrt@plt+0x2eb4>
  406e18:	bl	40551c <sqrt@plt+0x3aac>
  406e1c:	stur	x0, [x29, #-152]
  406e20:	ldr	x8, [sp, #224]
  406e24:	ldr	x0, [x8]
  406e28:	ldur	x1, [x29, #-152]
  406e2c:	ldr	x9, [sp, #232]
  406e30:	ldr	x2, [x9]
  406e34:	mov	x10, xzr
  406e38:	mov	x3, x10
  406e3c:	bl	408018 <sqrt@plt+0x65a8>
  406e40:	ldur	x8, [x29, #-152]
  406e44:	str	x8, [sp, #88]
  406e48:	cbz	x8, 406e54 <sqrt@plt+0x53e4>
  406e4c:	ldr	x0, [sp, #88]
  406e50:	bl	4018f0 <_ZdaPv@plt>
  406e54:	b	407240 <sqrt@plt+0x57d0>
  406e58:	ldur	x8, [x29, #-256]
  406e5c:	ldr	w9, [x8]
  406e60:	cmp	w9, #0x0
  406e64:	cset	w9, gt
  406e68:	tbnz	w9, #0, 406e78 <sqrt@plt+0x5408>
  406e6c:	sub	x0, x29, #0xc
  406e70:	bl	40730c <sqrt@plt+0x589c>
  406e74:	bl	404924 <sqrt@plt+0x2eb4>
  406e78:	bl	405e14 <sqrt@plt+0x43a4>
  406e7c:	b	407240 <sqrt@plt+0x57d0>
  406e80:	bl	4049e8 <sqrt@plt+0x2f78>
  406e84:	ldr	x8, [sp, #232]
  406e88:	ldr	x9, [x8]
  406e8c:	str	w0, [x9]
  406e90:	b	407240 <sqrt@plt+0x57d0>
  406e94:	bl	405270 <sqrt@plt+0x3800>
  406e98:	stur	x0, [x29, #-160]
  406e9c:	ldur	x0, [x29, #-160]
  406ea0:	bl	405930 <sqrt@plt+0x3ec0>
  406ea4:	ldur	x8, [x29, #-160]
  406ea8:	str	x8, [sp, #80]
  406eac:	cbz	x8, 406eb8 <sqrt@plt+0x5448>
  406eb0:	ldr	x0, [sp, #80]
  406eb4:	bl	4018f0 <_ZdaPv@plt>
  406eb8:	b	407240 <sqrt@plt+0x57d0>
  406ebc:	bl	4049e8 <sqrt@plt+0x2f78>
  406ec0:	ldr	x8, [sp, #232]
  406ec4:	ldr	x9, [x8]
  406ec8:	ldr	w10, [x9, #8]
  406ecc:	add	w10, w10, w0
  406ed0:	str	w10, [x9, #8]
  406ed4:	b	407240 <sqrt@plt+0x57d0>
  406ed8:	bl	4049e8 <sqrt@plt+0x2f78>
  406edc:	ldr	x8, [sp, #232]
  406ee0:	ldr	x9, [x8]
  406ee4:	str	w0, [x9, #8]
  406ee8:	b	407240 <sqrt@plt+0x57d0>
  406eec:	ldr	x8, [sp, #232]
  406ef0:	ldr	x9, [x8]
  406ef4:	ldr	x0, [x9, #24]
  406ef8:	bl	405c90 <sqrt@plt+0x4220>
  406efc:	ldr	x8, [sp, #224]
  406f00:	ldr	x9, [x8]
  406f04:	ldr	x10, [sp, #232]
  406f08:	ldr	x1, [x10]
  406f0c:	ldr	x11, [x9]
  406f10:	ldr	x11, [x11, #32]
  406f14:	mov	x0, x9
  406f18:	blr	x11
  406f1c:	b	407240 <sqrt@plt+0x57d0>
  406f20:	ldur	x8, [x29, #-256]
  406f24:	ldr	w9, [x8]
  406f28:	cmp	w9, #0x0
  406f2c:	cset	w9, gt
  406f30:	tbnz	w9, #0, 406f40 <sqrt@plt+0x54d0>
  406f34:	sub	x0, x29, #0xc
  406f38:	bl	40730c <sqrt@plt+0x589c>
  406f3c:	bl	404924 <sqrt@plt+0x2eb4>
  406f40:	ldr	x8, [sp, #224]
  406f44:	ldr	x9, [x8]
  406f48:	ldr	x10, [x9]
  406f4c:	ldr	x10, [x10, #72]
  406f50:	mov	x0, x9
  406f54:	blr	x10
  406f58:	bl	4049e8 <sqrt@plt+0x2f78>
  406f5c:	bl	4049e8 <sqrt@plt+0x2f78>
  406f60:	b	407240 <sqrt@plt+0x57d0>
  406f64:	ldur	x8, [x29, #-256]
  406f68:	ldr	w9, [x8]
  406f6c:	cmp	w9, #0x0
  406f70:	cset	w9, gt
  406f74:	tbnz	w9, #0, 406f84 <sqrt@plt+0x5514>
  406f78:	sub	x0, x29, #0xc
  406f7c:	bl	40730c <sqrt@plt+0x589c>
  406f80:	bl	404924 <sqrt@plt+0x2eb4>
  406f84:	ldr	x8, [sp, #224]
  406f88:	ldr	x9, [x8]
  406f8c:	str	x9, [sp, #72]
  406f90:	bl	4049e8 <sqrt@plt+0x2f78>
  406f94:	ldr	x8, [sp, #232]
  406f98:	ldr	x2, [x8]
  406f9c:	ldr	x9, [sp, #72]
  406fa0:	ldr	x10, [x9]
  406fa4:	ldr	x10, [x10, #16]
  406fa8:	str	w0, [sp, #68]
  406fac:	mov	x0, x9
  406fb0:	ldr	w1, [sp, #68]
  406fb4:	mov	x11, xzr
  406fb8:	mov	x3, x11
  406fbc:	blr	x10
  406fc0:	b	407240 <sqrt@plt+0x57d0>
  406fc4:	ldur	x8, [x29, #-256]
  406fc8:	ldr	w9, [x8]
  406fcc:	cmp	w9, #0x0
  406fd0:	cset	w9, le
  406fd4:	tbnz	w9, #0, 406ffc <sqrt@plt+0x558c>
  406fd8:	ldr	x8, [sp, #224]
  406fdc:	ldr	x9, [x8]
  406fe0:	ldr	x10, [sp, #232]
  406fe4:	ldr	x11, [x10]
  406fe8:	ldr	w1, [x11, #12]
  406fec:	ldr	x11, [x9]
  406ff0:	ldr	x11, [x11, #56]
  406ff4:	mov	x0, x9
  406ff8:	blr	x11
  406ffc:	ldur	x8, [x29, #-256]
  407000:	ldr	w9, [x8]
  407004:	add	w9, w9, #0x1
  407008:	str	w9, [x8]
  40700c:	ldr	x10, [sp, #224]
  407010:	ldr	x11, [x10]
  407014:	str	x11, [sp, #56]
  407018:	bl	4049e8 <sqrt@plt+0x2f78>
  40701c:	ldr	x8, [sp, #56]
  407020:	ldr	x10, [x8]
  407024:	ldr	x10, [x10, #48]
  407028:	str	w0, [sp, #52]
  40702c:	mov	x0, x8
  407030:	ldr	w1, [sp, #52]
  407034:	blr	x10
  407038:	ldr	x8, [sp, #232]
  40703c:	ldr	x10, [x8]
  407040:	str	wzr, [x10, #12]
  407044:	b	407240 <sqrt@plt+0x57d0>
  407048:	bl	4049e8 <sqrt@plt+0x2f78>
  40704c:	ldr	x8, [sp, #232]
  407050:	ldr	x9, [x8]
  407054:	str	w0, [x9, #4]
  407058:	ldr	x9, [x8]
  40705c:	ldr	w10, [x9, #16]
  407060:	ldr	x9, [x8]
  407064:	ldr	w11, [x9, #4]
  407068:	cmp	w10, w11
  40706c:	b.ne	40707c <sqrt@plt+0x560c>  // b.any
  407070:	ldr	x8, [sp, #232]
  407074:	ldr	x9, [x8]
  407078:	str	wzr, [x9, #16]
  40707c:	b	407240 <sqrt@plt+0x57d0>
  407080:	ldur	x8, [x29, #-256]
  407084:	ldr	w9, [x8]
  407088:	cmp	w9, #0x0
  40708c:	cset	w9, gt
  407090:	tbnz	w9, #0, 4070a0 <sqrt@plt+0x5630>
  407094:	sub	x0, x29, #0xc
  407098:	bl	40730c <sqrt@plt+0x589c>
  40709c:	bl	404924 <sqrt@plt+0x2eb4>
  4070a0:	bl	40551c <sqrt@plt+0x3aac>
  4070a4:	stur	x0, [x29, #-176]
  4070a8:	stur	xzr, [x29, #-184]
  4070ac:	ldur	x8, [x29, #-176]
  4070b0:	ldur	x9, [x29, #-184]
  4070b4:	add	x10, x9, #0x1
  4070b8:	stur	x10, [x29, #-184]
  4070bc:	ldrb	w11, [x8, x9]
  4070c0:	sturb	w11, [x29, #-161]
  4070c4:	cbz	w11, 407100 <sqrt@plt+0x5690>
  4070c8:	ldr	x8, [sp, #224]
  4070cc:	ldr	x0, [x8]
  4070d0:	ldurb	w1, [x29, #-161]
  4070d4:	ldr	x9, [sp, #232]
  4070d8:	ldr	x2, [x9]
  4070dc:	sub	x3, x29, #0xbc
  4070e0:	bl	407cfc <sqrt@plt+0x628c>
  4070e4:	ldur	w10, [x29, #-188]
  4070e8:	ldr	x8, [sp, #232]
  4070ec:	ldr	x9, [x8]
  4070f0:	ldr	w11, [x9, #8]
  4070f4:	add	w10, w11, w10
  4070f8:	str	w10, [x9, #8]
  4070fc:	b	4070ac <sqrt@plt+0x563c>
  407100:	ldur	x8, [x29, #-176]
  407104:	str	x8, [sp, #40]
  407108:	cbz	x8, 407114 <sqrt@plt+0x56a4>
  40710c:	ldr	x0, [sp, #40]
  407110:	bl	4018f0 <_ZdaPv@plt>
  407114:	b	407240 <sqrt@plt+0x57d0>
  407118:	ldur	x8, [x29, #-256]
  40711c:	ldr	w9, [x8]
  407120:	cmp	w9, #0x0
  407124:	cset	w9, gt
  407128:	tbnz	w9, #0, 407138 <sqrt@plt+0x56c8>
  40712c:	sub	x0, x29, #0xc
  407130:	bl	40730c <sqrt@plt+0x589c>
  407134:	bl	404924 <sqrt@plt+0x2eb4>
  407138:	bl	4049e8 <sqrt@plt+0x2f78>
  40713c:	stur	w0, [x29, #-196]
  407140:	bl	40551c <sqrt@plt+0x3aac>
  407144:	stur	x0, [x29, #-208]
  407148:	stur	xzr, [x29, #-216]
  40714c:	ldur	x8, [x29, #-208]
  407150:	ldur	x9, [x29, #-216]
  407154:	add	x10, x9, #0x1
  407158:	stur	x10, [x29, #-216]
  40715c:	ldrb	w11, [x8, x9]
  407160:	sturb	w11, [x29, #-189]
  407164:	cbz	w11, 4071a8 <sqrt@plt+0x5738>
  407168:	ldr	x8, [sp, #224]
  40716c:	ldr	x0, [x8]
  407170:	ldurb	w1, [x29, #-189]
  407174:	ldr	x9, [sp, #232]
  407178:	ldr	x2, [x9]
  40717c:	sub	x3, x29, #0xdc
  407180:	bl	407cfc <sqrt@plt+0x628c>
  407184:	ldur	w10, [x29, #-220]
  407188:	ldur	w11, [x29, #-196]
  40718c:	add	w10, w10, w11
  407190:	ldr	x8, [sp, #232]
  407194:	ldr	x9, [x8]
  407198:	ldr	w11, [x9, #8]
  40719c:	add	w10, w11, w10
  4071a0:	str	w10, [x9, #8]
  4071a4:	b	40714c <sqrt@plt+0x56dc>
  4071a8:	ldur	x8, [x29, #-208]
  4071ac:	str	x8, [sp, #32]
  4071b0:	cbz	x8, 4071bc <sqrt@plt+0x574c>
  4071b4:	ldr	x0, [sp, #32]
  4071b8:	bl	4018f0 <_ZdaPv@plt>
  4071bc:	b	407240 <sqrt@plt+0x57d0>
  4071c0:	bl	4049e8 <sqrt@plt+0x2f78>
  4071c4:	ldr	x8, [sp, #232]
  4071c8:	ldr	x9, [x8]
  4071cc:	ldr	w10, [x9, #12]
  4071d0:	add	w10, w10, w0
  4071d4:	str	w10, [x9, #12]
  4071d8:	b	407240 <sqrt@plt+0x57d0>
  4071dc:	bl	4049e8 <sqrt@plt+0x2f78>
  4071e0:	ldr	x8, [sp, #232]
  4071e4:	ldr	x9, [x8]
  4071e8:	str	w0, [x9, #12]
  4071ec:	b	407240 <sqrt@plt+0x57d0>
  4071f0:	b	407240 <sqrt@plt+0x57d0>
  4071f4:	bl	4062b0 <sqrt@plt+0x4840>
  4071f8:	and	w8, w0, #0x1
  4071fc:	sturb	w8, [x29, #-13]
  407200:	b	407240 <sqrt@plt+0x57d0>
  407204:	sub	x0, x29, #0xc
  407208:	bl	4076b0 <sqrt@plt+0x5c40>
  40720c:	sub	x8, x29, #0xf0
  407210:	str	w0, [sp, #28]
  407214:	mov	x0, x8
  407218:	ldr	w1, [sp, #28]
  40721c:	str	x8, [sp, #16]
  407220:	bl	409b70 <sqrt@plt+0x8100>
  407224:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407228:	add	x0, x0, #0x701
  40722c:	ldr	x1, [sp, #16]
  407230:	ldr	x2, [sp, #240]
  407234:	ldr	x3, [sp, #240]
  407238:	bl	409f14 <sqrt@plt+0x84a4>
  40723c:	bl	405730 <sqrt@plt+0x3cc0>
  407240:	b	406b4c <sqrt@plt+0x50dc>
  407244:	ldur	x8, [x29, #-256]
  407248:	ldr	w9, [x8]
  40724c:	cmp	w9, #0x0
  407250:	cset	w9, le
  407254:	tbnz	w9, #0, 40727c <sqrt@plt+0x580c>
  407258:	ldr	x8, [sp, #224]
  40725c:	ldr	x9, [x8]
  407260:	ldr	x10, [sp, #232]
  407264:	ldr	x11, [x10]
  407268:	ldr	w1, [x11, #12]
  40726c:	ldr	x11, [x9]
  407270:	ldr	x11, [x11, #56]
  407274:	mov	x0, x9
  407278:	blr	x11
  40727c:	ldr	x8, [sp, #224]
  407280:	ldr	x9, [x8]
  407284:	str	x9, [sp, #8]
  407288:	cbz	x9, 4072a0 <sqrt@plt+0x5830>
  40728c:	ldr	x8, [sp, #8]
  407290:	ldr	x9, [x8]
  407294:	ldr	x9, [x9, #8]
  407298:	mov	x0, x8
  40729c:	blr	x9
  4072a0:	mov	x8, xzr
  4072a4:	ldr	x9, [sp, #224]
  4072a8:	str	x8, [x9]
  4072ac:	ldr	x8, [sp, #248]
  4072b0:	ldr	x0, [x8]
  4072b4:	bl	401750 <fclose@plt>
  4072b8:	ldurb	w10, [x29, #-13]
  4072bc:	tbnz	w10, #0, 4072d8 <sqrt@plt+0x5868>
  4072c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4072c4:	add	x0, x0, #0x71b
  4072c8:	ldr	x1, [sp, #240]
  4072cc:	ldr	x2, [sp, #240]
  4072d0:	ldr	x3, [sp, #240]
  4072d4:	bl	409f14 <sqrt@plt+0x84a4>
  4072d8:	bl	404898 <sqrt@plt+0x2e28>
  4072dc:	add	sp, sp, #0x210
  4072e0:	ldr	x28, [sp, #16]
  4072e4:	ldp	x29, x30, [sp], #32
  4072e8:	ret
  4072ec:	ldur	x0, [x29, #-48]
  4072f0:	bl	401a00 <_Unwind_Resume@plt>
  4072f4:	sub	sp, sp, #0x10
  4072f8:	str	x0, [sp, #8]
  4072fc:	ldr	x8, [sp, #8]
  407300:	str	wzr, [x8]
  407304:	add	sp, sp, #0x10
  407308:	ret
  40730c:	sub	sp, sp, #0x10
  407310:	str	x0, [sp, #8]
  407314:	ldr	x8, [sp, #8]
  407318:	ldr	w9, [x8]
  40731c:	mov	w0, w9
  407320:	add	sp, sp, #0x10
  407324:	ret
  407328:	sub	sp, sp, #0x10
  40732c:	mov	w8, #0x1                   	// #1
  407330:	str	w0, [sp, #12]
  407334:	ldr	w9, [sp, #12]
  407338:	and	w9, w9, #0x1
  40733c:	mov	w10, wzr
  407340:	cmp	w9, #0x1
  407344:	csel	w8, w8, w10, eq  // eq = none
  407348:	and	w0, w8, #0x1
  40734c:	add	sp, sp, #0x10
  407350:	ret
  407354:	sub	sp, sp, #0x10
  407358:	str	x0, [sp, #8]
  40735c:	ldr	x8, [sp, #8]
  407360:	ldr	x0, [x8, #8]
  407364:	add	sp, sp, #0x10
  407368:	ret
  40736c:	sub	sp, sp, #0x10
  407370:	str	x0, [sp, #8]
  407374:	ldr	x8, [sp, #8]
  407378:	ldr	w0, [x8]
  40737c:	add	sp, sp, #0x10
  407380:	ret
  407384:	sub	sp, sp, #0x30
  407388:	stp	x29, x30, [sp, #32]
  40738c:	add	x29, sp, #0x20
  407390:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  407394:	add	x8, x8, #0x88
  407398:	sub	x0, x29, #0x4
  40739c:	ldr	x8, [x8]
  4073a0:	str	x0, [sp, #16]
  4073a4:	mov	x0, x8
  4073a8:	bl	401850 <getc@plt>
  4073ac:	ldr	x8, [sp, #16]
  4073b0:	str	w0, [sp, #12]
  4073b4:	mov	x0, x8
  4073b8:	ldr	w1, [sp, #12]
  4073bc:	bl	4073d4 <sqrt@plt+0x5964>
  4073c0:	ldur	w9, [x29, #-4]
  4073c4:	mov	w0, w9
  4073c8:	ldp	x29, x30, [sp, #32]
  4073cc:	add	sp, sp, #0x30
  4073d0:	ret
  4073d4:	sub	sp, sp, #0x10
  4073d8:	str	x0, [sp, #8]
  4073dc:	str	w1, [sp, #4]
  4073e0:	ldr	x8, [sp, #8]
  4073e4:	ldr	w9, [sp, #4]
  4073e8:	str	w9, [x8]
  4073ec:	add	sp, sp, #0x10
  4073f0:	ret
  4073f4:	sub	sp, sp, #0x20
  4073f8:	stp	x29, x30, [sp, #16]
  4073fc:	add	x29, sp, #0x10
  407400:	mov	w1, #0xffffffff            	// #-1
  407404:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  407408:	add	x8, x8, #0xbd8
  40740c:	sub	x9, x29, #0x4
  407410:	stur	w0, [x29, #-4]
  407414:	mov	x0, x9
  407418:	str	x8, [sp]
  40741c:	bl	407700 <sqrt@plt+0x5c90>
  407420:	tbnz	w0, #0, 407428 <sqrt@plt+0x59b8>
  407424:	b	40746c <sqrt@plt+0x59fc>
  407428:	sub	x0, x29, #0x4
  40742c:	bl	40736c <sqrt@plt+0x58fc>
  407430:	str	w0, [sp, #8]
  407434:	ldr	w0, [sp, #8]
  407438:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40743c:	add	x8, x8, #0x88
  407440:	ldr	x1, [x8]
  407444:	bl	4016d0 <ungetc@plt>
  407448:	mov	w9, #0xffffffff            	// #-1
  40744c:	cmp	w0, w9
  407450:	b.ne	40746c <sqrt@plt+0x59fc>  // b.any
  407454:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407458:	add	x0, x0, #0x748
  40745c:	ldr	x1, [sp]
  407460:	ldr	x2, [sp]
  407464:	ldr	x3, [sp]
  407468:	bl	409f58 <sqrt@plt+0x84e8>
  40746c:	ldp	x29, x30, [sp, #16]
  407470:	add	sp, sp, #0x20
  407474:	ret
  407478:	sub	sp, sp, #0x30
  40747c:	stp	x29, x30, [sp, #32]
  407480:	add	x29, sp, #0x20
  407484:	mov	w1, #0x20                  	// #32
  407488:	sub	x8, x29, #0x4
  40748c:	sub	x9, x29, #0x8
  407490:	stur	w0, [x29, #-4]
  407494:	mov	x0, x9
  407498:	str	x8, [sp, #8]
  40749c:	bl	4073d4 <sqrt@plt+0x5964>
  4074a0:	ldur	w10, [x29, #-8]
  4074a4:	mov	w1, w10
  4074a8:	ldr	x0, [sp, #8]
  4074ac:	bl	4076cc <sqrt@plt+0x5c5c>
  4074b0:	mov	w10, #0x1                   	// #1
  4074b4:	str	w10, [sp, #4]
  4074b8:	tbnz	w0, #0, 4074dc <sqrt@plt+0x5a6c>
  4074bc:	sub	x0, x29, #0xc
  4074c0:	mov	w1, #0x9                   	// #9
  4074c4:	bl	4073d4 <sqrt@plt+0x5964>
  4074c8:	ldur	w8, [x29, #-12]
  4074cc:	mov	w1, w8
  4074d0:	sub	x0, x29, #0x4
  4074d4:	bl	4076cc <sqrt@plt+0x5c5c>
  4074d8:	str	w0, [sp, #4]
  4074dc:	ldr	w8, [sp, #4]
  4074e0:	mov	w9, #0x1                   	// #1
  4074e4:	mov	w10, wzr
  4074e8:	tst	w8, #0x1
  4074ec:	csel	w8, w9, w10, ne  // ne = any
  4074f0:	and	w0, w8, #0x1
  4074f4:	ldp	x29, x30, [sp, #32]
  4074f8:	add	sp, sp, #0x30
  4074fc:	ret
  407500:	sub	sp, sp, #0x10
  407504:	str	x0, [sp, #8]
  407508:	strb	w1, [sp, #7]
  40750c:	ldr	x8, [sp, #8]
  407510:	ldr	w9, [x8]
  407514:	ldrb	w10, [sp, #7]
  407518:	mov	w11, #0x1                   	// #1
  40751c:	mov	w12, wzr
  407520:	cmp	w9, w10
  407524:	csel	w9, w11, w12, eq  // eq = none
  407528:	and	w0, w9, #0x1
  40752c:	add	sp, sp, #0x10
  407530:	ret
  407534:	sub	sp, sp, #0x10
  407538:	str	x0, [sp, #8]
  40753c:	ldr	x8, [sp, #8]
  407540:	ldr	x8, [x8, #8]
  407544:	mov	w9, wzr
  407548:	mov	w10, #0x1                   	// #1
  40754c:	cmp	x8, #0x0
  407550:	csel	w9, w9, w10, hi  // hi = pmore
  407554:	and	w0, w9, #0x1
  407558:	add	sp, sp, #0x10
  40755c:	ret
  407560:	sub	sp, sp, #0x30
  407564:	stp	x29, x30, [sp, #32]
  407568:	add	x29, sp, #0x20
  40756c:	stur	w1, [x29, #-4]
  407570:	str	x0, [sp, #16]
  407574:	ldr	x0, [sp, #16]
  407578:	ldur	w8, [x29, #-4]
  40757c:	str	w8, [sp, #12]
  407580:	ldr	w8, [sp, #12]
  407584:	mov	w1, w8
  407588:	bl	4076cc <sqrt@plt+0x5c5c>
  40758c:	eor	w8, w0, #0x1
  407590:	and	w0, w8, #0x1
  407594:	ldp	x29, x30, [sp, #32]
  407598:	add	sp, sp, #0x30
  40759c:	ret
  4075a0:	sub	sp, sp, #0x30
  4075a4:	stp	x29, x30, [sp, #32]
  4075a8:	add	x29, sp, #0x20
  4075ac:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4075b0:	add	x8, x8, #0xbd8
  4075b4:	stur	x0, [x29, #-8]
  4075b8:	str	x1, [sp, #16]
  4075bc:	ldur	x9, [x29, #-8]
  4075c0:	ldr	x10, [sp, #16]
  4075c4:	ldr	x11, [x9, #8]
  4075c8:	cmp	x10, x11
  4075cc:	str	x8, [sp, #8]
  4075d0:	str	x9, [sp]
  4075d4:	b.cc	4075f0 <sqrt@plt+0x5b80>  // b.lo, b.ul, b.last
  4075d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4075dc:	add	x0, x0, #0x735
  4075e0:	ldr	x1, [sp, #8]
  4075e4:	ldr	x2, [sp, #8]
  4075e8:	ldr	x3, [sp, #8]
  4075ec:	bl	409f58 <sqrt@plt+0x84e8>
  4075f0:	ldr	x8, [sp]
  4075f4:	ldr	x9, [x8, #16]
  4075f8:	ldr	x10, [sp, #16]
  4075fc:	ldr	w0, [x9, x10, lsl #2]
  407600:	ldp	x29, x30, [sp, #32]
  407604:	add	sp, sp, #0x30
  407608:	ret
  40760c:	sub	sp, sp, #0x10
  407610:	str	x0, [sp, #8]
  407614:	ldr	x8, [sp, #8]
  407618:	ldr	x0, [x8, #16]
  40761c:	add	sp, sp, #0x10
  407620:	ret
  407624:	sub	sp, sp, #0x10
  407628:	str	x0, [sp, #8]
  40762c:	str	w1, [sp, #4]
  407630:	ldr	x8, [sp, #8]
  407634:	ldr	w9, [x8]
  407638:	ldr	w10, [sp, #4]
  40763c:	mov	w11, #0x1                   	// #1
  407640:	mov	w12, wzr
  407644:	cmp	w9, w10
  407648:	csel	w9, w11, w12, eq  // eq = none
  40764c:	and	w0, w9, #0x1
  407650:	add	sp, sp, #0x10
  407654:	ret
  407658:	sub	sp, sp, #0x10
  40765c:	str	x1, [sp, #8]
  407660:	str	x0, [sp]
  407664:	ldr	x8, [sp]
  407668:	str	wzr, [x8]
  40766c:	ldr	x9, [sp, #8]
  407670:	str	x9, [x8, #32]
  407674:	add	sp, sp, #0x10
  407678:	ret
  40767c:	sub	sp, sp, #0x20
  407680:	stp	x29, x30, [sp, #16]
  407684:	add	x29, sp, #0x10
  407688:	str	x0, [sp, #8]
  40768c:	strb	w1, [sp, #7]
  407690:	ldr	x0, [sp, #8]
  407694:	ldrb	w1, [sp, #7]
  407698:	bl	407500 <sqrt@plt+0x5a90>
  40769c:	eor	w8, w0, #0x1
  4076a0:	and	w0, w8, #0x1
  4076a4:	ldp	x29, x30, [sp, #16]
  4076a8:	add	sp, sp, #0x20
  4076ac:	ret
  4076b0:	sub	sp, sp, #0x10
  4076b4:	str	x0, [sp, #8]
  4076b8:	ldr	x8, [sp, #8]
  4076bc:	ldr	w9, [x8]
  4076c0:	mov	w0, w9
  4076c4:	add	sp, sp, #0x10
  4076c8:	ret
  4076cc:	sub	sp, sp, #0x10
  4076d0:	str	w1, [sp, #12]
  4076d4:	str	x0, [sp]
  4076d8:	ldr	x8, [sp]
  4076dc:	ldr	w9, [x8]
  4076e0:	ldr	w10, [sp, #12]
  4076e4:	mov	w11, #0x1                   	// #1
  4076e8:	mov	w12, wzr
  4076ec:	cmp	w9, w10
  4076f0:	csel	w9, w11, w12, eq  // eq = none
  4076f4:	and	w0, w9, #0x1
  4076f8:	add	sp, sp, #0x10
  4076fc:	ret
  407700:	sub	sp, sp, #0x20
  407704:	stp	x29, x30, [sp, #16]
  407708:	add	x29, sp, #0x10
  40770c:	str	x0, [sp, #8]
  407710:	str	w1, [sp, #4]
  407714:	ldr	x0, [sp, #8]
  407718:	ldr	w1, [sp, #4]
  40771c:	bl	407624 <sqrt@plt+0x5bb4>
  407720:	eor	w8, w0, #0x1
  407724:	and	w0, w8, #0x1
  407728:	ldp	x29, x30, [sp, #16]
  40772c:	add	sp, sp, #0x20
  407730:	ret
  407734:	sub	sp, sp, #0x20
  407738:	str	x0, [sp, #24]
  40773c:	str	x1, [sp, #16]
  407740:	str	x2, [sp, #8]
  407744:	ldr	x8, [sp, #24]
  407748:	ldr	x9, [sp, #16]
  40774c:	str	x9, [x8]
  407750:	ldr	x9, [sp, #8]
  407754:	str	x9, [x8, #8]
  407758:	add	sp, sp, #0x20
  40775c:	ret
  407760:	sub	sp, sp, #0x10
  407764:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  407768:	add	x8, x8, #0x768
  40776c:	add	x8, x8, #0x10
  407770:	mov	x9, xzr
  407774:	str	x0, [sp, #8]
  407778:	ldr	x10, [sp, #8]
  40777c:	str	x8, [x10]
  407780:	str	x9, [x10, #8]
  407784:	str	x9, [x10, #16]
  407788:	str	wzr, [x10, #24]
  40778c:	add	sp, sp, #0x10
  407790:	ret
  407794:	sub	sp, sp, #0x50
  407798:	stp	x29, x30, [sp, #64]
  40779c:	add	x29, sp, #0x40
  4077a0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  4077a4:	add	x8, x8, #0x768
  4077a8:	add	x8, x8, #0x10
  4077ac:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4077b0:	add	x9, x9, #0xbd8
  4077b4:	stur	x0, [x29, #-8]
  4077b8:	ldur	x10, [x29, #-8]
  4077bc:	str	x8, [x10]
  4077c0:	ldr	x8, [x10, #16]
  4077c4:	stur	x9, [x29, #-24]
  4077c8:	str	x10, [sp, #32]
  4077cc:	str	x8, [sp, #24]
  4077d0:	cbz	x8, 4077dc <sqrt@plt+0x5d6c>
  4077d4:	ldr	x0, [sp, #24]
  4077d8:	bl	4018f0 <_ZdaPv@plt>
  4077dc:	ldr	x8, [sp, #32]
  4077e0:	ldr	x9, [x8, #8]
  4077e4:	cbz	x9, 40783c <sqrt@plt+0x5dcc>
  4077e8:	ldr	x8, [sp, #32]
  4077ec:	ldr	x9, [x8, #8]
  4077f0:	stur	x9, [x29, #-16]
  4077f4:	ldr	x9, [x8, #8]
  4077f8:	ldr	x9, [x9, #8]
  4077fc:	str	x9, [x8, #8]
  407800:	ldur	x9, [x29, #-16]
  407804:	ldr	x9, [x9]
  407808:	str	x9, [sp, #16]
  40780c:	cbz	x9, 407824 <sqrt@plt+0x5db4>
  407810:	ldr	x8, [sp, #16]
  407814:	ldr	x9, [x8]
  407818:	ldr	x9, [x9, #8]
  40781c:	mov	x0, x8
  407820:	blr	x9
  407824:	ldur	x8, [x29, #-16]
  407828:	str	x8, [sp, #8]
  40782c:	cbz	x8, 407838 <sqrt@plt+0x5dc8>
  407830:	ldr	x0, [sp, #8]
  407834:	bl	412c44 <_ZdlPv@@Base>
  407838:	b	4077dc <sqrt@plt+0x5d6c>
  40783c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407840:	add	x8, x8, #0x40
  407844:	ldr	x0, [x8]
  407848:	bl	401a10 <ferror@plt>
  40784c:	cbnz	w0, 407878 <sqrt@plt+0x5e08>
  407850:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407854:	add	x8, x8, #0x40
  407858:	ldr	x0, [x8]
  40785c:	bl	4018d0 <fflush@plt>
  407860:	str	w0, [sp, #4]
  407864:	b	407868 <sqrt@plt+0x5df8>
  407868:	ldr	w8, [sp, #4]
  40786c:	cmp	w8, #0x0
  407870:	cset	w9, ge  // ge = tcont
  407874:	tbnz	w9, #0, 407894 <sqrt@plt+0x5e24>
  407878:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40787c:	add	x0, x0, #0x800
  407880:	ldur	x1, [x29, #-24]
  407884:	ldur	x2, [x29, #-24]
  407888:	ldur	x3, [x29, #-24]
  40788c:	bl	409f58 <sqrt@plt+0x84e8>
  407890:	b	407894 <sqrt@plt+0x5e24>
  407894:	ldp	x29, x30, [sp, #64]
  407898:	add	sp, sp, #0x50
  40789c:	ret
  4078a0:	bl	404184 <sqrt@plt+0x2714>
  4078a4:	sub	sp, sp, #0x10
  4078a8:	str	x0, [sp, #8]
  4078ac:	brk	#0x1
  4078b0:	sub	sp, sp, #0x60
  4078b4:	stp	x29, x30, [sp, #80]
  4078b8:	add	x29, sp, #0x50
  4078bc:	mov	w8, #0x64                  	// #100
  4078c0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  4078c4:	add	x9, x9, #0x80d
  4078c8:	stur	x0, [x29, #-8]
  4078cc:	stur	w1, [x29, #-12]
  4078d0:	stur	x2, [x29, #-24]
  4078d4:	ldur	x10, [x29, #-8]
  4078d8:	ldur	w11, [x29, #-12]
  4078dc:	cmp	w11, #0x0
  4078e0:	cset	w11, ge  // ge = tcont
  4078e4:	and	w0, w11, #0x1
  4078e8:	mov	w1, w8
  4078ec:	mov	x2, x9
  4078f0:	str	x10, [sp, #16]
  4078f4:	bl	404300 <sqrt@plt+0x2890>
  4078f8:	ldur	w8, [x29, #-12]
  4078fc:	ldr	x9, [sp, #16]
  407900:	ldr	w11, [x9, #24]
  407904:	cmp	w8, w11
  407908:	b.lt	407ae0 <sqrt@plt+0x6070>  // b.tstop
  40790c:	ldr	x8, [sp, #16]
  407910:	ldr	w9, [x8, #24]
  407914:	cbnz	w9, 4079bc <sqrt@plt+0x5f4c>
  407918:	mov	w8, #0xa                   	// #10
  40791c:	ldr	x9, [sp, #16]
  407920:	str	w8, [x9, #24]
  407924:	ldr	w8, [x9, #24]
  407928:	ldur	w10, [x29, #-12]
  40792c:	cmp	w8, w10
  407930:	b.gt	407944 <sqrt@plt+0x5ed4>
  407934:	ldur	w8, [x29, #-12]
  407938:	add	w8, w8, #0x1
  40793c:	ldr	x9, [sp, #16]
  407940:	str	w8, [x9, #24]
  407944:	ldr	x8, [sp, #16]
  407948:	ldrsw	x9, [x8, #24]
  40794c:	mov	x10, #0x8                   	// #8
  407950:	mul	x11, x9, x10
  407954:	umulh	x9, x9, x10
  407958:	mov	x10, #0xffffffffffffffff    	// #-1
  40795c:	cmp	x9, #0x0
  407960:	csel	x0, x10, x11, ne  // ne = any
  407964:	bl	4016a0 <_Znam@plt>
  407968:	ldr	x8, [sp, #16]
  40796c:	str	x0, [x8, #16]
  407970:	stur	wzr, [x29, #-28]
  407974:	ldur	w8, [x29, #-28]
  407978:	ldr	x9, [sp, #16]
  40797c:	ldr	w10, [x9, #24]
  407980:	cmp	w8, w10
  407984:	b.ge	4079b8 <sqrt@plt+0x5f48>  // b.tcont
  407988:	ldr	x8, [sp, #16]
  40798c:	ldr	x9, [x8, #16]
  407990:	ldursw	x10, [x29, #-28]
  407994:	mov	x11, #0x8                   	// #8
  407998:	mul	x10, x11, x10
  40799c:	add	x9, x9, x10
  4079a0:	mov	x10, xzr
  4079a4:	str	x10, [x9]
  4079a8:	ldur	w8, [x29, #-28]
  4079ac:	add	w8, w8, #0x1
  4079b0:	stur	w8, [x29, #-28]
  4079b4:	b	407974 <sqrt@plt+0x5f04>
  4079b8:	b	407ae0 <sqrt@plt+0x6070>
  4079bc:	ldr	x8, [sp, #16]
  4079c0:	ldr	x9, [x8, #16]
  4079c4:	str	x9, [sp, #40]
  4079c8:	ldr	w10, [x8, #24]
  4079cc:	str	w10, [sp, #36]
  4079d0:	ldr	w10, [x8, #24]
  4079d4:	mov	w11, #0x2                   	// #2
  4079d8:	mul	w10, w10, w11
  4079dc:	str	w10, [x8, #24]
  4079e0:	ldur	w10, [x29, #-12]
  4079e4:	ldr	w11, [x8, #24]
  4079e8:	cmp	w10, w11
  4079ec:	b.lt	407a00 <sqrt@plt+0x5f90>  // b.tstop
  4079f0:	ldur	w8, [x29, #-12]
  4079f4:	add	w8, w8, #0x1
  4079f8:	ldr	x9, [sp, #16]
  4079fc:	str	w8, [x9, #24]
  407a00:	ldr	x8, [sp, #16]
  407a04:	ldrsw	x9, [x8, #24]
  407a08:	mov	x10, #0x8                   	// #8
  407a0c:	mul	x11, x9, x10
  407a10:	umulh	x9, x9, x10
  407a14:	mov	x10, #0xffffffffffffffff    	// #-1
  407a18:	cmp	x9, #0x0
  407a1c:	csel	x0, x10, x11, ne  // ne = any
  407a20:	bl	4016a0 <_Znam@plt>
  407a24:	ldr	x8, [sp, #16]
  407a28:	str	x0, [x8, #16]
  407a2c:	str	wzr, [sp, #32]
  407a30:	ldr	w8, [sp, #32]
  407a34:	ldr	w9, [sp, #36]
  407a38:	cmp	w8, w9
  407a3c:	b.ge	407a80 <sqrt@plt+0x6010>  // b.tcont
  407a40:	ldr	x8, [sp, #40]
  407a44:	ldrsw	x9, [sp, #32]
  407a48:	mov	x10, #0x8                   	// #8
  407a4c:	mul	x9, x10, x9
  407a50:	add	x8, x8, x9
  407a54:	ldr	x8, [x8]
  407a58:	ldr	x9, [sp, #16]
  407a5c:	ldr	x11, [x9, #16]
  407a60:	ldrsw	x12, [sp, #32]
  407a64:	mul	x10, x10, x12
  407a68:	add	x10, x11, x10
  407a6c:	str	x8, [x10]
  407a70:	ldr	w8, [sp, #32]
  407a74:	add	w8, w8, #0x1
  407a78:	str	w8, [sp, #32]
  407a7c:	b	407a30 <sqrt@plt+0x5fc0>
  407a80:	ldr	w8, [sp, #36]
  407a84:	str	w8, [sp, #32]
  407a88:	ldr	w8, [sp, #32]
  407a8c:	ldr	x9, [sp, #16]
  407a90:	ldr	w10, [x9, #24]
  407a94:	cmp	w8, w10
  407a98:	b.ge	407acc <sqrt@plt+0x605c>  // b.tcont
  407a9c:	ldr	x8, [sp, #16]
  407aa0:	ldr	x9, [x8, #16]
  407aa4:	ldrsw	x10, [sp, #32]
  407aa8:	mov	x11, #0x8                   	// #8
  407aac:	mul	x10, x11, x10
  407ab0:	add	x9, x9, x10
  407ab4:	mov	x10, xzr
  407ab8:	str	x10, [x9]
  407abc:	ldr	w8, [sp, #32]
  407ac0:	add	w8, w8, #0x1
  407ac4:	str	w8, [sp, #32]
  407ac8:	b	407a88 <sqrt@plt+0x6018>
  407acc:	ldr	x8, [sp, #40]
  407ad0:	str	x8, [sp, #8]
  407ad4:	cbz	x8, 407ae0 <sqrt@plt+0x6070>
  407ad8:	ldr	x0, [sp, #8]
  407adc:	bl	4018f0 <_ZdaPv@plt>
  407ae0:	ldur	x1, [x29, #-24]
  407ae4:	ldr	x0, [sp, #16]
  407ae8:	bl	407b1c <sqrt@plt+0x60ac>
  407aec:	str	x0, [sp, #24]
  407af0:	ldr	x8, [sp, #24]
  407af4:	ldr	x9, [sp, #16]
  407af8:	ldr	x10, [x9, #16]
  407afc:	ldursw	x11, [x29, #-12]
  407b00:	mov	x12, #0x8                   	// #8
  407b04:	mul	x11, x12, x11
  407b08:	add	x10, x10, x11
  407b0c:	str	x8, [x10]
  407b10:	ldp	x29, x30, [sp, #80]
  407b14:	add	sp, sp, #0x60
  407b18:	ret
  407b1c:	sub	sp, sp, #0x60
  407b20:	stp	x29, x30, [sp, #80]
  407b24:	add	x29, sp, #0x50
  407b28:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  407b2c:	add	x8, x8, #0xbd8
  407b30:	stur	x0, [x29, #-16]
  407b34:	stur	x1, [x29, #-24]
  407b38:	ldur	x9, [x29, #-16]
  407b3c:	ldr	x10, [x9, #8]
  407b40:	stur	x10, [x29, #-32]
  407b44:	str	x8, [sp, #16]
  407b48:	str	x9, [sp, #8]
  407b4c:	ldur	x8, [x29, #-32]
  407b50:	cbz	x8, 407b8c <sqrt@plt+0x611c>
  407b54:	ldur	x8, [x29, #-32]
  407b58:	ldr	x0, [x8]
  407b5c:	bl	40bc2c <sqrt@plt+0xa1bc>
  407b60:	ldur	x1, [x29, #-24]
  407b64:	bl	401930 <strcmp@plt>
  407b68:	cbnz	w0, 407b7c <sqrt@plt+0x610c>
  407b6c:	ldur	x8, [x29, #-32]
  407b70:	ldr	x8, [x8]
  407b74:	stur	x8, [x29, #-8]
  407b78:	b	407c1c <sqrt@plt+0x61ac>
  407b7c:	ldur	x8, [x29, #-32]
  407b80:	ldr	x8, [x8, #8]
  407b84:	stur	x8, [x29, #-32]
  407b88:	b	407b4c <sqrt@plt+0x60dc>
  407b8c:	ldur	x1, [x29, #-24]
  407b90:	ldr	x8, [sp, #8]
  407b94:	ldr	x9, [x8]
  407b98:	ldr	x9, [x9, #64]
  407b9c:	mov	x0, x8
  407ba0:	blr	x9
  407ba4:	str	x0, [sp, #40]
  407ba8:	ldr	x8, [sp, #40]
  407bac:	cbnz	x8, 407bc8 <sqrt@plt+0x6158>
  407bb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407bb4:	add	x0, x0, #0x82c
  407bb8:	ldr	x1, [sp, #16]
  407bbc:	ldr	x2, [sp, #16]
  407bc0:	ldr	x3, [sp, #16]
  407bc4:	bl	409f58 <sqrt@plt+0x84e8>
  407bc8:	mov	x0, #0x10                  	// #16
  407bcc:	bl	412b6c <_Znwm@@Base>
  407bd0:	ldr	x1, [sp, #40]
  407bd4:	ldr	x8, [sp, #8]
  407bd8:	ldr	x2, [x8, #8]
  407bdc:	str	x0, [sp]
  407be0:	adrp	x9, 407000 <sqrt@plt+0x5590>
  407be4:	add	x9, x9, #0x734
  407be8:	blr	x9
  407bec:	b	407bf0 <sqrt@plt+0x6180>
  407bf0:	ldr	x8, [sp]
  407bf4:	ldr	x9, [sp, #8]
  407bf8:	str	x8, [x9, #8]
  407bfc:	ldr	x10, [sp, #40]
  407c00:	stur	x10, [x29, #-8]
  407c04:	b	407c1c <sqrt@plt+0x61ac>
  407c08:	str	x0, [sp, #32]
  407c0c:	str	w1, [sp, #28]
  407c10:	ldr	x0, [sp]
  407c14:	bl	412c44 <_ZdlPv@@Base>
  407c18:	b	407c2c <sqrt@plt+0x61bc>
  407c1c:	ldur	x0, [x29, #-8]
  407c20:	ldp	x29, x30, [sp, #80]
  407c24:	add	sp, sp, #0x60
  407c28:	ret
  407c2c:	ldr	x0, [sp, #32]
  407c30:	bl	401a00 <_Unwind_Resume@plt>
  407c34:	sub	sp, sp, #0x20
  407c38:	stp	x29, x30, [sp, #16]
  407c3c:	add	x29, sp, #0x10
  407c40:	mov	x8, xzr
  407c44:	mov	w9, wzr
  407c48:	str	x0, [sp, #8]
  407c4c:	str	x1, [sp]
  407c50:	ldr	x0, [sp]
  407c54:	mov	x1, x8
  407c58:	mov	w2, w9
  407c5c:	bl	40c364 <sqrt@plt+0xa8f4>
  407c60:	ldp	x29, x30, [sp, #16]
  407c64:	add	sp, sp, #0x20
  407c68:	ret
  407c6c:	sub	sp, sp, #0x10
  407c70:	str	x0, [sp, #8]
  407c74:	add	sp, sp, #0x10
  407c78:	ret
  407c7c:	sub	sp, sp, #0x20
  407c80:	str	x0, [sp, #24]
  407c84:	str	x1, [sp, #16]
  407c88:	str	x2, [sp, #8]
  407c8c:	strb	w3, [sp, #7]
  407c90:	add	sp, sp, #0x20
  407c94:	ret
  407c98:	sub	sp, sp, #0x20
  407c9c:	str	x0, [sp, #24]
  407ca0:	str	x1, [sp, #16]
  407ca4:	str	x2, [sp, #8]
  407ca8:	strb	w3, [sp, #7]
  407cac:	add	sp, sp, #0x20
  407cb0:	ret
  407cb4:	sub	sp, sp, #0x30
  407cb8:	str	x0, [sp, #40]
  407cbc:	str	w1, [sp, #36]
  407cc0:	str	x2, [sp, #24]
  407cc4:	str	w3, [sp, #20]
  407cc8:	str	x4, [sp, #8]
  407ccc:	add	sp, sp, #0x30
  407cd0:	ret
  407cd4:	sub	sp, sp, #0x10
  407cd8:	str	x0, [sp, #8]
  407cdc:	str	x1, [sp]
  407ce0:	add	sp, sp, #0x10
  407ce4:	ret
  407ce8:	sub	sp, sp, #0x10
  407cec:	str	x0, [sp, #8]
  407cf0:	str	x1, [sp]
  407cf4:	add	sp, sp, #0x10
  407cf8:	ret
  407cfc:	sub	sp, sp, #0x60
  407d00:	stp	x29, x30, [sp, #80]
  407d04:	add	x29, sp, #0x50
  407d08:	mov	w8, #0x0                   	// #0
  407d0c:	mov	x9, xzr
  407d10:	sub	x10, x29, #0x22
  407d14:	add	x11, sp, #0x28
  407d18:	add	x4, sp, #0x20
  407d1c:	stur	x0, [x29, #-8]
  407d20:	sturb	w1, [x29, #-9]
  407d24:	stur	x2, [x29, #-24]
  407d28:	stur	x3, [x29, #-32]
  407d2c:	ldur	x12, [x29, #-8]
  407d30:	ldurb	w13, [x29, #-9]
  407d34:	sturb	w13, [x29, #-34]
  407d38:	strb	w8, [x10, #1]
  407d3c:	ldur	x2, [x29, #-24]
  407d40:	mov	x0, x12
  407d44:	mov	x1, x10
  407d48:	mov	x3, x11
  407d4c:	str	x9, [sp, #16]
  407d50:	str	x12, [sp, #8]
  407d54:	bl	407da4 <sqrt@plt+0x6334>
  407d58:	str	x0, [sp, #24]
  407d5c:	ldr	x1, [sp, #24]
  407d60:	ldr	x2, [sp, #32]
  407d64:	ldur	x3, [x29, #-24]
  407d68:	ldr	w4, [sp, #40]
  407d6c:	ldr	x9, [sp, #8]
  407d70:	ldr	x10, [x9]
  407d74:	ldr	x10, [x10, #96]
  407d78:	mov	x0, x9
  407d7c:	ldr	x5, [sp, #16]
  407d80:	blr	x10
  407d84:	ldur	x9, [x29, #-32]
  407d88:	cbz	x9, 407d98 <sqrt@plt+0x6328>
  407d8c:	ldr	w8, [sp, #40]
  407d90:	ldur	x9, [x29, #-32]
  407d94:	str	w8, [x9]
  407d98:	ldp	x29, x30, [sp, #80]
  407d9c:	add	sp, sp, #0x60
  407da0:	ret
  407da4:	sub	sp, sp, #0x120
  407da8:	stp	x29, x30, [sp, #256]
  407dac:	str	x28, [sp, #272]
  407db0:	add	x29, sp, #0x100
  407db4:	sub	x8, x29, #0x20
  407db8:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  407dbc:	add	x9, x9, #0xbd8
  407dc0:	str	x0, [x8, #16]
  407dc4:	str	x1, [x8, #8]
  407dc8:	str	x2, [x8]
  407dcc:	stur	x3, [x29, #-40]
  407dd0:	stur	x4, [x29, #-48]
  407dd4:	ldr	x10, [x8, #16]
  407dd8:	ldr	x0, [x8, #8]
  407ddc:	str	x8, [sp, #80]
  407de0:	str	x9, [sp, #72]
  407de4:	str	x10, [sp, #64]
  407de8:	bl	412808 <sqrt@plt+0x10d98>
  407dec:	stur	x0, [x29, #-56]
  407df0:	ldr	x8, [sp, #80]
  407df4:	ldr	x9, [x8]
  407df8:	ldr	w11, [x9]
  407dfc:	stur	w11, [x29, #-60]
  407e00:	ldur	w11, [x29, #-60]
  407e04:	cmp	w11, #0x0
  407e08:	cset	w11, lt  // lt = tstop
  407e0c:	tbnz	w11, #0, 407e24 <sqrt@plt+0x63b4>
  407e10:	ldur	w8, [x29, #-60]
  407e14:	ldr	x9, [sp, #64]
  407e18:	ldr	w10, [x9, #24]
  407e1c:	cmp	w8, w10
  407e20:	b.lt	407e60 <sqrt@plt+0x63f0>  // b.tstop
  407e24:	ldur	w1, [x29, #-60]
  407e28:	sub	x8, x29, #0x50
  407e2c:	mov	x0, x8
  407e30:	str	x8, [sp, #56]
  407e34:	bl	409af8 <sqrt@plt+0x8088>
  407e38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407e3c:	add	x0, x0, #0x844
  407e40:	ldr	x1, [sp, #56]
  407e44:	ldr	x2, [sp, #72]
  407e48:	ldr	x3, [sp, #72]
  407e4c:	bl	409e68 <sqrt@plt+0x83f8>
  407e50:	mov	x8, xzr
  407e54:	ldr	x9, [sp, #80]
  407e58:	str	x8, [x9, #24]
  407e5c:	b	408000 <sqrt@plt+0x6590>
  407e60:	ldr	x8, [sp, #64]
  407e64:	ldr	x9, [x8, #16]
  407e68:	ldursw	x10, [x29, #-60]
  407e6c:	mov	x11, #0x8                   	// #8
  407e70:	mul	x10, x11, x10
  407e74:	add	x9, x9, x10
  407e78:	ldr	x9, [x9]
  407e7c:	ldur	x10, [x29, #-48]
  407e80:	str	x9, [x10]
  407e84:	ldur	x9, [x29, #-48]
  407e88:	ldr	x9, [x9]
  407e8c:	cbnz	x9, 407ecc <sqrt@plt+0x645c>
  407e90:	ldur	w1, [x29, #-60]
  407e94:	sub	x8, x29, #0x60
  407e98:	mov	x0, x8
  407e9c:	str	x8, [sp, #48]
  407ea0:	bl	409af8 <sqrt@plt+0x8088>
  407ea4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407ea8:	add	x0, x0, #0x85b
  407eac:	ldr	x1, [sp, #48]
  407eb0:	ldr	x2, [sp, #72]
  407eb4:	ldr	x3, [sp, #72]
  407eb8:	bl	409e68 <sqrt@plt+0x83f8>
  407ebc:	mov	x8, xzr
  407ec0:	ldr	x9, [sp, #80]
  407ec4:	str	x8, [x9, #24]
  407ec8:	b	408000 <sqrt@plt+0x6590>
  407ecc:	ldur	x8, [x29, #-48]
  407ed0:	ldr	x0, [x8]
  407ed4:	ldur	x1, [x29, #-56]
  407ed8:	bl	40ad84 <sqrt@plt+0x9314>
  407edc:	cbnz	w0, 407fc0 <sqrt@plt+0x6550>
  407ee0:	ldr	x8, [sp, #80]
  407ee4:	ldr	x9, [x8, #8]
  407ee8:	ldrb	w10, [x9]
  407eec:	cbz	w10, 407f5c <sqrt@plt+0x64ec>
  407ef0:	ldr	x8, [sp, #80]
  407ef4:	ldr	x9, [x8, #8]
  407ef8:	ldrb	w10, [x9, #1]
  407efc:	cbnz	w10, 407f5c <sqrt@plt+0x64ec>
  407f00:	ldur	x8, [x29, #-48]
  407f04:	ldr	x0, [x8]
  407f08:	bl	40bc2c <sqrt@plt+0xa1bc>
  407f0c:	sub	x8, x29, #0x70
  407f10:	str	x0, [sp, #40]
  407f14:	mov	x0, x8
  407f18:	ldr	x1, [sp, #40]
  407f1c:	str	x8, [sp, #32]
  407f20:	bl	409a90 <sqrt@plt+0x8020>
  407f24:	ldr	x8, [sp, #80]
  407f28:	ldr	x9, [x8, #8]
  407f2c:	ldrb	w1, [x9]
  407f30:	add	x9, sp, #0x80
  407f34:	mov	x0, x9
  407f38:	str	x9, [sp, #24]
  407f3c:	bl	409b48 <sqrt@plt+0x80d8>
  407f40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407f44:	add	x0, x0, #0x873
  407f48:	ldr	x1, [sp, #32]
  407f4c:	ldr	x2, [sp, #24]
  407f50:	ldr	x3, [sp, #72]
  407f54:	bl	409e68 <sqrt@plt+0x83f8>
  407f58:	b	407fb0 <sqrt@plt+0x6540>
  407f5c:	ldur	x8, [x29, #-48]
  407f60:	ldr	x0, [x8]
  407f64:	bl	40bc2c <sqrt@plt+0xa1bc>
  407f68:	add	x8, sp, #0x70
  407f6c:	str	x0, [sp, #16]
  407f70:	mov	x0, x8
  407f74:	ldr	x1, [sp, #16]
  407f78:	str	x8, [sp, #8]
  407f7c:	bl	409a90 <sqrt@plt+0x8020>
  407f80:	ldr	x8, [sp, #80]
  407f84:	ldr	x1, [x8, #8]
  407f88:	add	x9, sp, #0x60
  407f8c:	mov	x0, x9
  407f90:	str	x9, [sp]
  407f94:	bl	409a90 <sqrt@plt+0x8020>
  407f98:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  407f9c:	add	x0, x0, #0x8a3
  407fa0:	ldr	x1, [sp, #8]
  407fa4:	ldr	x2, [sp]
  407fa8:	ldr	x3, [sp, #72]
  407fac:	bl	409e68 <sqrt@plt+0x83f8>
  407fb0:	mov	x8, xzr
  407fb4:	ldr	x9, [sp, #80]
  407fb8:	str	x8, [x9, #24]
  407fbc:	b	408000 <sqrt@plt+0x6590>
  407fc0:	ldur	x8, [x29, #-48]
  407fc4:	ldr	x0, [x8]
  407fc8:	ldur	x1, [x29, #-56]
  407fcc:	ldr	x8, [sp, #80]
  407fd0:	ldr	x9, [x8]
  407fd4:	ldr	w2, [x9, #4]
  407fd8:	bl	40af68 <sqrt@plt+0x94f8>
  407fdc:	str	w0, [sp, #92]
  407fe0:	ldur	x8, [x29, #-40]
  407fe4:	cbz	x8, 407ff4 <sqrt@plt+0x6584>
  407fe8:	ldr	w8, [sp, #92]
  407fec:	ldur	x9, [x29, #-40]
  407ff0:	str	w8, [x9]
  407ff4:	ldur	x8, [x29, #-56]
  407ff8:	ldr	x9, [sp, #80]
  407ffc:	str	x8, [x9, #24]
  408000:	ldr	x8, [sp, #80]
  408004:	ldr	x0, [x8, #24]
  408008:	ldr	x28, [sp, #272]
  40800c:	ldp	x29, x30, [sp, #256]
  408010:	add	sp, sp, #0x120
  408014:	ret
  408018:	sub	sp, sp, #0x50
  40801c:	stp	x29, x30, [sp, #64]
  408020:	add	x29, sp, #0x40
  408024:	add	x4, sp, #0x18
  408028:	add	x8, sp, #0x14
  40802c:	stur	x0, [x29, #-8]
  408030:	stur	x1, [x29, #-16]
  408034:	stur	x2, [x29, #-24]
  408038:	str	x3, [sp, #32]
  40803c:	ldur	x9, [x29, #-8]
  408040:	ldur	x1, [x29, #-16]
  408044:	ldur	x2, [x29, #-24]
  408048:	mov	x0, x9
  40804c:	mov	x3, x8
  408050:	str	x9, [sp]
  408054:	bl	407da4 <sqrt@plt+0x6334>
  408058:	str	x0, [sp, #8]
  40805c:	ldr	x8, [sp, #8]
  408060:	cbz	x8, 4080a0 <sqrt@plt+0x6630>
  408064:	ldr	x1, [sp, #8]
  408068:	ldr	x2, [sp, #24]
  40806c:	ldur	x3, [x29, #-24]
  408070:	ldr	w4, [sp, #20]
  408074:	ldur	x5, [x29, #-16]
  408078:	ldr	x8, [sp]
  40807c:	ldr	x9, [x8]
  408080:	ldr	x9, [x9, #96]
  408084:	mov	x0, x8
  408088:	blr	x9
  40808c:	ldr	x8, [sp, #32]
  408090:	cbz	x8, 4080a0 <sqrt@plt+0x6630>
  408094:	ldr	w8, [sp, #20]
  408098:	ldr	x9, [sp, #32]
  40809c:	str	w8, [x9]
  4080a0:	ldp	x29, x30, [sp, #64]
  4080a4:	add	sp, sp, #0x50
  4080a8:	ret
  4080ac:	sub	sp, sp, #0xd0
  4080b0:	stp	x29, x30, [sp, #192]
  4080b4:	add	x29, sp, #0xc0
  4080b8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4080bc:	add	x8, x8, #0xbd8
  4080c0:	stur	x0, [x29, #-8]
  4080c4:	stur	w1, [x29, #-12]
  4080c8:	stur	x2, [x29, #-24]
  4080cc:	stur	x3, [x29, #-32]
  4080d0:	ldur	x9, [x29, #-8]
  4080d4:	ldur	w0, [x29, #-12]
  4080d8:	str	x8, [sp, #56]
  4080dc:	str	x9, [sp, #48]
  4080e0:	bl	4127d8 <sqrt@plt+0x10d68>
  4080e4:	stur	x0, [x29, #-40]
  4080e8:	ldur	x8, [x29, #-24]
  4080ec:	ldr	w10, [x8]
  4080f0:	stur	w10, [x29, #-44]
  4080f4:	ldur	w10, [x29, #-44]
  4080f8:	cmp	w10, #0x0
  4080fc:	cset	w10, lt  // lt = tstop
  408100:	tbnz	w10, #0, 408118 <sqrt@plt+0x66a8>
  408104:	ldur	w8, [x29, #-44]
  408108:	ldr	x9, [sp, #48]
  40810c:	ldr	w10, [x9, #24]
  408110:	cmp	w8, w10
  408114:	b.lt	408148 <sqrt@plt+0x66d8>  // b.tstop
  408118:	ldur	w1, [x29, #-44]
  40811c:	sub	x8, x29, #0x40
  408120:	mov	x0, x8
  408124:	str	x8, [sp, #40]
  408128:	bl	409af8 <sqrt@plt+0x8088>
  40812c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  408130:	add	x0, x0, #0x844
  408134:	ldr	x1, [sp, #40]
  408138:	ldr	x2, [sp, #56]
  40813c:	ldr	x3, [sp, #56]
  408140:	bl	409e68 <sqrt@plt+0x83f8>
  408144:	b	408258 <sqrt@plt+0x67e8>
  408148:	ldr	x8, [sp, #48]
  40814c:	ldr	x9, [x8, #16]
  408150:	ldursw	x10, [x29, #-44]
  408154:	mov	x11, #0x8                   	// #8
  408158:	mul	x10, x11, x10
  40815c:	add	x9, x9, x10
  408160:	ldr	x9, [x9]
  408164:	stur	x9, [x29, #-72]
  408168:	ldur	x9, [x29, #-72]
  40816c:	cbnz	x9, 4081a0 <sqrt@plt+0x6730>
  408170:	ldur	w1, [x29, #-44]
  408174:	sub	x8, x29, #0x58
  408178:	mov	x0, x8
  40817c:	str	x8, [sp, #32]
  408180:	bl	409af8 <sqrt@plt+0x8088>
  408184:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  408188:	add	x0, x0, #0x85b
  40818c:	ldr	x1, [sp, #32]
  408190:	ldr	x2, [sp, #56]
  408194:	ldr	x3, [sp, #56]
  408198:	bl	409e68 <sqrt@plt+0x83f8>
  40819c:	b	408258 <sqrt@plt+0x67e8>
  4081a0:	ldur	x0, [x29, #-72]
  4081a4:	ldur	x1, [x29, #-40]
  4081a8:	bl	40ad84 <sqrt@plt+0x9314>
  4081ac:	cbnz	w0, 408200 <sqrt@plt+0x6790>
  4081b0:	ldur	x0, [x29, #-72]
  4081b4:	bl	40bc2c <sqrt@plt+0xa1bc>
  4081b8:	add	x8, sp, #0x58
  4081bc:	str	x0, [sp, #24]
  4081c0:	mov	x0, x8
  4081c4:	ldr	x1, [sp, #24]
  4081c8:	str	x8, [sp, #16]
  4081cc:	bl	409a90 <sqrt@plt+0x8020>
  4081d0:	ldur	w1, [x29, #-12]
  4081d4:	add	x8, sp, #0x48
  4081d8:	mov	x0, x8
  4081dc:	str	x8, [sp, #8]
  4081e0:	bl	409af8 <sqrt@plt+0x8088>
  4081e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  4081e8:	add	x0, x0, #0x8d5
  4081ec:	ldr	x1, [sp, #16]
  4081f0:	ldr	x2, [sp, #8]
  4081f4:	ldr	x3, [sp, #56]
  4081f8:	bl	409e68 <sqrt@plt+0x83f8>
  4081fc:	b	408258 <sqrt@plt+0x67e8>
  408200:	ldur	x0, [x29, #-72]
  408204:	ldur	x1, [x29, #-40]
  408208:	ldur	x8, [x29, #-24]
  40820c:	ldr	w2, [x8, #4]
  408210:	bl	40af68 <sqrt@plt+0x94f8>
  408214:	str	w0, [sp, #68]
  408218:	ldur	x8, [x29, #-32]
  40821c:	cbz	x8, 40822c <sqrt@plt+0x67bc>
  408220:	ldr	w8, [sp, #68]
  408224:	ldur	x9, [x29, #-32]
  408228:	str	w8, [x9]
  40822c:	ldur	x1, [x29, #-40]
  408230:	ldur	x2, [x29, #-72]
  408234:	ldur	x3, [x29, #-24]
  408238:	ldr	w4, [sp, #68]
  40823c:	ldr	x8, [sp, #48]
  408240:	ldr	x9, [x8]
  408244:	ldr	x9, [x9, #96]
  408248:	mov	x0, x8
  40824c:	mov	x10, xzr
  408250:	mov	x5, x10
  408254:	blr	x9
  408258:	ldp	x29, x30, [sp, #192]
  40825c:	add	sp, sp, #0xd0
  408260:	ret
  408264:	sub	sp, sp, #0x20
  408268:	str	x0, [sp, #16]
  40826c:	str	w1, [sp, #12]
  408270:	ldr	x8, [sp, #16]
  408274:	ldr	w9, [sp, #12]
  408278:	cmp	w9, #0x0
  40827c:	cset	w9, lt  // lt = tstop
  408280:	str	x8, [sp]
  408284:	tbnz	w9, #0, 4082c0 <sqrt@plt+0x6850>
  408288:	ldr	w8, [sp, #12]
  40828c:	ldr	x9, [sp]
  408290:	ldr	w10, [x9, #24]
  408294:	cmp	w8, w10
  408298:	b.ge	4082c0 <sqrt@plt+0x6850>  // b.tcont
  40829c:	ldr	x8, [sp]
  4082a0:	ldr	x9, [x8, #16]
  4082a4:	ldrsw	x10, [sp, #12]
  4082a8:	mov	x11, #0x8                   	// #8
  4082ac:	mul	x10, x11, x10
  4082b0:	add	x9, x9, x10
  4082b4:	ldr	x9, [x9]
  4082b8:	str	x9, [sp, #24]
  4082bc:	b	4082c8 <sqrt@plt+0x6858>
  4082c0:	mov	x8, xzr
  4082c4:	str	x8, [sp, #24]
  4082c8:	ldr	x0, [sp, #24]
  4082cc:	add	sp, sp, #0x20
  4082d0:	ret
  4082d4:	sub	sp, sp, #0x30
  4082d8:	stp	x29, x30, [sp, #32]
  4082dc:	add	x29, sp, #0x20
  4082e0:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  4082e4:	add	x8, x8, #0xf0
  4082e8:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082ec:	add	x9, x9, #0x48
  4082f0:	stur	w0, [x29, #-4]
  4082f4:	str	x1, [sp, #16]
  4082f8:	ldr	x8, [x8]
  4082fc:	str	x9, [sp, #8]
  408300:	cbz	x8, 408324 <sqrt@plt+0x68b4>
  408304:	ldr	x8, [sp, #8]
  408308:	ldr	x0, [x8]
  40830c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  408310:	add	x9, x9, #0xf0
  408314:	ldr	x2, [x9]
  408318:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40831c:	add	x1, x1, #0x906
  408320:	bl	401710 <fprintf@plt>
  408324:	ldr	x8, [sp, #8]
  408328:	ldr	x0, [x8]
  40832c:	ldur	w2, [x29, #-4]
  408330:	ldr	x3, [sp, #16]
  408334:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  408338:	add	x1, x1, #0x90b
  40833c:	bl	401710 <fprintf@plt>
  408340:	ldr	x8, [sp, #8]
  408344:	ldr	x9, [x8]
  408348:	mov	x0, x9
  40834c:	bl	4018d0 <fflush@plt>
  408350:	bl	4019a0 <abort@plt>
  408354:	sub	sp, sp, #0x30
  408358:	stp	x29, x30, [sp, #32]
  40835c:	add	x29, sp, #0x20
  408360:	stur	x0, [x29, #-8]
  408364:	str	x1, [sp, #16]
  408368:	ldur	x8, [x29, #-8]
  40836c:	add	x0, x8, #0x20
  408370:	str	x8, [sp, #8]
  408374:	bl	409550 <sqrt@plt+0x7ae0>
  408378:	ldr	x8, [sp, #16]
  40837c:	ldr	x8, [x8, #32]
  408380:	ldr	x9, [sp, #8]
  408384:	str	x8, [x9, #32]
  408388:	ldr	x8, [sp, #16]
  40838c:	ldr	w10, [x8]
  408390:	str	w10, [x9]
  408394:	ldr	x8, [sp, #16]
  408398:	ldr	w10, [x8, #4]
  40839c:	str	w10, [x9, #4]
  4083a0:	ldr	x8, [sp, #16]
  4083a4:	ldr	w10, [x8, #8]
  4083a8:	str	w10, [x9, #8]
  4083ac:	ldr	x8, [sp, #16]
  4083b0:	ldr	w10, [x8, #12]
  4083b4:	str	w10, [x9, #12]
  4083b8:	ldr	x8, [sp, #16]
  4083bc:	ldr	w10, [x8, #16]
  4083c0:	str	w10, [x9, #16]
  4083c4:	ldp	x29, x30, [sp, #32]
  4083c8:	add	sp, sp, #0x30
  4083cc:	ret
  4083d0:	sub	sp, sp, #0x10
  4083d4:	str	x0, [sp, #8]
  4083d8:	add	sp, sp, #0x10
  4083dc:	ret
  4083e0:	sub	sp, sp, #0x30
  4083e4:	str	x0, [sp, #32]
  4083e8:	str	x1, [sp, #24]
  4083ec:	ldr	x8, [sp, #32]
  4083f0:	ldr	w9, [x8]
  4083f4:	ldr	x10, [sp, #24]
  4083f8:	ldr	w11, [x10]
  4083fc:	cmp	w9, w11
  408400:	str	x8, [sp, #16]
  408404:	b.eq	408410 <sqrt@plt+0x69a0>  // b.none
  408408:	str	wzr, [sp, #44]
  40840c:	b	408588 <sqrt@plt+0x6b18>
  408410:	ldr	x8, [sp, #16]
  408414:	ldr	w9, [x8]
  408418:	subs	w9, w9, #0x0
  40841c:	mov	w10, w9
  408420:	ubfx	x10, x10, #0, #32
  408424:	cmp	x10, #0x4
  408428:	str	x10, [sp, #8]
  40842c:	b.hi	408580 <sqrt@plt+0x6b10>  // b.pmore
  408430:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  408434:	add	x8, x8, #0x934
  408438:	ldr	x11, [sp, #8]
  40843c:	ldrsw	x10, [x8, x11, lsl #2]
  408440:	add	x9, x8, x10
  408444:	br	x9
  408448:	b	408580 <sqrt@plt+0x6b10>
  40844c:	ldr	x8, [sp, #16]
  408450:	ldr	w9, [x8, #4]
  408454:	ldr	x10, [sp, #24]
  408458:	ldr	w11, [x10, #4]
  40845c:	cmp	w9, w11
  408460:	b.ne	408494 <sqrt@plt+0x6a24>  // b.any
  408464:	ldr	x8, [sp, #16]
  408468:	ldr	w9, [x8, #8]
  40846c:	ldr	x10, [sp, #24]
  408470:	ldr	w11, [x10, #8]
  408474:	cmp	w9, w11
  408478:	b.ne	408494 <sqrt@plt+0x6a24>  // b.any
  40847c:	ldr	x8, [sp, #16]
  408480:	ldr	w9, [x8, #12]
  408484:	ldr	x10, [sp, #24]
  408488:	ldr	w11, [x10, #12]
  40848c:	cmp	w9, w11
  408490:	b.eq	40849c <sqrt@plt+0x6a2c>  // b.none
  408494:	str	wzr, [sp, #44]
  408498:	b	408588 <sqrt@plt+0x6b18>
  40849c:	b	408580 <sqrt@plt+0x6b10>
  4084a0:	ldr	x8, [sp, #16]
  4084a4:	ldr	w9, [x8, #4]
  4084a8:	ldr	x10, [sp, #24]
  4084ac:	ldr	w11, [x10, #4]
  4084b0:	cmp	w9, w11
  4084b4:	b.ne	408500 <sqrt@plt+0x6a90>  // b.any
  4084b8:	ldr	x8, [sp, #16]
  4084bc:	ldr	w9, [x8, #8]
  4084c0:	ldr	x10, [sp, #24]
  4084c4:	ldr	w11, [x10, #8]
  4084c8:	cmp	w9, w11
  4084cc:	b.ne	408500 <sqrt@plt+0x6a90>  // b.any
  4084d0:	ldr	x8, [sp, #16]
  4084d4:	ldr	w9, [x8, #12]
  4084d8:	ldr	x10, [sp, #24]
  4084dc:	ldr	w11, [x10, #12]
  4084e0:	cmp	w9, w11
  4084e4:	b.ne	408500 <sqrt@plt+0x6a90>  // b.any
  4084e8:	ldr	x8, [sp, #16]
  4084ec:	ldr	w9, [x8, #16]
  4084f0:	ldr	x10, [sp, #24]
  4084f4:	ldr	w11, [x10, #16]
  4084f8:	cmp	w9, w11
  4084fc:	b.eq	408508 <sqrt@plt+0x6a98>  // b.none
  408500:	str	wzr, [sp, #44]
  408504:	b	408588 <sqrt@plt+0x6b18>
  408508:	b	408580 <sqrt@plt+0x6b10>
  40850c:	ldr	x8, [sp, #16]
  408510:	ldr	w9, [x8, #4]
  408514:	ldr	x10, [sp, #24]
  408518:	ldr	w11, [x10, #4]
  40851c:	cmp	w9, w11
  408520:	b.eq	40852c <sqrt@plt+0x6abc>  // b.none
  408524:	str	wzr, [sp, #44]
  408528:	b	408588 <sqrt@plt+0x6b18>
  40852c:	b	408580 <sqrt@plt+0x6b10>
  408530:	ldr	x8, [sp, #16]
  408534:	ldr	w9, [x8, #4]
  408538:	ldr	x10, [sp, #24]
  40853c:	ldr	w11, [x10, #4]
  408540:	cmp	w9, w11
  408544:	b.ne	408578 <sqrt@plt+0x6b08>  // b.any
  408548:	ldr	x8, [sp, #16]
  40854c:	ldr	w9, [x8, #8]
  408550:	ldr	x10, [sp, #24]
  408554:	ldr	w11, [x10, #8]
  408558:	cmp	w9, w11
  40855c:	b.ne	408578 <sqrt@plt+0x6b08>  // b.any
  408560:	ldr	x8, [sp, #16]
  408564:	ldr	w9, [x8, #12]
  408568:	ldr	x10, [sp, #24]
  40856c:	ldr	w11, [x10, #12]
  408570:	cmp	w9, w11
  408574:	b.eq	408580 <sqrt@plt+0x6b10>  // b.none
  408578:	str	wzr, [sp, #44]
  40857c:	b	408588 <sqrt@plt+0x6b18>
  408580:	mov	w8, #0x1                   	// #1
  408584:	str	w8, [sp, #44]
  408588:	ldr	w0, [sp, #44]
  40858c:	add	sp, sp, #0x30
  408590:	ret
  408594:	sub	sp, sp, #0x20
  408598:	stp	x29, x30, [sp, #16]
  40859c:	add	x29, sp, #0x10
  4085a0:	str	x0, [sp, #8]
  4085a4:	str	x1, [sp]
  4085a8:	ldr	x0, [sp, #8]
  4085ac:	ldr	x1, [sp]
  4085b0:	bl	4083e0 <sqrt@plt+0x6970>
  4085b4:	cmp	w0, #0x0
  4085b8:	cset	w8, ne  // ne = any
  4085bc:	eor	w8, w8, #0x1
  4085c0:	and	w0, w8, #0x1
  4085c4:	ldp	x29, x30, [sp, #16]
  4085c8:	add	sp, sp, #0x20
  4085cc:	ret
  4085d0:	sub	sp, sp, #0x10
  4085d4:	str	x0, [sp, #8]
  4085d8:	str	x1, [sp]
  4085dc:	ldr	x8, [sp, #8]
  4085e0:	ldr	w9, [x8, #4]
  4085e4:	ldr	x10, [sp]
  4085e8:	str	w9, [x10]
  4085ec:	ldr	w9, [x8, #8]
  4085f0:	ldr	x10, [sp]
  4085f4:	str	w9, [x10, #4]
  4085f8:	ldr	w9, [x8, #12]
  4085fc:	ldr	x10, [sp]
  408600:	str	w9, [x10, #8]
  408604:	ldr	w9, [x8, #16]
  408608:	ldr	x10, [sp]
  40860c:	str	w9, [x10, #12]
  408610:	ldr	w0, [x8]
  408614:	add	sp, sp, #0x10
  408618:	ret
  40861c:	sub	sp, sp, #0x10
  408620:	str	x0, [sp, #8]
  408624:	ldr	x8, [sp, #8]
  408628:	str	wzr, [x8]
  40862c:	add	sp, sp, #0x10
  408630:	ret
  408634:	sub	sp, sp, #0x30
  408638:	stp	x29, x30, [sp, #32]
  40863c:	add	x29, sp, #0x20
  408640:	mov	w8, #0x3                   	// #3
  408644:	mov	w9, #0xffff                	// #65535
  408648:	stur	x0, [x29, #-8]
  40864c:	stur	w1, [x29, #-12]
  408650:	str	w2, [sp, #16]
  408654:	str	w3, [sp, #12]
  408658:	ldur	x10, [x29, #-8]
  40865c:	str	w8, [x10]
  408660:	ldur	w1, [x29, #-12]
  408664:	mov	w0, w9
  408668:	str	w9, [sp, #8]
  40866c:	str	x10, [sp]
  408670:	bl	4086b0 <sqrt@plt+0x6c40>
  408674:	ldr	x10, [sp]
  408678:	str	w0, [x10, #4]
  40867c:	ldr	w1, [sp, #16]
  408680:	ldr	w0, [sp, #8]
  408684:	bl	4086b0 <sqrt@plt+0x6c40>
  408688:	ldr	x10, [sp]
  40868c:	str	w0, [x10, #8]
  408690:	ldr	w1, [sp, #12]
  408694:	ldr	w0, [sp, #8]
  408698:	bl	4086b0 <sqrt@plt+0x6c40>
  40869c:	ldr	x10, [sp]
  4086a0:	str	w0, [x10, #12]
  4086a4:	ldp	x29, x30, [sp, #32]
  4086a8:	add	sp, sp, #0x30
  4086ac:	ret
  4086b0:	sub	sp, sp, #0x10
  4086b4:	str	w0, [sp, #8]
  4086b8:	str	w1, [sp, #4]
  4086bc:	ldr	w8, [sp, #8]
  4086c0:	ldr	w9, [sp, #4]
  4086c4:	cmp	w8, w9
  4086c8:	b.cs	4086d8 <sqrt@plt+0x6c68>  // b.hs, b.nlast
  4086cc:	ldr	w8, [sp, #8]
  4086d0:	str	w8, [sp, #12]
  4086d4:	b	4086e0 <sqrt@plt+0x6c70>
  4086d8:	ldr	w8, [sp, #4]
  4086dc:	str	w8, [sp, #12]
  4086e0:	ldr	w0, [sp, #12]
  4086e4:	add	sp, sp, #0x10
  4086e8:	ret
  4086ec:	sub	sp, sp, #0x30
  4086f0:	stp	x29, x30, [sp, #32]
  4086f4:	add	x29, sp, #0x20
  4086f8:	mov	w8, #0x1                   	// #1
  4086fc:	mov	w9, #0xffff                	// #65535
  408700:	stur	x0, [x29, #-8]
  408704:	stur	w1, [x29, #-12]
  408708:	str	w2, [sp, #16]
  40870c:	str	w3, [sp, #12]
  408710:	ldur	x10, [x29, #-8]
  408714:	str	w8, [x10]
  408718:	ldur	w1, [x29, #-12]
  40871c:	mov	w0, w9
  408720:	str	w9, [sp, #8]
  408724:	str	x10, [sp]
  408728:	bl	4086b0 <sqrt@plt+0x6c40>
  40872c:	ldr	x10, [sp]
  408730:	str	w0, [x10, #4]
  408734:	ldr	w1, [sp, #16]
  408738:	ldr	w0, [sp, #8]
  40873c:	bl	4086b0 <sqrt@plt+0x6c40>
  408740:	ldr	x10, [sp]
  408744:	str	w0, [x10, #8]
  408748:	ldr	w1, [sp, #12]
  40874c:	ldr	w0, [sp, #8]
  408750:	bl	4086b0 <sqrt@plt+0x6c40>
  408754:	ldr	x10, [sp]
  408758:	str	w0, [x10, #12]
  40875c:	ldp	x29, x30, [sp, #32]
  408760:	add	sp, sp, #0x30
  408764:	ret
  408768:	sub	sp, sp, #0x40
  40876c:	stp	x29, x30, [sp, #48]
  408770:	add	x29, sp, #0x30
  408774:	mov	w8, #0x2                   	// #2
  408778:	mov	w9, #0xffff                	// #65535
  40877c:	stur	x0, [x29, #-8]
  408780:	stur	w1, [x29, #-12]
  408784:	stur	w2, [x29, #-16]
  408788:	stur	w3, [x29, #-20]
  40878c:	str	w4, [sp, #24]
  408790:	ldur	x10, [x29, #-8]
  408794:	str	w8, [x10]
  408798:	ldur	w1, [x29, #-12]
  40879c:	mov	w0, w9
  4087a0:	str	w9, [sp, #20]
  4087a4:	str	x10, [sp, #8]
  4087a8:	bl	4086b0 <sqrt@plt+0x6c40>
  4087ac:	ldr	x10, [sp, #8]
  4087b0:	str	w0, [x10, #4]
  4087b4:	ldur	w1, [x29, #-16]
  4087b8:	ldr	w0, [sp, #20]
  4087bc:	bl	4086b0 <sqrt@plt+0x6c40>
  4087c0:	ldr	x10, [sp, #8]
  4087c4:	str	w0, [x10, #8]
  4087c8:	ldur	w1, [x29, #-20]
  4087cc:	ldr	w0, [sp, #20]
  4087d0:	bl	4086b0 <sqrt@plt+0x6c40>
  4087d4:	ldr	x10, [sp, #8]
  4087d8:	str	w0, [x10, #12]
  4087dc:	ldr	w1, [sp, #24]
  4087e0:	ldr	w0, [sp, #20]
  4087e4:	bl	4086b0 <sqrt@plt+0x6c40>
  4087e8:	ldr	x10, [sp, #8]
  4087ec:	str	w0, [x10, #16]
  4087f0:	ldp	x29, x30, [sp, #48]
  4087f4:	add	sp, sp, #0x40
  4087f8:	ret
  4087fc:	sub	sp, sp, #0x30
  408800:	stp	x29, x30, [sp, #32]
  408804:	add	x29, sp, #0x20
  408808:	mov	w8, #0x4                   	// #4
  40880c:	mov	w9, #0xffff                	// #65535
  408810:	stur	x0, [x29, #-8]
  408814:	stur	w1, [x29, #-12]
  408818:	ldur	x10, [x29, #-8]
  40881c:	str	w8, [x10]
  408820:	ldur	w1, [x29, #-12]
  408824:	mov	w0, w9
  408828:	str	x10, [sp, #8]
  40882c:	bl	4086b0 <sqrt@plt+0x6c40>
  408830:	ldr	x10, [sp, #8]
  408834:	str	w0, [x10, #4]
  408838:	ldp	x29, x30, [sp, #32]
  40883c:	add	sp, sp, #0x30
  408840:	ret
  408844:	sub	sp, sp, #0x60
  408848:	stp	x29, x30, [sp, #80]
  40884c:	add	x29, sp, #0x50
  408850:	mov	x8, #0x2                   	// #2
  408854:	stur	x0, [x29, #-16]
  408858:	stur	w1, [x29, #-20]
  40885c:	stur	x2, [x29, #-32]
  408860:	str	x3, [sp, #40]
  408864:	ldur	x9, [x29, #-16]
  408868:	str	x8, [sp, #32]
  40886c:	ldur	w10, [x29, #-20]
  408870:	str	w10, [x9]
  408874:	ldur	x8, [x29, #-32]
  408878:	str	x8, [sp, #24]
  40887c:	ldr	x8, [sp, #24]
  408880:	add	x8, x8, #0x1
  408884:	str	x8, [sp, #24]
  408888:	ldr	x8, [sp, #24]
  40888c:	ldrb	w10, [x8]
  408890:	cmp	w10, #0x23
  408894:	str	x9, [sp, #8]
  408898:	b.ne	4088b0 <sqrt@plt+0x6e40>  // b.any
  40889c:	mov	x8, #0x4                   	// #4
  4088a0:	str	x8, [sp, #32]
  4088a4:	ldr	x8, [sp, #24]
  4088a8:	add	x8, x8, #0x1
  4088ac:	str	x8, [sp, #24]
  4088b0:	str	xzr, [sp, #16]
  4088b4:	ldr	x8, [sp, #16]
  4088b8:	ldr	x9, [sp, #40]
  4088bc:	cmp	x8, x9
  4088c0:	b.cs	408948 <sqrt@plt+0x6ed8>  // b.hs, b.nlast
  4088c4:	mov	x8, #0x4                   	// #4
  4088c8:	ldr	x9, [sp, #8]
  4088cc:	add	x10, x9, #0x4
  4088d0:	ldr	x11, [sp, #16]
  4088d4:	mul	x8, x8, x11
  4088d8:	add	x0, x10, x8
  4088dc:	ldr	x1, [sp, #24]
  4088e0:	ldr	x2, [sp, #32]
  4088e4:	bl	408960 <sqrt@plt+0x6ef0>
  4088e8:	cbnz	w0, 4088f4 <sqrt@plt+0x6e84>
  4088ec:	stur	wzr, [x29, #-4]
  4088f0:	b	408950 <sqrt@plt+0x6ee0>
  4088f4:	ldr	x8, [sp, #32]
  4088f8:	cmp	x8, #0x2
  4088fc:	b.ne	408928 <sqrt@plt+0x6eb8>  // b.any
  408900:	mov	x8, #0x4                   	// #4
  408904:	ldr	x9, [sp, #8]
  408908:	add	x10, x9, #0x4
  40890c:	ldr	x11, [sp, #16]
  408910:	mul	x8, x8, x11
  408914:	add	x8, x10, x8
  408918:	ldr	w12, [x8]
  40891c:	mov	w13, #0x101                 	// #257
  408920:	mul	w12, w12, w13
  408924:	str	w12, [x8]
  408928:	ldr	x8, [sp, #32]
  40892c:	ldr	x9, [sp, #24]
  408930:	add	x8, x9, x8
  408934:	str	x8, [sp, #24]
  408938:	ldr	x8, [sp, #16]
  40893c:	add	x8, x8, #0x1
  408940:	str	x8, [sp, #16]
  408944:	b	4088b4 <sqrt@plt+0x6e44>
  408948:	mov	w8, #0x1                   	// #1
  40894c:	stur	w8, [x29, #-4]
  408950:	ldur	w0, [x29, #-4]
  408954:	ldp	x29, x30, [sp, #80]
  408958:	add	sp, sp, #0x60
  40895c:	ret
  408960:	sub	sp, sp, #0x40
  408964:	stp	x29, x30, [sp, #48]
  408968:	add	x29, sp, #0x30
  40896c:	stur	x0, [x29, #-16]
  408970:	str	x1, [sp, #24]
  408974:	str	x2, [sp, #16]
  408978:	str	xzr, [sp, #8]
  40897c:	str	wzr, [sp, #4]
  408980:	ldr	x8, [sp, #8]
  408984:	ldr	x9, [sp, #16]
  408988:	mov	w10, #0x0                   	// #0
  40898c:	cmp	x8, x9
  408990:	str	w10, [sp]
  408994:	b.cs	4089bc <sqrt@plt+0x6f4c>  // b.hs, b.nlast
  408998:	ldr	x8, [sp, #24]
  40899c:	ldr	x9, [sp, #8]
  4089a0:	ldrb	w1, [x8, x9]
  4089a4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4089a8:	add	x0, x0, #0x4d1
  4089ac:	bl	40956c <sqrt@plt+0x7afc>
  4089b0:	cmp	w0, #0x0
  4089b4:	cset	w10, ne  // ne = any
  4089b8:	str	w10, [sp]
  4089bc:	ldr	w8, [sp]
  4089c0:	tbnz	w8, #0, 4089c8 <sqrt@plt+0x6f58>
  4089c4:	b	408a8c <sqrt@plt+0x701c>
  4089c8:	ldr	x8, [sp, #24]
  4089cc:	ldr	x9, [sp, #8]
  4089d0:	ldrb	w1, [x8, x9]
  4089d4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4089d8:	add	x0, x0, #0x3d1
  4089dc:	bl	40956c <sqrt@plt+0x7afc>
  4089e0:	cbz	w0, 408a0c <sqrt@plt+0x6f9c>
  4089e4:	ldr	w8, [sp, #4]
  4089e8:	mov	w9, #0x10                  	// #16
  4089ec:	mul	w8, w8, w9
  4089f0:	ldr	x10, [sp, #24]
  4089f4:	ldr	x11, [sp, #8]
  4089f8:	ldrb	w9, [x10, x11]
  4089fc:	subs	w9, w9, #0x30
  408a00:	add	w8, w8, w9
  408a04:	str	w8, [sp, #4]
  408a08:	b	408a7c <sqrt@plt+0x700c>
  408a0c:	ldr	x8, [sp, #24]
  408a10:	ldr	x9, [sp, #8]
  408a14:	ldrb	w1, [x8, x9]
  408a18:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  408a1c:	add	x0, x0, #0x1d1
  408a20:	bl	40956c <sqrt@plt+0x7afc>
  408a24:	cbz	w0, 408a54 <sqrt@plt+0x6fe4>
  408a28:	ldr	w8, [sp, #4]
  408a2c:	mov	w9, #0x10                  	// #16
  408a30:	mul	w8, w8, w9
  408a34:	ldr	x10, [sp, #24]
  408a38:	ldr	x11, [sp, #8]
  408a3c:	ldrb	w9, [x10, x11]
  408a40:	subs	w9, w9, #0x41
  408a44:	add	w8, w8, w9
  408a48:	add	w8, w8, #0xa
  408a4c:	str	w8, [sp, #4]
  408a50:	b	408a7c <sqrt@plt+0x700c>
  408a54:	ldr	w8, [sp, #4]
  408a58:	mov	w9, #0x10                  	// #16
  408a5c:	mul	w8, w8, w9
  408a60:	ldr	x10, [sp, #24]
  408a64:	ldr	x11, [sp, #8]
  408a68:	ldrb	w9, [x10, x11]
  408a6c:	subs	w9, w9, #0x61
  408a70:	add	w8, w8, w9
  408a74:	add	w8, w8, #0xa
  408a78:	str	w8, [sp, #4]
  408a7c:	ldr	x8, [sp, #8]
  408a80:	add	x8, x8, #0x1
  408a84:	str	x8, [sp, #8]
  408a88:	b	408980 <sqrt@plt+0x6f10>
  408a8c:	ldr	x8, [sp, #8]
  408a90:	ldr	x9, [sp, #16]
  408a94:	cmp	x8, x9
  408a98:	b.eq	408aa4 <sqrt@plt+0x7034>  // b.none
  408a9c:	stur	wzr, [x29, #-4]
  408aa0:	b	408ab8 <sqrt@plt+0x7048>
  408aa4:	ldr	w8, [sp, #4]
  408aa8:	ldur	x9, [x29, #-16]
  408aac:	str	w8, [x9]
  408ab0:	mov	w8, #0x1                   	// #1
  408ab4:	stur	w8, [x29, #-4]
  408ab8:	ldur	w0, [x29, #-4]
  408abc:	ldp	x29, x30, [sp, #48]
  408ac0:	add	sp, sp, #0x40
  408ac4:	ret
  408ac8:	sub	sp, sp, #0x20
  408acc:	stp	x29, x30, [sp, #16]
  408ad0:	add	x29, sp, #0x10
  408ad4:	mov	w8, #0x3                   	// #3
  408ad8:	mov	x3, #0x3                   	// #3
  408adc:	str	x0, [sp, #8]
  408ae0:	str	x1, [sp]
  408ae4:	ldr	x0, [sp, #8]
  408ae8:	ldr	x2, [sp]
  408aec:	mov	w1, w8
  408af0:	bl	408844 <sqrt@plt+0x6dd4>
  408af4:	ldp	x29, x30, [sp, #16]
  408af8:	add	sp, sp, #0x20
  408afc:	ret
  408b00:	sub	sp, sp, #0x20
  408b04:	stp	x29, x30, [sp, #16]
  408b08:	add	x29, sp, #0x10
  408b0c:	mov	w8, #0x1                   	// #1
  408b10:	mov	x3, #0x3                   	// #3
  408b14:	str	x0, [sp, #8]
  408b18:	str	x1, [sp]
  408b1c:	ldr	x0, [sp, #8]
  408b20:	ldr	x2, [sp]
  408b24:	mov	w1, w8
  408b28:	bl	408844 <sqrt@plt+0x6dd4>
  408b2c:	ldp	x29, x30, [sp, #16]
  408b30:	add	sp, sp, #0x20
  408b34:	ret
  408b38:	sub	sp, sp, #0x20
  408b3c:	stp	x29, x30, [sp, #16]
  408b40:	add	x29, sp, #0x10
  408b44:	mov	w8, #0x2                   	// #2
  408b48:	mov	x3, #0x4                   	// #4
  408b4c:	str	x0, [sp, #8]
  408b50:	str	x1, [sp]
  408b54:	ldr	x0, [sp, #8]
  408b58:	ldr	x2, [sp]
  408b5c:	mov	w1, w8
  408b60:	bl	408844 <sqrt@plt+0x6dd4>
  408b64:	ldp	x29, x30, [sp, #16]
  408b68:	add	sp, sp, #0x20
  408b6c:	ret
  408b70:	sub	sp, sp, #0x20
  408b74:	stp	x29, x30, [sp, #16]
  408b78:	add	x29, sp, #0x10
  408b7c:	mov	w8, #0x4                   	// #4
  408b80:	mov	x3, #0x1                   	// #1
  408b84:	str	x0, [sp, #8]
  408b88:	str	x1, [sp]
  408b8c:	ldr	x0, [sp, #8]
  408b90:	ldr	x2, [sp]
  408b94:	mov	w1, w8
  408b98:	bl	408844 <sqrt@plt+0x6dd4>
  408b9c:	ldp	x29, x30, [sp, #16]
  408ba0:	add	sp, sp, #0x20
  408ba4:	ret
  408ba8:	sub	sp, sp, #0x50
  408bac:	stp	x29, x30, [sp, #64]
  408bb0:	add	x29, sp, #0x40
  408bb4:	stur	x0, [x29, #-8]
  408bb8:	stur	x1, [x29, #-16]
  408bbc:	stur	x2, [x29, #-24]
  408bc0:	str	x3, [sp, #32]
  408bc4:	ldur	x8, [x29, #-8]
  408bc8:	ldr	w9, [x8]
  408bcc:	subs	w9, w9, #0x1
  408bd0:	mov	w10, w9
  408bd4:	ubfx	x10, x10, #0, #32
  408bd8:	cmp	x10, #0x3
  408bdc:	str	x8, [sp, #24]
  408be0:	str	x10, [sp, #16]
  408be4:	b.hi	408d40 <sqrt@plt+0x72d0>  // b.pmore
  408be8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  408bec:	add	x8, x8, #0x948
  408bf0:	ldr	x11, [sp, #16]
  408bf4:	ldrsw	x10, [x8, x11, lsl #2]
  408bf8:	add	x9, x8, x10
  408bfc:	br	x9
  408c00:	ldr	x8, [sp, #24]
  408c04:	ldr	w9, [x8, #4]
  408c08:	ldur	x10, [x29, #-16]
  408c0c:	str	w9, [x10]
  408c10:	ldr	w9, [x8, #8]
  408c14:	ldur	x10, [x29, #-24]
  408c18:	str	w9, [x10]
  408c1c:	ldr	w9, [x8, #12]
  408c20:	ldr	x10, [sp, #32]
  408c24:	str	w9, [x10]
  408c28:	b	408d58 <sqrt@plt+0x72e8>
  408c2c:	ldr	x8, [sp, #24]
  408c30:	ldr	w9, [x8, #4]
  408c34:	mov	w10, #0xffff                	// #65535
  408c38:	subs	w9, w10, w9
  408c3c:	ldur	x11, [x29, #-16]
  408c40:	str	w9, [x11]
  408c44:	ldr	w9, [x8, #8]
  408c48:	subs	w9, w10, w9
  408c4c:	ldur	x11, [x29, #-24]
  408c50:	str	w9, [x11]
  408c54:	ldr	w9, [x8, #12]
  408c58:	subs	w9, w10, w9
  408c5c:	ldr	x11, [sp, #32]
  408c60:	str	w9, [x11]
  408c64:	b	408d58 <sqrt@plt+0x72e8>
  408c68:	ldr	x8, [sp, #24]
  408c6c:	ldr	w9, [x8, #4]
  408c70:	ldr	w10, [x8, #16]
  408c74:	mov	w11, #0xffff                	// #65535
  408c78:	subs	w10, w11, w10
  408c7c:	mul	w9, w9, w10
  408c80:	udiv	w9, w9, w11
  408c84:	ldr	w10, [x8, #16]
  408c88:	add	w1, w9, w10
  408c8c:	mov	w0, w11
  408c90:	str	w11, [sp, #12]
  408c94:	bl	4086b0 <sqrt@plt+0x6c40>
  408c98:	ldr	w9, [sp, #12]
  408c9c:	subs	w10, w9, w0
  408ca0:	ldur	x8, [x29, #-16]
  408ca4:	str	w10, [x8]
  408ca8:	ldr	x8, [sp, #24]
  408cac:	ldr	w10, [x8, #8]
  408cb0:	ldr	w11, [x8, #16]
  408cb4:	subs	w11, w9, w11
  408cb8:	mul	w10, w10, w11
  408cbc:	udiv	w10, w10, w9
  408cc0:	ldr	w11, [x8, #16]
  408cc4:	add	w1, w10, w11
  408cc8:	mov	w0, w9
  408ccc:	bl	4086b0 <sqrt@plt+0x6c40>
  408cd0:	ldr	w9, [sp, #12]
  408cd4:	subs	w10, w9, w0
  408cd8:	ldur	x8, [x29, #-24]
  408cdc:	str	w10, [x8]
  408ce0:	ldr	x8, [sp, #24]
  408ce4:	ldr	w10, [x8, #12]
  408ce8:	ldr	w11, [x8, #16]
  408cec:	subs	w11, w9, w11
  408cf0:	mul	w10, w10, w11
  408cf4:	udiv	w10, w10, w9
  408cf8:	ldr	w11, [x8, #16]
  408cfc:	add	w1, w10, w11
  408d00:	mov	w0, w9
  408d04:	bl	4086b0 <sqrt@plt+0x6c40>
  408d08:	ldr	w9, [sp, #12]
  408d0c:	subs	w10, w9, w0
  408d10:	ldr	x8, [sp, #32]
  408d14:	str	w10, [x8]
  408d18:	b	408d58 <sqrt@plt+0x72e8>
  408d1c:	ldr	x8, [sp, #24]
  408d20:	ldr	w9, [x8, #4]
  408d24:	ldr	x10, [sp, #32]
  408d28:	str	w9, [x10]
  408d2c:	ldur	x10, [x29, #-24]
  408d30:	str	w9, [x10]
  408d34:	ldur	x10, [x29, #-16]
  408d38:	str	w9, [x10]
  408d3c:	b	408d58 <sqrt@plt+0x72e8>
  408d40:	mov	w8, wzr
  408d44:	mov	w0, w8
  408d48:	mov	w1, #0x100                 	// #256
  408d4c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  408d50:	add	x2, x2, #0x99c
  408d54:	bl	404300 <sqrt@plt+0x2890>
  408d58:	ldp	x29, x30, [sp, #64]
  408d5c:	add	sp, sp, #0x50
  408d60:	ret
  408d64:	sub	sp, sp, #0x50
  408d68:	stp	x29, x30, [sp, #64]
  408d6c:	add	x29, sp, #0x40
  408d70:	stur	x0, [x29, #-8]
  408d74:	stur	x1, [x29, #-16]
  408d78:	stur	x2, [x29, #-24]
  408d7c:	str	x3, [sp, #32]
  408d80:	ldur	x8, [x29, #-8]
  408d84:	ldr	w9, [x8]
  408d88:	subs	w9, w9, #0x1
  408d8c:	mov	w10, w9
  408d90:	ubfx	x10, x10, #0, #32
  408d94:	cmp	x10, #0x3
  408d98:	str	x8, [sp, #24]
  408d9c:	str	x10, [sp, #16]
  408da0:	b.hi	408ef4 <sqrt@plt+0x7484>  // b.pmore
  408da4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  408da8:	add	x8, x8, #0x958
  408dac:	ldr	x11, [sp, #16]
  408db0:	ldrsw	x10, [x8, x11, lsl #2]
  408db4:	add	x9, x8, x10
  408db8:	br	x9
  408dbc:	ldr	x8, [sp, #24]
  408dc0:	ldr	w9, [x8, #4]
  408dc4:	mov	w10, #0xffff                	// #65535
  408dc8:	subs	w9, w10, w9
  408dcc:	ldur	x11, [x29, #-16]
  408dd0:	str	w9, [x11]
  408dd4:	ldr	w9, [x8, #8]
  408dd8:	subs	w9, w10, w9
  408ddc:	ldur	x11, [x29, #-24]
  408de0:	str	w9, [x11]
  408de4:	ldr	w9, [x8, #12]
  408de8:	subs	w9, w10, w9
  408dec:	ldr	x11, [sp, #32]
  408df0:	str	w9, [x11]
  408df4:	b	408f0c <sqrt@plt+0x749c>
  408df8:	ldr	x8, [sp, #24]
  408dfc:	ldr	w9, [x8, #4]
  408e00:	ldur	x10, [x29, #-16]
  408e04:	str	w9, [x10]
  408e08:	ldr	w9, [x8, #8]
  408e0c:	ldur	x10, [x29, #-24]
  408e10:	str	w9, [x10]
  408e14:	ldr	w9, [x8, #12]
  408e18:	ldr	x10, [sp, #32]
  408e1c:	str	w9, [x10]
  408e20:	b	408f0c <sqrt@plt+0x749c>
  408e24:	ldr	x8, [sp, #24]
  408e28:	ldr	w9, [x8, #4]
  408e2c:	ldr	w10, [x8, #16]
  408e30:	mov	w11, #0xffff                	// #65535
  408e34:	subs	w10, w11, w10
  408e38:	mul	w9, w9, w10
  408e3c:	udiv	w9, w9, w11
  408e40:	ldr	w10, [x8, #16]
  408e44:	add	w1, w9, w10
  408e48:	mov	w0, w11
  408e4c:	str	w11, [sp, #12]
  408e50:	bl	4086b0 <sqrt@plt+0x6c40>
  408e54:	ldur	x8, [x29, #-16]
  408e58:	str	w0, [x8]
  408e5c:	ldr	x8, [sp, #24]
  408e60:	ldr	w9, [x8, #8]
  408e64:	ldr	w10, [x8, #16]
  408e68:	ldr	w11, [sp, #12]
  408e6c:	subs	w10, w11, w10
  408e70:	mul	w9, w9, w10
  408e74:	udiv	w9, w9, w11
  408e78:	ldr	w10, [x8, #16]
  408e7c:	add	w1, w9, w10
  408e80:	mov	w0, w11
  408e84:	bl	4086b0 <sqrt@plt+0x6c40>
  408e88:	ldur	x8, [x29, #-24]
  408e8c:	str	w0, [x8]
  408e90:	ldr	x8, [sp, #24]
  408e94:	ldr	w9, [x8, #12]
  408e98:	ldr	w10, [x8, #16]
  408e9c:	ldr	w11, [sp, #12]
  408ea0:	subs	w10, w11, w10
  408ea4:	mul	w9, w9, w10
  408ea8:	udiv	w9, w9, w11
  408eac:	ldr	w10, [x8, #16]
  408eb0:	add	w1, w9, w10
  408eb4:	mov	w0, w11
  408eb8:	bl	4086b0 <sqrt@plt+0x6c40>
  408ebc:	ldr	x8, [sp, #32]
  408ec0:	str	w0, [x8]
  408ec4:	b	408f0c <sqrt@plt+0x749c>
  408ec8:	ldr	x8, [sp, #24]
  408ecc:	ldr	w9, [x8, #4]
  408ed0:	mov	w10, #0xffff                	// #65535
  408ed4:	subs	w9, w10, w9
  408ed8:	ldr	x11, [sp, #32]
  408edc:	str	w9, [x11]
  408ee0:	ldur	x11, [x29, #-24]
  408ee4:	str	w9, [x11]
  408ee8:	ldur	x11, [x29, #-16]
  408eec:	str	w9, [x11]
  408ef0:	b	408f0c <sqrt@plt+0x749c>
  408ef4:	mov	w8, wzr
  408ef8:	mov	w0, w8
  408efc:	mov	w1, #0x11f                 	// #287
  408f00:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  408f04:	add	x2, x2, #0x99c
  408f08:	bl	404300 <sqrt@plt+0x2890>
  408f0c:	ldp	x29, x30, [sp, #64]
  408f10:	add	sp, sp, #0x50
  408f14:	ret
  408f18:	sub	sp, sp, #0x60
  408f1c:	stp	x29, x30, [sp, #80]
  408f20:	add	x29, sp, #0x50
  408f24:	stur	x0, [x29, #-8]
  408f28:	stur	x1, [x29, #-16]
  408f2c:	stur	x2, [x29, #-24]
  408f30:	stur	x3, [x29, #-32]
  408f34:	str	x4, [sp, #40]
  408f38:	ldur	x8, [x29, #-8]
  408f3c:	ldr	w9, [x8]
  408f40:	subs	w9, w9, #0x1
  408f44:	mov	w10, w9
  408f48:	ubfx	x10, x10, #0, #32
  408f4c:	cmp	x10, #0x3
  408f50:	str	x8, [sp, #32]
  408f54:	str	x10, [sp, #24]
  408f58:	b.hi	4091f8 <sqrt@plt+0x7788>  // b.pmore
  408f5c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  408f60:	add	x8, x8, #0x968
  408f64:	ldr	x11, [sp, #24]
  408f68:	ldrsw	x10, [x8, x11, lsl #2]
  408f6c:	add	x9, x8, x10
  408f70:	br	x9
  408f74:	ldr	x8, [sp, #32]
  408f78:	ldr	w9, [x8, #4]
  408f7c:	mov	w10, #0xffff                	// #65535
  408f80:	subs	w0, w10, w9
  408f84:	ldr	w9, [x8, #8]
  408f88:	subs	w9, w10, w9
  408f8c:	ldr	w11, [x8, #12]
  408f90:	subs	w1, w10, w11
  408f94:	str	w0, [sp, #20]
  408f98:	mov	w0, w9
  408f9c:	str	w10, [sp, #16]
  408fa0:	bl	4086b0 <sqrt@plt+0x6c40>
  408fa4:	ldr	w9, [sp, #20]
  408fa8:	str	w0, [sp, #12]
  408fac:	mov	w0, w9
  408fb0:	ldr	w1, [sp, #12]
  408fb4:	bl	4086b0 <sqrt@plt+0x6c40>
  408fb8:	ldr	x8, [sp, #40]
  408fbc:	str	w0, [x8]
  408fc0:	ldr	x8, [sp, #40]
  408fc4:	ldr	w9, [x8]
  408fc8:	ldr	w10, [sp, #16]
  408fcc:	cmp	w10, w9
  408fd0:	b.ne	408ff4 <sqrt@plt+0x7584>  // b.any
  408fd4:	ldur	x8, [x29, #-16]
  408fd8:	mov	w9, #0xffff                	// #65535
  408fdc:	str	w9, [x8]
  408fe0:	ldur	x8, [x29, #-24]
  408fe4:	str	w9, [x8]
  408fe8:	ldur	x8, [x29, #-32]
  408fec:	str	w9, [x8]
  408ff0:	b	40908c <sqrt@plt+0x761c>
  408ff4:	ldr	x8, [sp, #32]
  408ff8:	ldr	w9, [x8, #4]
  408ffc:	mov	w10, #0xffff                	// #65535
  409000:	subs	w9, w10, w9
  409004:	ldr	x11, [sp, #40]
  409008:	ldr	w12, [x11]
  40900c:	subs	w9, w9, w12
  409010:	mul	w9, w10, w9
  409014:	ldr	x11, [sp, #40]
  409018:	ldr	w12, [x11]
  40901c:	subs	w12, w10, w12
  409020:	udiv	w9, w9, w12
  409024:	ldur	x11, [x29, #-16]
  409028:	str	w9, [x11]
  40902c:	ldr	w9, [x8, #8]
  409030:	subs	w9, w10, w9
  409034:	ldr	x11, [sp, #40]
  409038:	ldr	w12, [x11]
  40903c:	subs	w9, w9, w12
  409040:	mul	w9, w10, w9
  409044:	ldr	x11, [sp, #40]
  409048:	ldr	w12, [x11]
  40904c:	subs	w12, w10, w12
  409050:	udiv	w9, w9, w12
  409054:	ldur	x11, [x29, #-24]
  409058:	str	w9, [x11]
  40905c:	ldr	w9, [x8, #12]
  409060:	subs	w9, w10, w9
  409064:	ldr	x11, [sp, #40]
  409068:	ldr	w12, [x11]
  40906c:	subs	w9, w9, w12
  409070:	mul	w9, w10, w9
  409074:	ldr	x11, [sp, #40]
  409078:	ldr	w12, [x11]
  40907c:	subs	w10, w10, w12
  409080:	udiv	w9, w9, w10
  409084:	ldur	x11, [x29, #-32]
  409088:	str	w9, [x11]
  40908c:	b	409210 <sqrt@plt+0x77a0>
  409090:	ldr	x8, [sp, #32]
  409094:	ldr	w0, [x8, #4]
  409098:	ldr	w9, [x8, #8]
  40909c:	ldr	w1, [x8, #12]
  4090a0:	str	w0, [sp, #8]
  4090a4:	mov	w0, w9
  4090a8:	bl	4086b0 <sqrt@plt+0x6c40>
  4090ac:	ldr	w9, [sp, #8]
  4090b0:	str	w0, [sp, #4]
  4090b4:	mov	w0, w9
  4090b8:	ldr	w1, [sp, #4]
  4090bc:	bl	4086b0 <sqrt@plt+0x6c40>
  4090c0:	ldr	x8, [sp, #40]
  4090c4:	str	w0, [x8]
  4090c8:	ldr	x8, [sp, #40]
  4090cc:	ldr	w9, [x8]
  4090d0:	mov	w10, #0xffff                	// #65535
  4090d4:	cmp	w10, w9
  4090d8:	b.ne	4090fc <sqrt@plt+0x768c>  // b.any
  4090dc:	ldur	x8, [x29, #-16]
  4090e0:	mov	w9, #0xffff                	// #65535
  4090e4:	str	w9, [x8]
  4090e8:	ldur	x8, [x29, #-24]
  4090ec:	str	w9, [x8]
  4090f0:	ldur	x8, [x29, #-32]
  4090f4:	str	w9, [x8]
  4090f8:	b	409188 <sqrt@plt+0x7718>
  4090fc:	ldr	x8, [sp, #32]
  409100:	ldr	w9, [x8, #4]
  409104:	ldr	x10, [sp, #40]
  409108:	ldr	w11, [x10]
  40910c:	subs	w9, w9, w11
  409110:	mov	w11, #0xffff                	// #65535
  409114:	mul	w9, w11, w9
  409118:	ldr	x10, [sp, #40]
  40911c:	ldr	w12, [x10]
  409120:	subs	w12, w11, w12
  409124:	udiv	w9, w9, w12
  409128:	ldur	x10, [x29, #-16]
  40912c:	str	w9, [x10]
  409130:	ldr	w9, [x8, #8]
  409134:	ldr	x10, [sp, #40]
  409138:	ldr	w12, [x10]
  40913c:	subs	w9, w9, w12
  409140:	mul	w9, w11, w9
  409144:	ldr	x10, [sp, #40]
  409148:	ldr	w12, [x10]
  40914c:	subs	w12, w11, w12
  409150:	udiv	w9, w9, w12
  409154:	ldur	x10, [x29, #-24]
  409158:	str	w9, [x10]
  40915c:	ldr	w9, [x8, #12]
  409160:	ldr	x10, [sp, #40]
  409164:	ldr	w12, [x10]
  409168:	subs	w9, w9, w12
  40916c:	mul	w9, w11, w9
  409170:	ldr	x10, [sp, #40]
  409174:	ldr	w12, [x10]
  409178:	subs	w11, w11, w12
  40917c:	udiv	w9, w9, w11
  409180:	ldur	x10, [x29, #-32]
  409184:	str	w9, [x10]
  409188:	b	409210 <sqrt@plt+0x77a0>
  40918c:	ldr	x8, [sp, #32]
  409190:	ldr	w9, [x8, #4]
  409194:	ldur	x10, [x29, #-16]
  409198:	str	w9, [x10]
  40919c:	ldr	w9, [x8, #8]
  4091a0:	ldur	x10, [x29, #-24]
  4091a4:	str	w9, [x10]
  4091a8:	ldr	w9, [x8, #12]
  4091ac:	ldur	x10, [x29, #-32]
  4091b0:	str	w9, [x10]
  4091b4:	ldr	w9, [x8, #16]
  4091b8:	ldr	x10, [sp, #40]
  4091bc:	str	w9, [x10]
  4091c0:	b	409210 <sqrt@plt+0x77a0>
  4091c4:	ldur	x8, [x29, #-32]
  4091c8:	str	wzr, [x8]
  4091cc:	ldur	x8, [x29, #-24]
  4091d0:	str	wzr, [x8]
  4091d4:	ldur	x8, [x29, #-16]
  4091d8:	str	wzr, [x8]
  4091dc:	ldr	x8, [sp, #32]
  4091e0:	ldr	w9, [x8, #4]
  4091e4:	mov	w10, #0xffff                	// #65535
  4091e8:	subs	w9, w10, w9
  4091ec:	ldr	x11, [sp, #40]
  4091f0:	str	w9, [x11]
  4091f4:	b	409210 <sqrt@plt+0x77a0>
  4091f8:	mov	w8, wzr
  4091fc:	mov	w0, w8
  409200:	mov	w1, #0x151                 	// #337
  409204:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  409208:	add	x2, x2, #0x99c
  40920c:	bl	404300 <sqrt@plt+0x2890>
  409210:	ldp	x29, x30, [sp, #80]
  409214:	add	sp, sp, #0x60
  409218:	ret
  40921c:	sub	sp, sp, #0x30
  409220:	stp	x29, x30, [sp, #32]
  409224:	add	x29, sp, #0x20
  409228:	stur	x0, [x29, #-8]
  40922c:	str	x1, [sp, #16]
  409230:	ldur	x8, [x29, #-8]
  409234:	ldr	w9, [x8]
  409238:	subs	w9, w9, #0x1
  40923c:	mov	w10, w9
  409240:	ubfx	x10, x10, #0, #32
  409244:	cmp	x10, #0x3
  409248:	str	x8, [sp, #8]
  40924c:	str	x10, [sp]
  409250:	b.hi	409368 <sqrt@plt+0x78f8>  // b.pmore
  409254:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  409258:	add	x8, x8, #0x978
  40925c:	ldr	x11, [sp]
  409260:	ldrsw	x10, [x8, x11, lsl #2]
  409264:	add	x9, x8, x10
  409268:	br	x9
  40926c:	ldr	x8, [sp, #8]
  409270:	ldr	w9, [x8, #4]
  409274:	mov	w10, #0xde                  	// #222
  409278:	mul	w9, w10, w9
  40927c:	ldr	w10, [x8, #8]
  409280:	mov	w11, #0x2c3                 	// #707
  409284:	mul	w10, w11, w10
  409288:	add	w9, w9, w10
  40928c:	ldr	w10, [x8, #12]
  409290:	mov	w11, #0x47                  	// #71
  409294:	mul	w10, w11, w10
  409298:	add	w9, w9, w10
  40929c:	mov	w10, #0x3e8                 	// #1000
  4092a0:	udiv	w9, w9, w10
  4092a4:	ldr	x12, [sp, #16]
  4092a8:	str	w9, [x12]
  4092ac:	b	409380 <sqrt@plt+0x7910>
  4092b0:	ldr	x8, [sp, #8]
  4092b4:	ldr	w9, [x8, #4]
  4092b8:	mov	w10, #0xde                  	// #222
  4092bc:	mul	w9, w10, w9
  4092c0:	ldr	w10, [x8, #8]
  4092c4:	mov	w11, #0x2c3                 	// #707
  4092c8:	mul	w10, w11, w10
  4092cc:	add	w9, w9, w10
  4092d0:	ldr	w10, [x8, #12]
  4092d4:	mov	w11, #0x47                  	// #71
  4092d8:	mul	w10, w11, w10
  4092dc:	add	w9, w9, w10
  4092e0:	mov	w10, #0x3e8                 	// #1000
  4092e4:	udiv	w9, w9, w10
  4092e8:	mov	w10, #0xffff                	// #65535
  4092ec:	subs	w9, w10, w9
  4092f0:	ldr	x12, [sp, #16]
  4092f4:	str	w9, [x12]
  4092f8:	b	409380 <sqrt@plt+0x7910>
  4092fc:	ldr	x8, [sp, #8]
  409300:	ldr	w9, [x8, #4]
  409304:	mov	w10, #0xde                  	// #222
  409308:	mul	w9, w10, w9
  40930c:	ldr	w10, [x8, #8]
  409310:	mov	w11, #0x2c3                 	// #707
  409314:	mul	w10, w11, w10
  409318:	add	w9, w9, w10
  40931c:	ldr	w10, [x8, #12]
  409320:	mov	w11, #0x47                  	// #71
  409324:	mul	w10, w11, w10
  409328:	add	w9, w9, w10
  40932c:	mov	w10, #0x3e8                 	// #1000
  409330:	udiv	w9, w9, w10
  409334:	mov	w10, #0xffff                	// #65535
  409338:	subs	w9, w10, w9
  40933c:	ldr	w11, [x8, #16]
  409340:	subs	w10, w10, w11
  409344:	mul	w9, w9, w10
  409348:	ldr	x12, [sp, #16]
  40934c:	str	w9, [x12]
  409350:	b	409380 <sqrt@plt+0x7910>
  409354:	ldr	x8, [sp, #8]
  409358:	ldr	w9, [x8, #4]
  40935c:	ldr	x10, [sp, #16]
  409360:	str	w9, [x10]
  409364:	b	409380 <sqrt@plt+0x7910>
  409368:	mov	w8, wzr
  40936c:	mov	w0, w8
  409370:	mov	w1, #0x16a                 	// #362
  409374:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  409378:	add	x2, x2, #0x99c
  40937c:	bl	404300 <sqrt@plt+0x2890>
  409380:	ldp	x29, x30, [sp, #32]
  409384:	add	sp, sp, #0x30
  409388:	ret
  40938c:	sub	sp, sp, #0x30
  409390:	stp	x29, x30, [sp, #32]
  409394:	add	x29, sp, #0x20
  409398:	mov	x8, #0x1e                  	// #30
  40939c:	stur	x0, [x29, #-8]
  4093a0:	ldur	x9, [x29, #-8]
  4093a4:	mov	x0, x8
  4093a8:	str	x9, [sp, #8]
  4093ac:	bl	4016a0 <_Znam@plt>
  4093b0:	str	x0, [sp, #16]
  4093b4:	ldr	x8, [sp, #8]
  4093b8:	ldr	w10, [x8]
  4093bc:	subs	w10, w10, #0x0
  4093c0:	mov	w9, w10
  4093c4:	ubfx	x9, x9, #0, #32
  4093c8:	cmp	x9, #0x4
  4093cc:	str	x9, [sp]
  4093d0:	b.hi	409540 <sqrt@plt+0x7ad0>  // b.pmore
  4093d4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  4093d8:	add	x8, x8, #0x988
  4093dc:	ldr	x11, [sp]
  4093e0:	ldrsw	x10, [x8, x11, lsl #2]
  4093e4:	add	x9, x8, x10
  4093e8:	br	x9
  4093ec:	ldr	x0, [sp, #16]
  4093f0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  4093f4:	add	x1, x1, #0x9b8
  4093f8:	bl	4017d0 <sprintf@plt>
  4093fc:	b	409540 <sqrt@plt+0x7ad0>
  409400:	ldr	x0, [sp, #16]
  409404:	ldr	x8, [sp, #8]
  409408:	ldr	s0, [x8, #4]
  40940c:	mov	v1.16b, v0.16b
  409410:	ucvtf	d1, d1
  409414:	mov	x9, #0xffe000000000        	// #281337537757184
  409418:	movk	x9, #0x40ef, lsl #48
  40941c:	fmov	d2, x9
  409420:	fdiv	d0, d1, d2
  409424:	ldr	s3, [x8, #8]
  409428:	mov	v1.16b, v3.16b
  40942c:	ucvtf	d1, d1
  409430:	fdiv	d1, d1, d2
  409434:	ldr	s3, [x8, #12]
  409438:	mov	v4.16b, v3.16b
  40943c:	ucvtf	d4, d4
  409440:	fdiv	d2, d4, d2
  409444:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  409448:	add	x1, x1, #0x9c0
  40944c:	bl	4017d0 <sprintf@plt>
  409450:	b	409540 <sqrt@plt+0x7ad0>
  409454:	ldr	x0, [sp, #16]
  409458:	ldr	x8, [sp, #8]
  40945c:	ldr	s0, [x8, #4]
  409460:	mov	v1.16b, v0.16b
  409464:	ucvtf	d1, d1
  409468:	mov	x9, #0xffe000000000        	// #281337537757184
  40946c:	movk	x9, #0x40ef, lsl #48
  409470:	fmov	d2, x9
  409474:	fdiv	d0, d1, d2
  409478:	ldr	s3, [x8, #8]
  40947c:	mov	v1.16b, v3.16b
  409480:	ucvtf	d1, d1
  409484:	fdiv	d1, d1, d2
  409488:	ldr	s3, [x8, #12]
  40948c:	mov	v4.16b, v3.16b
  409490:	ucvtf	d4, d4
  409494:	fdiv	d2, d4, d2
  409498:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40949c:	add	x1, x1, #0x9d6
  4094a0:	bl	4017d0 <sprintf@plt>
  4094a4:	b	409540 <sqrt@plt+0x7ad0>
  4094a8:	ldr	x0, [sp, #16]
  4094ac:	ldr	x8, [sp, #8]
  4094b0:	ldr	s0, [x8, #4]
  4094b4:	mov	v1.16b, v0.16b
  4094b8:	ucvtf	d1, d1
  4094bc:	mov	x9, #0xffe000000000        	// #281337537757184
  4094c0:	movk	x9, #0x40ef, lsl #48
  4094c4:	fmov	d2, x9
  4094c8:	fdiv	d0, d1, d2
  4094cc:	ldr	s3, [x8, #8]
  4094d0:	mov	v1.16b, v3.16b
  4094d4:	ucvtf	d1, d1
  4094d8:	fdiv	d1, d1, d2
  4094dc:	ldr	s3, [x8, #12]
  4094e0:	mov	v4.16b, v3.16b
  4094e4:	ucvtf	d4, d4
  4094e8:	fdiv	d4, d4, d2
  4094ec:	ldr	s3, [x8, #16]
  4094f0:	mov	v5.16b, v3.16b
  4094f4:	ucvtf	d5, d5
  4094f8:	fdiv	d3, d5, d2
  4094fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  409500:	add	x1, x1, #0x9ec
  409504:	mov	v2.16b, v4.16b
  409508:	bl	4017d0 <sprintf@plt>
  40950c:	b	409540 <sqrt@plt+0x7ad0>
  409510:	ldr	x0, [sp, #16]
  409514:	ldr	x8, [sp, #8]
  409518:	ldr	s0, [x8, #4]
  40951c:	mov	v1.16b, v0.16b
  409520:	ucvtf	d1, d1
  409524:	mov	x9, #0xffe000000000        	// #281337537757184
  409528:	movk	x9, #0x40ef, lsl #48
  40952c:	fmov	d2, x9
  409530:	fdiv	d0, d1, d2
  409534:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  409538:	add	x1, x1, #0xa09
  40953c:	bl	4017d0 <sprintf@plt>
  409540:	ldr	x0, [sp, #16]
  409544:	ldp	x29, x30, [sp, #32]
  409548:	add	sp, sp, #0x30
  40954c:	ret
  409550:	sub	sp, sp, #0x10
  409554:	mov	x8, xzr
  409558:	str	x0, [sp, #8]
  40955c:	ldr	x9, [sp, #8]
  409560:	str	x8, [x9]
  409564:	add	sp, sp, #0x10
  409568:	ret
  40956c:	sub	sp, sp, #0x10
  409570:	str	x0, [sp, #8]
  409574:	strb	w1, [sp, #7]
  409578:	ldr	x8, [sp, #8]
  40957c:	ldrb	w9, [sp, #7]
  409580:	mov	w10, w9
  409584:	ldrb	w0, [x8, x10]
  409588:	add	sp, sp, #0x10
  40958c:	ret
  409590:	sub	sp, sp, #0x20
  409594:	str	x0, [sp, #24]
  409598:	ldr	x8, [sp, #24]
  40959c:	str	x8, [sp, #16]
  4095a0:	str	wzr, [sp, #12]
  4095a4:	ldr	w8, [sp, #12]
  4095a8:	cmp	w8, #0xff
  4095ac:	b.gt	4095d4 <sqrt@plt+0x7b64>
  4095b0:	ldr	x8, [sp, #16]
  4095b4:	ldrsw	x9, [sp, #12]
  4095b8:	add	x8, x8, x9
  4095bc:	mov	w10, #0x0                   	// #0
  4095c0:	strb	w10, [x8]
  4095c4:	ldr	w8, [sp, #12]
  4095c8:	add	w8, w8, #0x1
  4095cc:	str	w8, [sp, #12]
  4095d0:	b	4095a4 <sqrt@plt+0x7b34>
  4095d4:	add	sp, sp, #0x20
  4095d8:	ret
  4095dc:	sub	sp, sp, #0x20
  4095e0:	stp	x29, x30, [sp, #16]
  4095e4:	add	x29, sp, #0x10
  4095e8:	str	x0, [sp, #8]
  4095ec:	ldr	x0, [sp, #8]
  4095f0:	bl	409590 <sqrt@plt+0x7b20>
  4095f4:	ldp	x29, x30, [sp, #16]
  4095f8:	add	sp, sp, #0x20
  4095fc:	ret
  409600:	sub	sp, sp, #0x30
  409604:	stp	x29, x30, [sp, #32]
  409608:	add	x29, sp, #0x20
  40960c:	stur	x0, [x29, #-8]
  409610:	str	x1, [sp, #16]
  409614:	ldur	x8, [x29, #-8]
  409618:	mov	x0, x8
  40961c:	str	x8, [sp, #8]
  409620:	bl	409590 <sqrt@plt+0x7b20>
  409624:	ldr	x8, [sp, #16]
  409628:	ldrb	w9, [x8]
  40962c:	cbz	w9, 409658 <sqrt@plt+0x7be8>
  409630:	ldr	x8, [sp, #16]
  409634:	add	x9, x8, #0x1
  409638:	str	x9, [sp, #16]
  40963c:	ldrb	w10, [x8]
  409640:	mov	w8, w10
  409644:	ldr	x9, [sp, #8]
  409648:	add	x8, x9, x8
  40964c:	mov	w10, #0x1                   	// #1
  409650:	strb	w10, [x8]
  409654:	b	409624 <sqrt@plt+0x7bb4>
  409658:	ldp	x29, x30, [sp, #32]
  40965c:	add	sp, sp, #0x30
  409660:	ret
  409664:	sub	sp, sp, #0x30
  409668:	stp	x29, x30, [sp, #32]
  40966c:	add	x29, sp, #0x20
  409670:	stur	x0, [x29, #-8]
  409674:	str	x1, [sp, #16]
  409678:	ldur	x8, [x29, #-8]
  40967c:	mov	x0, x8
  409680:	str	x8, [sp, #8]
  409684:	bl	409590 <sqrt@plt+0x7b20>
  409688:	ldr	x8, [sp, #16]
  40968c:	ldrb	w9, [x8]
  409690:	cbz	w9, 4096bc <sqrt@plt+0x7c4c>
  409694:	ldr	x8, [sp, #16]
  409698:	add	x9, x8, #0x1
  40969c:	str	x9, [sp, #16]
  4096a0:	ldrb	w10, [x8]
  4096a4:	mov	w8, w10
  4096a8:	ldr	x9, [sp, #8]
  4096ac:	add	x8, x9, x8
  4096b0:	mov	w10, #0x1                   	// #1
  4096b4:	strb	w10, [x8]
  4096b8:	b	409688 <sqrt@plt+0x7c18>
  4096bc:	ldp	x29, x30, [sp, #32]
  4096c0:	add	sp, sp, #0x30
  4096c4:	ret
  4096c8:	sub	sp, sp, #0x10
  4096cc:	str	x0, [sp, #8]
  4096d0:	str	w1, [sp, #4]
  4096d4:	add	sp, sp, #0x10
  4096d8:	ret
  4096dc:	sub	sp, sp, #0x20
  4096e0:	str	x0, [sp, #24]
  4096e4:	str	x1, [sp, #16]
  4096e8:	ldr	x8, [sp, #24]
  4096ec:	str	wzr, [sp, #12]
  4096f0:	str	x8, [sp]
  4096f4:	ldr	w8, [sp, #12]
  4096f8:	cmp	w8, #0xff
  4096fc:	b.gt	409738 <sqrt@plt+0x7cc8>
  409700:	ldr	x8, [sp, #16]
  409704:	ldrsw	x9, [sp, #12]
  409708:	add	x8, x8, x9
  40970c:	ldrb	w10, [x8]
  409710:	cbz	w10, 409728 <sqrt@plt+0x7cb8>
  409714:	ldrsw	x8, [sp, #12]
  409718:	ldr	x9, [sp]
  40971c:	add	x8, x9, x8
  409720:	mov	w10, #0x1                   	// #1
  409724:	strb	w10, [x8]
  409728:	ldr	w8, [sp, #12]
  40972c:	add	w8, w8, #0x1
  409730:	str	w8, [sp, #12]
  409734:	b	4096f4 <sqrt@plt+0x7c84>
  409738:	ldr	x0, [sp]
  40973c:	add	sp, sp, #0x20
  409740:	ret
  409744:	sub	sp, sp, #0x50
  409748:	stp	x29, x30, [sp, #64]
  40974c:	add	x29, sp, #0x40
  409750:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409754:	add	x8, x8, #0xbd4
  409758:	stur	x0, [x29, #-8]
  40975c:	ldr	w9, [x8]
  409760:	cbz	w9, 409768 <sqrt@plt+0x7cf8>
  409764:	b	409a84 <sqrt@plt+0x8014>
  409768:	mov	w8, #0x1                   	// #1
  40976c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409770:	add	x9, x9, #0xbd4
  409774:	str	w8, [x9]
  409778:	stur	wzr, [x29, #-12]
  40977c:	ldur	w8, [x29, #-12]
  409780:	cmp	w8, #0xff
  409784:	b.gt	409a84 <sqrt@plt+0x8014>
  409788:	ldur	w8, [x29, #-12]
  40978c:	and	w8, w8, #0xffffff80
  409790:	mov	w9, #0x0                   	// #0
  409794:	stur	w9, [x29, #-16]
  409798:	cbnz	w8, 4097b0 <sqrt@plt+0x7d40>
  40979c:	ldur	w0, [x29, #-12]
  4097a0:	bl	4018e0 <isalpha@plt>
  4097a4:	cmp	w0, #0x0
  4097a8:	cset	w8, ne  // ne = any
  4097ac:	stur	w8, [x29, #-16]
  4097b0:	ldur	w8, [x29, #-16]
  4097b4:	and	w8, w8, #0x1
  4097b8:	ldursw	x9, [x29, #-12]
  4097bc:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4097c0:	add	x10, x10, #0xd1
  4097c4:	add	x9, x10, x9
  4097c8:	strb	w8, [x9]
  4097cc:	ldur	w8, [x29, #-12]
  4097d0:	and	w8, w8, #0xffffff80
  4097d4:	mov	w11, #0x0                   	// #0
  4097d8:	stur	w11, [x29, #-20]
  4097dc:	cbnz	w8, 4097f4 <sqrt@plt+0x7d84>
  4097e0:	ldur	w0, [x29, #-12]
  4097e4:	bl	401890 <isupper@plt>
  4097e8:	cmp	w0, #0x0
  4097ec:	cset	w8, ne  // ne = any
  4097f0:	stur	w8, [x29, #-20]
  4097f4:	ldur	w8, [x29, #-20]
  4097f8:	and	w8, w8, #0x1
  4097fc:	ldursw	x9, [x29, #-12]
  409800:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409804:	add	x10, x10, #0x1d1
  409808:	add	x9, x10, x9
  40980c:	strb	w8, [x9]
  409810:	ldur	w8, [x29, #-12]
  409814:	and	w8, w8, #0xffffff80
  409818:	mov	w11, #0x0                   	// #0
  40981c:	stur	w11, [x29, #-24]
  409820:	cbnz	w8, 409838 <sqrt@plt+0x7dc8>
  409824:	ldur	w0, [x29, #-12]
  409828:	bl	401740 <islower@plt>
  40982c:	cmp	w0, #0x0
  409830:	cset	w8, ne  // ne = any
  409834:	stur	w8, [x29, #-24]
  409838:	ldur	w8, [x29, #-24]
  40983c:	and	w8, w8, #0x1
  409840:	ldursw	x9, [x29, #-12]
  409844:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409848:	add	x10, x10, #0x2d1
  40984c:	add	x9, x10, x9
  409850:	strb	w8, [x9]
  409854:	ldur	w8, [x29, #-12]
  409858:	and	w8, w8, #0xffffff80
  40985c:	mov	w11, #0x0                   	// #0
  409860:	stur	w11, [x29, #-28]
  409864:	cbnz	w8, 40987c <sqrt@plt+0x7e0c>
  409868:	ldur	w0, [x29, #-12]
  40986c:	bl	401950 <isdigit@plt>
  409870:	cmp	w0, #0x0
  409874:	cset	w8, ne  // ne = any
  409878:	stur	w8, [x29, #-28]
  40987c:	ldur	w8, [x29, #-28]
  409880:	and	w8, w8, #0x1
  409884:	ldursw	x9, [x29, #-12]
  409888:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40988c:	add	x10, x10, #0x3d1
  409890:	add	x9, x10, x9
  409894:	strb	w8, [x9]
  409898:	ldur	w8, [x29, #-12]
  40989c:	and	w8, w8, #0xffffff80
  4098a0:	mov	w11, #0x0                   	// #0
  4098a4:	str	w11, [sp, #32]
  4098a8:	cbnz	w8, 4098c0 <sqrt@plt+0x7e50>
  4098ac:	ldur	w0, [x29, #-12]
  4098b0:	bl	4017e0 <isxdigit@plt>
  4098b4:	cmp	w0, #0x0
  4098b8:	cset	w8, ne  // ne = any
  4098bc:	str	w8, [sp, #32]
  4098c0:	ldr	w8, [sp, #32]
  4098c4:	and	w8, w8, #0x1
  4098c8:	ldursw	x9, [x29, #-12]
  4098cc:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4098d0:	add	x10, x10, #0x4d1
  4098d4:	add	x9, x10, x9
  4098d8:	strb	w8, [x9]
  4098dc:	ldur	w8, [x29, #-12]
  4098e0:	and	w8, w8, #0xffffff80
  4098e4:	mov	w11, #0x0                   	// #0
  4098e8:	str	w11, [sp, #28]
  4098ec:	cbnz	w8, 409904 <sqrt@plt+0x7e94>
  4098f0:	ldur	w0, [x29, #-12]
  4098f4:	bl	401760 <isspace@plt>
  4098f8:	cmp	w0, #0x0
  4098fc:	cset	w8, ne  // ne = any
  409900:	str	w8, [sp, #28]
  409904:	ldr	w8, [sp, #28]
  409908:	and	w8, w8, #0x1
  40990c:	ldursw	x9, [x29, #-12]
  409910:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409914:	add	x10, x10, #0x5d1
  409918:	add	x9, x10, x9
  40991c:	strb	w8, [x9]
  409920:	ldur	w8, [x29, #-12]
  409924:	and	w8, w8, #0xffffff80
  409928:	mov	w11, #0x0                   	// #0
  40992c:	str	w11, [sp, #24]
  409930:	cbnz	w8, 409948 <sqrt@plt+0x7ed8>
  409934:	ldur	w0, [x29, #-12]
  409938:	bl	401980 <ispunct@plt>
  40993c:	cmp	w0, #0x0
  409940:	cset	w8, ne  // ne = any
  409944:	str	w8, [sp, #24]
  409948:	ldr	w8, [sp, #24]
  40994c:	and	w8, w8, #0x1
  409950:	ldursw	x9, [x29, #-12]
  409954:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409958:	add	x10, x10, #0x6d1
  40995c:	add	x9, x10, x9
  409960:	strb	w8, [x9]
  409964:	ldur	w8, [x29, #-12]
  409968:	and	w8, w8, #0xffffff80
  40996c:	mov	w11, #0x0                   	// #0
  409970:	str	w11, [sp, #20]
  409974:	cbnz	w8, 40998c <sqrt@plt+0x7f1c>
  409978:	ldur	w0, [x29, #-12]
  40997c:	bl	4016f0 <isalnum@plt>
  409980:	cmp	w0, #0x0
  409984:	cset	w8, ne  // ne = any
  409988:	str	w8, [sp, #20]
  40998c:	ldr	w8, [sp, #20]
  409990:	and	w8, w8, #0x1
  409994:	ldursw	x9, [x29, #-12]
  409998:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40999c:	add	x10, x10, #0x7d1
  4099a0:	add	x9, x10, x9
  4099a4:	strb	w8, [x9]
  4099a8:	ldur	w8, [x29, #-12]
  4099ac:	and	w8, w8, #0xffffff80
  4099b0:	mov	w11, #0x0                   	// #0
  4099b4:	str	w11, [sp, #16]
  4099b8:	cbnz	w8, 4099d0 <sqrt@plt+0x7f60>
  4099bc:	ldur	w0, [x29, #-12]
  4099c0:	bl	401870 <isprint@plt>
  4099c4:	cmp	w0, #0x0
  4099c8:	cset	w8, ne  // ne = any
  4099cc:	str	w8, [sp, #16]
  4099d0:	ldr	w8, [sp, #16]
  4099d4:	and	w8, w8, #0x1
  4099d8:	ldursw	x9, [x29, #-12]
  4099dc:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4099e0:	add	x10, x10, #0x8d1
  4099e4:	add	x9, x10, x9
  4099e8:	strb	w8, [x9]
  4099ec:	ldur	w8, [x29, #-12]
  4099f0:	and	w8, w8, #0xffffff80
  4099f4:	mov	w11, #0x0                   	// #0
  4099f8:	str	w11, [sp, #12]
  4099fc:	cbnz	w8, 409a14 <sqrt@plt+0x7fa4>
  409a00:	ldur	w0, [x29, #-12]
  409a04:	bl	401830 <isgraph@plt>
  409a08:	cmp	w0, #0x0
  409a0c:	cset	w8, ne  // ne = any
  409a10:	str	w8, [sp, #12]
  409a14:	ldr	w8, [sp, #12]
  409a18:	and	w8, w8, #0x1
  409a1c:	ldursw	x9, [x29, #-12]
  409a20:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409a24:	add	x10, x10, #0x9d1
  409a28:	add	x9, x10, x9
  409a2c:	strb	w8, [x9]
  409a30:	ldur	w8, [x29, #-12]
  409a34:	and	w8, w8, #0xffffff80
  409a38:	mov	w11, #0x0                   	// #0
  409a3c:	str	w11, [sp, #8]
  409a40:	cbnz	w8, 409a58 <sqrt@plt+0x7fe8>
  409a44:	ldur	w0, [x29, #-12]
  409a48:	bl	401990 <iscntrl@plt>
  409a4c:	cmp	w0, #0x0
  409a50:	cset	w8, ne  // ne = any
  409a54:	str	w8, [sp, #8]
  409a58:	ldr	w8, [sp, #8]
  409a5c:	and	w8, w8, #0x1
  409a60:	ldursw	x9, [x29, #-12]
  409a64:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409a68:	add	x10, x10, #0xad1
  409a6c:	add	x9, x10, x9
  409a70:	strb	w8, [x9]
  409a74:	ldur	w8, [x29, #-12]
  409a78:	add	w8, w8, #0x1
  409a7c:	stur	w8, [x29, #-12]
  409a80:	b	40977c <sqrt@plt+0x7d0c>
  409a84:	ldp	x29, x30, [sp, #64]
  409a88:	add	sp, sp, #0x50
  409a8c:	ret
  409a90:	sub	sp, sp, #0x20
  409a94:	mov	w8, #0x1                   	// #1
  409a98:	str	x0, [sp, #24]
  409a9c:	str	x1, [sp, #16]
  409aa0:	ldr	x9, [sp, #24]
  409aa4:	str	w8, [x9]
  409aa8:	ldr	x10, [sp, #16]
  409aac:	str	x9, [sp, #8]
  409ab0:	cbz	x10, 409ac0 <sqrt@plt+0x8050>
  409ab4:	ldr	x8, [sp, #16]
  409ab8:	str	x8, [sp]
  409abc:	b	409acc <sqrt@plt+0x805c>
  409ac0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  409ac4:	add	x8, x8, #0xa68
  409ac8:	str	x8, [sp]
  409acc:	ldr	x8, [sp]
  409ad0:	ldr	x9, [sp, #8]
  409ad4:	str	x8, [x9, #8]
  409ad8:	add	sp, sp, #0x20
  409adc:	ret
  409ae0:	sub	sp, sp, #0x10
  409ae4:	str	x0, [sp, #8]
  409ae8:	ldr	x8, [sp, #8]
  409aec:	str	wzr, [x8]
  409af0:	add	sp, sp, #0x10
  409af4:	ret
  409af8:	sub	sp, sp, #0x10
  409afc:	mov	w8, #0x3                   	// #3
  409b00:	str	x0, [sp, #8]
  409b04:	str	w1, [sp, #4]
  409b08:	ldr	x9, [sp, #8]
  409b0c:	str	w8, [x9]
  409b10:	ldr	w8, [sp, #4]
  409b14:	str	w8, [x9, #8]
  409b18:	add	sp, sp, #0x10
  409b1c:	ret
  409b20:	sub	sp, sp, #0x10
  409b24:	mov	w8, #0x4                   	// #4
  409b28:	str	x0, [sp, #8]
  409b2c:	str	w1, [sp, #4]
  409b30:	ldr	x9, [sp, #8]
  409b34:	str	w8, [x9]
  409b38:	ldr	w8, [sp, #4]
  409b3c:	str	w8, [x9, #8]
  409b40:	add	sp, sp, #0x10
  409b44:	ret
  409b48:	sub	sp, sp, #0x10
  409b4c:	mov	w8, #0x2                   	// #2
  409b50:	str	x0, [sp, #8]
  409b54:	strb	w1, [sp, #7]
  409b58:	ldr	x9, [sp, #8]
  409b5c:	str	w8, [x9]
  409b60:	ldrb	w8, [sp, #7]
  409b64:	strb	w8, [x9, #8]
  409b68:	add	sp, sp, #0x10
  409b6c:	ret
  409b70:	sub	sp, sp, #0x10
  409b74:	mov	w8, #0x2                   	// #2
  409b78:	str	x0, [sp, #8]
  409b7c:	strb	w1, [sp, #7]
  409b80:	ldr	x9, [sp, #8]
  409b84:	str	w8, [x9]
  409b88:	ldrb	w8, [sp, #7]
  409b8c:	strb	w8, [x9, #8]
  409b90:	add	sp, sp, #0x10
  409b94:	ret
  409b98:	sub	sp, sp, #0x10
  409b9c:	mov	w8, #0x5                   	// #5
  409ba0:	str	x0, [sp, #8]
  409ba4:	str	d0, [sp]
  409ba8:	ldr	x9, [sp, #8]
  409bac:	str	w8, [x9]
  409bb0:	ldr	x10, [sp]
  409bb4:	str	x10, [x9, #8]
  409bb8:	add	sp, sp, #0x10
  409bbc:	ret
  409bc0:	sub	sp, sp, #0x10
  409bc4:	str	x0, [sp, #8]
  409bc8:	ldr	x8, [sp, #8]
  409bcc:	ldr	w9, [x8]
  409bd0:	cmp	w9, #0x0
  409bd4:	cset	w9, eq  // eq = none
  409bd8:	and	w0, w9, #0x1
  409bdc:	add	sp, sp, #0x10
  409be0:	ret
  409be4:	sub	sp, sp, #0x30
  409be8:	stp	x29, x30, [sp, #32]
  409bec:	add	x29, sp, #0x20
  409bf0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409bf4:	add	x8, x8, #0x48
  409bf8:	stur	x0, [x29, #-8]
  409bfc:	ldur	x9, [x29, #-8]
  409c00:	ldr	w10, [x9]
  409c04:	subs	w10, w10, #0x0
  409c08:	mov	w11, w10
  409c0c:	ubfx	x11, x11, #0, #32
  409c10:	cmp	x11, #0x5
  409c14:	str	x8, [sp, #16]
  409c18:	str	x9, [sp, #8]
  409c1c:	str	x11, [sp]
  409c20:	b.hi	409cc4 <sqrt@plt+0x8254>  // b.pmore
  409c24:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  409c28:	add	x8, x8, #0xa14
  409c2c:	ldr	x11, [sp]
  409c30:	ldrsw	x10, [x8, x11, lsl #2]
  409c34:	add	x9, x8, x10
  409c38:	br	x9
  409c3c:	ldr	x8, [sp, #8]
  409c40:	ldr	w0, [x8, #8]
  409c44:	bl	41126c <sqrt@plt+0xf7fc>
  409c48:	ldr	x8, [sp, #16]
  409c4c:	ldr	x1, [x8]
  409c50:	bl	4016b0 <fputs@plt>
  409c54:	b	409cc4 <sqrt@plt+0x8254>
  409c58:	ldr	x8, [sp, #8]
  409c5c:	ldr	w0, [x8, #8]
  409c60:	bl	411350 <sqrt@plt+0xf8e0>
  409c64:	ldr	x8, [sp, #16]
  409c68:	ldr	x1, [x8]
  409c6c:	bl	4016b0 <fputs@plt>
  409c70:	b	409cc4 <sqrt@plt+0x8254>
  409c74:	ldr	x8, [sp, #8]
  409c78:	ldrb	w0, [x8, #8]
  409c7c:	ldr	x9, [sp, #16]
  409c80:	ldr	x1, [x9]
  409c84:	bl	401730 <putc@plt>
  409c88:	b	409cc4 <sqrt@plt+0x8254>
  409c8c:	ldr	x8, [sp, #8]
  409c90:	ldr	x0, [x8, #8]
  409c94:	ldr	x9, [sp, #16]
  409c98:	ldr	x1, [x9]
  409c9c:	bl	4016b0 <fputs@plt>
  409ca0:	b	409cc4 <sqrt@plt+0x8254>
  409ca4:	ldr	x8, [sp, #16]
  409ca8:	ldr	x0, [x8]
  409cac:	ldr	x9, [sp, #8]
  409cb0:	ldr	d0, [x9, #8]
  409cb4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  409cb8:	add	x1, x1, #0xa6f
  409cbc:	bl	401710 <fprintf@plt>
  409cc0:	b	409cc4 <sqrt@plt+0x8254>
  409cc4:	ldp	x29, x30, [sp, #32]
  409cc8:	add	sp, sp, #0x30
  409ccc:	ret
  409cd0:	sub	sp, sp, #0x50
  409cd4:	stp	x29, x30, [sp, #64]
  409cd8:	add	x29, sp, #0x40
  409cdc:	mov	w8, #0x62                  	// #98
  409ce0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  409ce4:	add	x9, x9, #0xa72
  409ce8:	stur	x0, [x29, #-8]
  409cec:	stur	x1, [x29, #-16]
  409cf0:	stur	x2, [x29, #-24]
  409cf4:	str	x3, [sp, #32]
  409cf8:	ldur	x10, [x29, #-8]
  409cfc:	cmp	x10, #0x0
  409d00:	cset	w11, ne  // ne = any
  409d04:	and	w0, w11, #0x1
  409d08:	mov	w1, w8
  409d0c:	mov	x2, x9
  409d10:	str	x9, [sp, #16]
  409d14:	bl	404300 <sqrt@plt+0x2890>
  409d18:	ldur	x8, [x29, #-8]
  409d1c:	add	x9, x8, #0x1
  409d20:	stur	x9, [x29, #-8]
  409d24:	ldrb	w10, [x8]
  409d28:	strb	w10, [sp, #31]
  409d2c:	cbz	w10, 409e5c <sqrt@plt+0x83ec>
  409d30:	ldrb	w8, [sp, #31]
  409d34:	cmp	w8, #0x25
  409d38:	b.ne	409e44 <sqrt@plt+0x83d4>  // b.any
  409d3c:	ldur	x8, [x29, #-8]
  409d40:	add	x9, x8, #0x1
  409d44:	stur	x9, [x29, #-8]
  409d48:	ldrb	w10, [x8]
  409d4c:	strb	w10, [sp, #31]
  409d50:	ldrb	w10, [sp, #31]
  409d54:	subs	w10, w10, #0x25
  409d58:	mov	w8, w10
  409d5c:	ubfx	x8, x8, #0, #32
  409d60:	cmp	x8, #0xe
  409d64:	str	x8, [sp, #8]
  409d68:	b.hi	409e2c <sqrt@plt+0x83bc>  // b.pmore
  409d6c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  409d70:	add	x8, x8, #0xa2c
  409d74:	ldr	x11, [sp, #8]
  409d78:	ldrsw	x10, [x8, x11, lsl #2]
  409d7c:	add	x9, x8, x10
  409d80:	br	x9
  409d84:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d88:	add	x8, x8, #0x48
  409d8c:	ldr	x1, [x8]
  409d90:	mov	w0, #0x25                  	// #37
  409d94:	bl	4018a0 <fputc@plt>
  409d98:	b	409e40 <sqrt@plt+0x83d0>
  409d9c:	ldur	x0, [x29, #-16]
  409da0:	bl	409bc0 <sqrt@plt+0x8150>
  409da4:	cmp	w0, #0x0
  409da8:	cset	w8, ne  // ne = any
  409dac:	eor	w8, w8, #0x1
  409db0:	and	w0, w8, #0x1
  409db4:	mov	w1, #0x6c                  	// #108
  409db8:	ldr	x2, [sp, #16]
  409dbc:	bl	404300 <sqrt@plt+0x2890>
  409dc0:	ldur	x0, [x29, #-16]
  409dc4:	bl	409be4 <sqrt@plt+0x8174>
  409dc8:	b	409e40 <sqrt@plt+0x83d0>
  409dcc:	ldur	x0, [x29, #-24]
  409dd0:	bl	409bc0 <sqrt@plt+0x8150>
  409dd4:	cmp	w0, #0x0
  409dd8:	cset	w8, ne  // ne = any
  409ddc:	eor	w8, w8, #0x1
  409de0:	and	w0, w8, #0x1
  409de4:	mov	w1, #0x70                  	// #112
  409de8:	ldr	x2, [sp, #16]
  409dec:	bl	404300 <sqrt@plt+0x2890>
  409df0:	ldur	x0, [x29, #-24]
  409df4:	bl	409be4 <sqrt@plt+0x8174>
  409df8:	b	409e40 <sqrt@plt+0x83d0>
  409dfc:	ldr	x0, [sp, #32]
  409e00:	bl	409bc0 <sqrt@plt+0x8150>
  409e04:	cmp	w0, #0x0
  409e08:	cset	w8, ne  // ne = any
  409e0c:	eor	w8, w8, #0x1
  409e10:	and	w0, w8, #0x1
  409e14:	mov	w1, #0x74                  	// #116
  409e18:	ldr	x2, [sp, #16]
  409e1c:	bl	404300 <sqrt@plt+0x2890>
  409e20:	ldr	x0, [sp, #32]
  409e24:	bl	409be4 <sqrt@plt+0x8174>
  409e28:	b	409e40 <sqrt@plt+0x83d0>
  409e2c:	mov	w8, wzr
  409e30:	mov	w0, w8
  409e34:	mov	w1, #0x78                  	// #120
  409e38:	ldr	x2, [sp, #16]
  409e3c:	bl	404300 <sqrt@plt+0x2890>
  409e40:	b	409e58 <sqrt@plt+0x83e8>
  409e44:	ldrb	w0, [sp, #31]
  409e48:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e4c:	add	x8, x8, #0x48
  409e50:	ldr	x1, [x8]
  409e54:	bl	401730 <putc@plt>
  409e58:	b	409d18 <sqrt@plt+0x82a8>
  409e5c:	ldp	x29, x30, [sp, #64]
  409e60:	add	sp, sp, #0x50
  409e64:	ret
  409e68:	sub	sp, sp, #0x30
  409e6c:	stp	x29, x30, [sp, #32]
  409e70:	add	x29, sp, #0x20
  409e74:	mov	w8, #0x1                   	// #1
  409e78:	stur	x0, [x29, #-8]
  409e7c:	str	x1, [sp, #16]
  409e80:	str	x2, [sp, #8]
  409e84:	str	x3, [sp]
  409e88:	ldur	x1, [x29, #-8]
  409e8c:	ldr	x2, [sp, #16]
  409e90:	ldr	x3, [sp, #8]
  409e94:	ldr	x4, [sp]
  409e98:	mov	w0, w8
  409e9c:	bl	409eac <sqrt@plt+0x843c>
  409ea0:	ldp	x29, x30, [sp, #32]
  409ea4:	add	sp, sp, #0x30
  409ea8:	ret
  409eac:	sub	sp, sp, #0x40
  409eb0:	stp	x29, x30, [sp, #48]
  409eb4:	add	x29, sp, #0x30
  409eb8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409ebc:	add	x8, x8, #0x60
  409ec0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409ec4:	add	x9, x9, #0x68
  409ec8:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  409ecc:	add	x10, x10, #0x70
  409ed0:	stur	w0, [x29, #-4]
  409ed4:	stur	x1, [x29, #-16]
  409ed8:	str	x2, [sp, #24]
  409edc:	str	x3, [sp, #16]
  409ee0:	str	x4, [sp, #8]
  409ee4:	ldr	x0, [x8]
  409ee8:	ldr	x1, [x9]
  409eec:	ldr	w2, [x10]
  409ef0:	ldur	w3, [x29, #-4]
  409ef4:	ldur	x4, [x29, #-16]
  409ef8:	ldr	x5, [sp, #24]
  409efc:	ldr	x6, [sp, #16]
  409f00:	ldr	x7, [sp, #8]
  409f04:	bl	409ff8 <sqrt@plt+0x8588>
  409f08:	ldp	x29, x30, [sp, #48]
  409f0c:	add	sp, sp, #0x40
  409f10:	ret
  409f14:	sub	sp, sp, #0x30
  409f18:	stp	x29, x30, [sp, #32]
  409f1c:	add	x29, sp, #0x20
  409f20:	mov	w8, wzr
  409f24:	stur	x0, [x29, #-8]
  409f28:	str	x1, [sp, #16]
  409f2c:	str	x2, [sp, #8]
  409f30:	str	x3, [sp]
  409f34:	ldur	x1, [x29, #-8]
  409f38:	ldr	x2, [sp, #16]
  409f3c:	ldr	x3, [sp, #8]
  409f40:	ldr	x4, [sp]
  409f44:	mov	w0, w8
  409f48:	bl	409eac <sqrt@plt+0x843c>
  409f4c:	ldp	x29, x30, [sp, #32]
  409f50:	add	sp, sp, #0x30
  409f54:	ret
  409f58:	sub	sp, sp, #0x30
  409f5c:	stp	x29, x30, [sp, #32]
  409f60:	add	x29, sp, #0x20
  409f64:	mov	w8, #0x2                   	// #2
  409f68:	stur	x0, [x29, #-8]
  409f6c:	str	x1, [sp, #16]
  409f70:	str	x2, [sp, #8]
  409f74:	str	x3, [sp]
  409f78:	ldur	x1, [x29, #-8]
  409f7c:	ldr	x2, [sp, #16]
  409f80:	ldr	x3, [sp, #8]
  409f84:	ldr	x4, [sp]
  409f88:	mov	w0, w8
  409f8c:	bl	409eac <sqrt@plt+0x843c>
  409f90:	ldp	x29, x30, [sp, #32]
  409f94:	add	sp, sp, #0x30
  409f98:	ret
  409f9c:	sub	sp, sp, #0x40
  409fa0:	stp	x29, x30, [sp, #48]
  409fa4:	add	x29, sp, #0x30
  409fa8:	mov	x8, xzr
  409fac:	mov	w9, #0x1                   	// #1
  409fb0:	stur	x0, [x29, #-8]
  409fb4:	stur	w1, [x29, #-12]
  409fb8:	str	x2, [sp, #24]
  409fbc:	str	x3, [sp, #16]
  409fc0:	str	x4, [sp, #8]
  409fc4:	str	x5, [sp]
  409fc8:	ldur	x0, [x29, #-8]
  409fcc:	ldur	w2, [x29, #-12]
  409fd0:	ldr	x4, [sp, #24]
  409fd4:	ldr	x5, [sp, #16]
  409fd8:	ldr	x6, [sp, #8]
  409fdc:	ldr	x7, [sp]
  409fe0:	mov	x1, x8
  409fe4:	mov	w3, w9
  409fe8:	bl	409ff8 <sqrt@plt+0x8588>
  409fec:	ldp	x29, x30, [sp, #48]
  409ff0:	add	sp, sp, #0x40
  409ff4:	ret
  409ff8:	sub	sp, sp, #0x60
  409ffc:	stp	x29, x30, [sp, #80]
  40a000:	add	x29, sp, #0x50
  40a004:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  40a008:	add	x8, x8, #0xf0
  40a00c:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a010:	add	x9, x9, #0x48
  40a014:	stur	x0, [x29, #-8]
  40a018:	stur	x1, [x29, #-16]
  40a01c:	stur	w2, [x29, #-20]
  40a020:	stur	w3, [x29, #-24]
  40a024:	stur	x4, [x29, #-32]
  40a028:	str	x5, [sp, #40]
  40a02c:	str	x6, [sp, #32]
  40a030:	str	x7, [sp, #24]
  40a034:	str	wzr, [sp, #20]
  40a038:	ldr	x8, [x8]
  40a03c:	str	x9, [sp, #8]
  40a040:	cbz	x8, 40a06c <sqrt@plt+0x85fc>
  40a044:	ldr	x8, [sp, #8]
  40a048:	ldr	x0, [x8]
  40a04c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  40a050:	add	x9, x9, #0xf0
  40a054:	ldr	x2, [x9]
  40a058:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40a05c:	add	x1, x1, #0xa8f
  40a060:	bl	401710 <fprintf@plt>
  40a064:	mov	w10, #0x1                   	// #1
  40a068:	str	w10, [sp, #20]
  40a06c:	ldur	w8, [x29, #-20]
  40a070:	cmp	w8, #0x0
  40a074:	cset	w8, lt  // lt = tstop
  40a078:	tbnz	w8, #0, 40a0f4 <sqrt@plt+0x8684>
  40a07c:	ldur	x8, [x29, #-8]
  40a080:	cbz	x8, 40a0f4 <sqrt@plt+0x8684>
  40a084:	ldur	x0, [x29, #-8]
  40a088:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40a08c:	add	x1, x1, #0x67f
  40a090:	bl	401930 <strcmp@plt>
  40a094:	cbnz	w0, 40a0a4 <sqrt@plt+0x8634>
  40a098:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40a09c:	add	x8, x8, #0x442
  40a0a0:	stur	x8, [x29, #-8]
  40a0a4:	ldur	x8, [x29, #-16]
  40a0a8:	cbz	x8, 40a0d0 <sqrt@plt+0x8660>
  40a0ac:	ldr	x8, [sp, #8]
  40a0b0:	ldr	x0, [x8]
  40a0b4:	ldur	x2, [x29, #-8]
  40a0b8:	ldur	x3, [x29, #-16]
  40a0bc:	ldur	w4, [x29, #-20]
  40a0c0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40a0c4:	add	x1, x1, #0xa93
  40a0c8:	bl	401710 <fprintf@plt>
  40a0cc:	b	40a0ec <sqrt@plt+0x867c>
  40a0d0:	ldr	x8, [sp, #8]
  40a0d4:	ldr	x0, [x8]
  40a0d8:	ldur	x2, [x29, #-8]
  40a0dc:	ldur	w3, [x29, #-20]
  40a0e0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40a0e4:	add	x1, x1, #0xa9f
  40a0e8:	bl	401710 <fprintf@plt>
  40a0ec:	mov	w8, #0x1                   	// #1
  40a0f0:	str	w8, [sp, #20]
  40a0f4:	ldr	w8, [sp, #20]
  40a0f8:	cbz	w8, 40a110 <sqrt@plt+0x86a0>
  40a0fc:	ldr	x8, [sp, #8]
  40a100:	ldr	x1, [x8]
  40a104:	mov	w0, #0x20                  	// #32
  40a108:	bl	4018a0 <fputc@plt>
  40a10c:	str	wzr, [sp, #20]
  40a110:	ldur	w8, [x29, #-24]
  40a114:	str	w8, [sp, #4]
  40a118:	cbz	w8, 40a16c <sqrt@plt+0x86fc>
  40a11c:	b	40a120 <sqrt@plt+0x86b0>
  40a120:	ldr	w8, [sp, #4]
  40a124:	cmp	w8, #0x1
  40a128:	b.eq	40a168 <sqrt@plt+0x86f8>  // b.none
  40a12c:	b	40a130 <sqrt@plt+0x86c0>
  40a130:	ldr	w8, [sp, #4]
  40a134:	cmp	w8, #0x2
  40a138:	cset	w9, eq  // eq = none
  40a13c:	eor	w9, w9, #0x1
  40a140:	tbnz	w9, #0, 40a188 <sqrt@plt+0x8718>
  40a144:	b	40a148 <sqrt@plt+0x86d8>
  40a148:	ldr	x8, [sp, #8]
  40a14c:	ldr	x1, [x8]
  40a150:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40a154:	add	x0, x0, #0xaa6
  40a158:	bl	4016b0 <fputs@plt>
  40a15c:	mov	w9, #0x1                   	// #1
  40a160:	str	w9, [sp, #20]
  40a164:	b	40a188 <sqrt@plt+0x8718>
  40a168:	b	40a188 <sqrt@plt+0x8718>
  40a16c:	ldr	x8, [sp, #8]
  40a170:	ldr	x1, [x8]
  40a174:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40a178:	add	x0, x0, #0xab3
  40a17c:	bl	4016b0 <fputs@plt>
  40a180:	mov	w9, #0x1                   	// #1
  40a184:	str	w9, [sp, #20]
  40a188:	ldr	w8, [sp, #20]
  40a18c:	cbz	w8, 40a1a0 <sqrt@plt+0x8730>
  40a190:	ldr	x8, [sp, #8]
  40a194:	ldr	x1, [x8]
  40a198:	mov	w0, #0x20                  	// #32
  40a19c:	bl	4018a0 <fputc@plt>
  40a1a0:	ldur	x0, [x29, #-32]
  40a1a4:	ldr	x1, [sp, #40]
  40a1a8:	ldr	x2, [sp, #32]
  40a1ac:	ldr	x3, [sp, #24]
  40a1b0:	bl	409cd0 <sqrt@plt+0x8260>
  40a1b4:	ldr	x8, [sp, #8]
  40a1b8:	ldr	x1, [x8]
  40a1bc:	mov	w0, #0xa                   	// #10
  40a1c0:	bl	4018a0 <fputc@plt>
  40a1c4:	ldr	x8, [sp, #8]
  40a1c8:	ldr	x9, [x8]
  40a1cc:	mov	x0, x9
  40a1d0:	bl	4018d0 <fflush@plt>
  40a1d4:	ldur	w10, [x29, #-24]
  40a1d8:	cmp	w10, #0x2
  40a1dc:	b.ne	40a1e4 <sqrt@plt+0x8774>  // b.any
  40a1e0:	bl	40a2a8 <sqrt@plt+0x8838>
  40a1e4:	ldp	x29, x30, [sp, #80]
  40a1e8:	add	sp, sp, #0x60
  40a1ec:	ret
  40a1f0:	sub	sp, sp, #0x40
  40a1f4:	stp	x29, x30, [sp, #48]
  40a1f8:	add	x29, sp, #0x30
  40a1fc:	mov	x8, xzr
  40a200:	mov	w9, wzr
  40a204:	stur	x0, [x29, #-8]
  40a208:	stur	w1, [x29, #-12]
  40a20c:	str	x2, [sp, #24]
  40a210:	str	x3, [sp, #16]
  40a214:	str	x4, [sp, #8]
  40a218:	str	x5, [sp]
  40a21c:	ldur	x0, [x29, #-8]
  40a220:	ldur	w2, [x29, #-12]
  40a224:	ldr	x4, [sp, #24]
  40a228:	ldr	x5, [sp, #16]
  40a22c:	ldr	x6, [sp, #8]
  40a230:	ldr	x7, [sp]
  40a234:	mov	x1, x8
  40a238:	mov	w3, w9
  40a23c:	bl	409ff8 <sqrt@plt+0x8588>
  40a240:	ldp	x29, x30, [sp, #48]
  40a244:	add	sp, sp, #0x40
  40a248:	ret
  40a24c:	sub	sp, sp, #0x40
  40a250:	stp	x29, x30, [sp, #48]
  40a254:	add	x29, sp, #0x30
  40a258:	mov	x8, xzr
  40a25c:	mov	w9, #0x2                   	// #2
  40a260:	stur	x0, [x29, #-8]
  40a264:	stur	w1, [x29, #-12]
  40a268:	str	x2, [sp, #24]
  40a26c:	str	x3, [sp, #16]
  40a270:	str	x4, [sp, #8]
  40a274:	str	x5, [sp]
  40a278:	ldur	x0, [x29, #-8]
  40a27c:	ldur	w2, [x29, #-12]
  40a280:	ldr	x4, [sp, #24]
  40a284:	ldr	x5, [sp, #16]
  40a288:	ldr	x6, [sp, #8]
  40a28c:	ldr	x7, [sp]
  40a290:	mov	x1, x8
  40a294:	mov	w3, w9
  40a298:	bl	409ff8 <sqrt@plt+0x8588>
  40a29c:	ldp	x29, x30, [sp, #48]
  40a2a0:	add	sp, sp, #0x40
  40a2a4:	ret
  40a2a8:	stp	x29, x30, [sp, #-16]!
  40a2ac:	mov	x29, sp
  40a2b0:	mov	w0, #0x3                   	// #3
  40a2b4:	bl	4019f0 <exit@plt>
  40a2b8:	sub	sp, sp, #0x20
  40a2bc:	mov	w8, #0x1                   	// #1
  40a2c0:	mov	x9, xzr
  40a2c4:	str	x0, [sp, #24]
  40a2c8:	str	x1, [sp, #16]
  40a2cc:	str	x2, [sp, #8]
  40a2d0:	ldr	x10, [sp, #24]
  40a2d4:	ldr	x11, [sp, #16]
  40a2d8:	str	x11, [x10]
  40a2dc:	ldr	x11, [sp, #8]
  40a2e0:	str	x11, [x10, #8]
  40a2e4:	str	wzr, [x10, #16]
  40a2e8:	str	wzr, [x10, #20]
  40a2ec:	str	w8, [x10, #24]
  40a2f0:	str	wzr, [x10, #28]
  40a2f4:	str	x9, [x10, #32]
  40a2f8:	add	sp, sp, #0x20
  40a2fc:	ret
  40a300:	sub	sp, sp, #0x30
  40a304:	stp	x29, x30, [sp, #32]
  40a308:	add	x29, sp, #0x20
  40a30c:	stur	x0, [x29, #-8]
  40a310:	ldur	x8, [x29, #-8]
  40a314:	ldr	x9, [x8, #32]
  40a318:	str	x8, [sp, #16]
  40a31c:	str	x9, [sp, #8]
  40a320:	cbz	x9, 40a32c <sqrt@plt+0x88bc>
  40a324:	ldr	x0, [sp, #8]
  40a328:	bl	4018f0 <_ZdaPv@plt>
  40a32c:	ldr	x8, [sp, #16]
  40a330:	ldr	x0, [x8, #8]
  40a334:	bl	401780 <free@plt>
  40a338:	ldr	x8, [sp, #16]
  40a33c:	ldr	x9, [x8]
  40a340:	cbz	x9, 40a354 <sqrt@plt+0x88e4>
  40a344:	ldr	x8, [sp, #16]
  40a348:	ldr	x0, [x8]
  40a34c:	bl	401750 <fclose@plt>
  40a350:	b	40a354 <sqrt@plt+0x88e4>
  40a354:	ldp	x29, x30, [sp, #32]
  40a358:	add	sp, sp, #0x30
  40a35c:	ret
  40a360:	bl	404184 <sqrt@plt+0x2714>
  40a364:	sub	sp, sp, #0x60
  40a368:	stp	x29, x30, [sp, #80]
  40a36c:	add	x29, sp, #0x50
  40a370:	stur	x0, [x29, #-16]
  40a374:	ldur	x8, [x29, #-16]
  40a378:	ldr	x9, [x8]
  40a37c:	str	x8, [sp, #16]
  40a380:	cbnz	x9, 40a38c <sqrt@plt+0x891c>
  40a384:	stur	wzr, [x29, #-4]
  40a388:	b	40a570 <sqrt@plt+0x8b00>
  40a38c:	ldr	x8, [sp, #16]
  40a390:	ldr	x9, [x8, #32]
  40a394:	cbnz	x9, 40a3b0 <sqrt@plt+0x8940>
  40a398:	mov	x0, #0x80                  	// #128
  40a39c:	bl	4016a0 <_Znam@plt>
  40a3a0:	ldr	x8, [sp, #16]
  40a3a4:	str	x0, [x8, #32]
  40a3a8:	mov	w9, #0x80                  	// #128
  40a3ac:	str	w9, [x8, #20]
  40a3b0:	stur	wzr, [x29, #-20]
  40a3b4:	ldr	x8, [sp, #16]
  40a3b8:	ldr	x0, [x8]
  40a3bc:	bl	401850 <getc@plt>
  40a3c0:	stur	w0, [x29, #-24]
  40a3c4:	ldur	w9, [x29, #-24]
  40a3c8:	mov	w10, #0xffffffff            	// #-1
  40a3cc:	cmp	w9, w10
  40a3d0:	b.ne	40a3d8 <sqrt@plt+0x8968>  // b.any
  40a3d4:	b	40a4d4 <sqrt@plt+0x8a64>
  40a3d8:	ldur	w0, [x29, #-24]
  40a3dc:	bl	40e864 <sqrt@plt+0xcdf4>
  40a3e0:	cbz	w0, 40a420 <sqrt@plt+0x89b0>
  40a3e4:	ldur	w1, [x29, #-24]
  40a3e8:	add	x8, sp, #0x28
  40a3ec:	mov	x0, x8
  40a3f0:	str	x8, [sp, #8]
  40a3f4:	bl	409af8 <sqrt@plt+0x8088>
  40a3f8:	ldr	x0, [sp, #16]
  40a3fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40a400:	add	x1, x1, #0xb88
  40a404:	ldr	x2, [sp, #8]
  40a408:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40a40c:	add	x8, x8, #0xbd8
  40a410:	mov	x3, x8
  40a414:	mov	x4, x8
  40a418:	bl	40a580 <sqrt@plt+0x8b10>
  40a41c:	b	40a4d0 <sqrt@plt+0x8a60>
  40a420:	ldur	w8, [x29, #-20]
  40a424:	add	w8, w8, #0x1
  40a428:	ldr	x9, [sp, #16]
  40a42c:	ldr	w10, [x9, #20]
  40a430:	cmp	w8, w10
  40a434:	b.lt	40a49c <sqrt@plt+0x8a2c>  // b.tstop
  40a438:	ldr	x8, [sp, #16]
  40a43c:	ldr	x9, [x8, #32]
  40a440:	str	x9, [sp, #32]
  40a444:	ldr	w10, [x8, #20]
  40a448:	mov	w11, #0x2                   	// #2
  40a44c:	mul	w10, w10, w11
  40a450:	mov	w0, w10
  40a454:	sxtw	x0, w0
  40a458:	bl	4016a0 <_Znam@plt>
  40a45c:	ldr	x8, [sp, #16]
  40a460:	str	x0, [x8, #32]
  40a464:	ldr	x0, [x8, #32]
  40a468:	ldr	x1, [sp, #32]
  40a46c:	ldrsw	x2, [x8, #20]
  40a470:	bl	4016c0 <memcpy@plt>
  40a474:	ldr	x8, [sp, #32]
  40a478:	str	x8, [sp]
  40a47c:	cbz	x8, 40a488 <sqrt@plt+0x8a18>
  40a480:	ldr	x0, [sp]
  40a484:	bl	4018f0 <_ZdaPv@plt>
  40a488:	ldr	x8, [sp, #16]
  40a48c:	ldr	w9, [x8, #20]
  40a490:	mov	w10, #0x2                   	// #2
  40a494:	mul	w9, w9, w10
  40a498:	str	w9, [x8, #20]
  40a49c:	ldur	w8, [x29, #-24]
  40a4a0:	ldr	x9, [sp, #16]
  40a4a4:	ldr	x10, [x9, #32]
  40a4a8:	ldursw	x11, [x29, #-20]
  40a4ac:	mov	w12, w11
  40a4b0:	add	w12, w12, #0x1
  40a4b4:	stur	w12, [x29, #-20]
  40a4b8:	add	x10, x10, x11
  40a4bc:	strb	w8, [x10]
  40a4c0:	ldur	w8, [x29, #-24]
  40a4c4:	cmp	w8, #0xa
  40a4c8:	b.ne	40a4d0 <sqrt@plt+0x8a60>  // b.any
  40a4cc:	b	40a4d4 <sqrt@plt+0x8a64>
  40a4d0:	b	40a3b4 <sqrt@plt+0x8944>
  40a4d4:	ldur	w8, [x29, #-20]
  40a4d8:	cbnz	w8, 40a4e0 <sqrt@plt+0x8a70>
  40a4dc:	b	40a56c <sqrt@plt+0x8afc>
  40a4e0:	ldr	x8, [sp, #16]
  40a4e4:	ldr	x9, [x8, #32]
  40a4e8:	ldursw	x10, [x29, #-20]
  40a4ec:	add	x9, x9, x10
  40a4f0:	mov	w11, #0x0                   	// #0
  40a4f4:	strb	w11, [x9]
  40a4f8:	ldr	w11, [x8, #16]
  40a4fc:	add	w11, w11, #0x1
  40a500:	str	w11, [x8, #16]
  40a504:	ldr	x9, [x8, #32]
  40a508:	str	x9, [sp, #24]
  40a50c:	ldr	x8, [sp, #24]
  40a510:	ldrb	w1, [x8]
  40a514:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40a518:	add	x0, x0, #0x5d1
  40a51c:	bl	40956c <sqrt@plt+0x7afc>
  40a520:	cbz	w0, 40a534 <sqrt@plt+0x8ac4>
  40a524:	ldr	x8, [sp, #24]
  40a528:	add	x8, x8, #0x1
  40a52c:	str	x8, [sp, #24]
  40a530:	b	40a50c <sqrt@plt+0x8a9c>
  40a534:	ldr	x8, [sp, #24]
  40a538:	ldrb	w9, [x8]
  40a53c:	cbz	w9, 40a568 <sqrt@plt+0x8af8>
  40a540:	ldr	x8, [sp, #16]
  40a544:	ldr	w9, [x8, #24]
  40a548:	cbz	w9, 40a55c <sqrt@plt+0x8aec>
  40a54c:	ldr	x8, [sp, #24]
  40a550:	ldrb	w9, [x8]
  40a554:	cmp	w9, #0x23
  40a558:	b.eq	40a568 <sqrt@plt+0x8af8>  // b.none
  40a55c:	mov	w8, #0x1                   	// #1
  40a560:	stur	w8, [x29, #-4]
  40a564:	b	40a570 <sqrt@plt+0x8b00>
  40a568:	b	40a3b0 <sqrt@plt+0x8940>
  40a56c:	stur	wzr, [x29, #-4]
  40a570:	ldur	w0, [x29, #-4]
  40a574:	ldp	x29, x30, [sp, #80]
  40a578:	add	sp, sp, #0x60
  40a57c:	ret
  40a580:	sub	sp, sp, #0x40
  40a584:	stp	x29, x30, [sp, #48]
  40a588:	add	x29, sp, #0x30
  40a58c:	stur	x0, [x29, #-8]
  40a590:	stur	x1, [x29, #-16]
  40a594:	str	x2, [sp, #24]
  40a598:	str	x3, [sp, #16]
  40a59c:	str	x4, [sp, #8]
  40a5a0:	ldur	x8, [x29, #-8]
  40a5a4:	ldr	w9, [x8, #28]
  40a5a8:	str	x8, [sp]
  40a5ac:	cbnz	w9, 40a5d0 <sqrt@plt+0x8b60>
  40a5b0:	ldr	x8, [sp]
  40a5b4:	ldr	x0, [x8, #8]
  40a5b8:	ldr	w1, [x8, #16]
  40a5bc:	ldur	x2, [x29, #-16]
  40a5c0:	ldr	x3, [sp, #24]
  40a5c4:	ldr	x4, [sp, #16]
  40a5c8:	ldr	x5, [sp, #8]
  40a5cc:	bl	409f9c <sqrt@plt+0x852c>
  40a5d0:	ldp	x29, x30, [sp, #48]
  40a5d4:	add	sp, sp, #0x40
  40a5d8:	ret
  40a5dc:	sub	sp, sp, #0x50
  40a5e0:	stp	x29, x30, [sp, #64]
  40a5e4:	add	x29, sp, #0x40
  40a5e8:	stur	x0, [x29, #-16]
  40a5ec:	ldur	x0, [x29, #-16]
  40a5f0:	bl	4128b4 <sqrt@plt+0x10e44>
  40a5f4:	stur	x0, [x29, #-24]
  40a5f8:	ldur	x8, [x29, #-24]
  40a5fc:	cbz	x8, 40a7f4 <sqrt@plt+0x8d84>
  40a600:	ldur	x8, [x29, #-24]
  40a604:	ldrb	w9, [x8]
  40a608:	cmp	w9, #0x63
  40a60c:	b.ne	40a754 <sqrt@plt+0x8ce4>  // b.any
  40a610:	ldur	x8, [x29, #-24]
  40a614:	ldrb	w9, [x8, #1]
  40a618:	cmp	w9, #0x68
  40a61c:	b.ne	40a754 <sqrt@plt+0x8ce4>  // b.any
  40a620:	ldur	x8, [x29, #-24]
  40a624:	ldrb	w9, [x8, #2]
  40a628:	cmp	w9, #0x61
  40a62c:	b.ne	40a754 <sqrt@plt+0x8ce4>  // b.any
  40a630:	ldur	x8, [x29, #-24]
  40a634:	ldrb	w9, [x8, #3]
  40a638:	cmp	w9, #0x72
  40a63c:	b.ne	40a754 <sqrt@plt+0x8ce4>  // b.any
  40a640:	ldur	x8, [x29, #-24]
  40a644:	ldrb	w9, [x8, #4]
  40a648:	cmp	w9, #0x30
  40a64c:	b.lt	40a754 <sqrt@plt+0x8ce4>  // b.tstop
  40a650:	ldur	x8, [x29, #-24]
  40a654:	ldrb	w9, [x8, #4]
  40a658:	cmp	w9, #0x39
  40a65c:	b.gt	40a754 <sqrt@plt+0x8ce4>
  40a660:	ldur	x8, [x29, #-24]
  40a664:	ldrb	w9, [x8, #4]
  40a668:	subs	w9, w9, #0x30
  40a66c:	stur	w9, [x29, #-28]
  40a670:	ldur	x8, [x29, #-24]
  40a674:	ldrb	w9, [x8, #5]
  40a678:	cbnz	w9, 40a688 <sqrt@plt+0x8c18>
  40a67c:	ldur	w8, [x29, #-28]
  40a680:	stur	w8, [x29, #-4]
  40a684:	b	40a7fc <sqrt@plt+0x8d8c>
  40a688:	ldur	w8, [x29, #-28]
  40a68c:	cmp	w8, #0x0
  40a690:	cset	w8, le
  40a694:	tbnz	w8, #0, 40a754 <sqrt@plt+0x8ce4>
  40a698:	ldur	x8, [x29, #-24]
  40a69c:	ldrb	w9, [x8, #5]
  40a6a0:	cmp	w9, #0x30
  40a6a4:	b.lt	40a754 <sqrt@plt+0x8ce4>  // b.tstop
  40a6a8:	ldur	x8, [x29, #-24]
  40a6ac:	ldrb	w9, [x8, #5]
  40a6b0:	cmp	w9, #0x39
  40a6b4:	b.gt	40a754 <sqrt@plt+0x8ce4>
  40a6b8:	ldur	w8, [x29, #-28]
  40a6bc:	mov	w9, #0xa                   	// #10
  40a6c0:	mul	w8, w9, w8
  40a6c4:	ldur	x10, [x29, #-24]
  40a6c8:	ldrb	w9, [x10, #5]
  40a6cc:	subs	w9, w9, #0x30
  40a6d0:	add	w8, w8, w9
  40a6d4:	stur	w8, [x29, #-28]
  40a6d8:	ldur	x10, [x29, #-24]
  40a6dc:	ldrb	w8, [x10, #6]
  40a6e0:	cbnz	w8, 40a6f0 <sqrt@plt+0x8c80>
  40a6e4:	ldur	w8, [x29, #-28]
  40a6e8:	stur	w8, [x29, #-4]
  40a6ec:	b	40a7fc <sqrt@plt+0x8d8c>
  40a6f0:	ldur	x8, [x29, #-24]
  40a6f4:	ldrb	w9, [x8, #6]
  40a6f8:	cmp	w9, #0x30
  40a6fc:	b.lt	40a754 <sqrt@plt+0x8ce4>  // b.tstop
  40a700:	ldur	x8, [x29, #-24]
  40a704:	ldrb	w9, [x8, #6]
  40a708:	cmp	w9, #0x39
  40a70c:	b.gt	40a754 <sqrt@plt+0x8ce4>
  40a710:	ldur	w8, [x29, #-28]
  40a714:	mov	w9, #0xa                   	// #10
  40a718:	mul	w8, w9, w8
  40a71c:	ldur	x10, [x29, #-24]
  40a720:	ldrb	w9, [x10, #6]
  40a724:	subs	w9, w9, #0x30
  40a728:	add	w8, w8, w9
  40a72c:	stur	w8, [x29, #-28]
  40a730:	ldur	x10, [x29, #-24]
  40a734:	ldrb	w8, [x10, #7]
  40a738:	cbnz	w8, 40a754 <sqrt@plt+0x8ce4>
  40a73c:	ldur	w8, [x29, #-28]
  40a740:	cmp	w8, #0x80
  40a744:	b.ge	40a754 <sqrt@plt+0x8ce4>  // b.tcont
  40a748:	ldur	w8, [x29, #-28]
  40a74c:	stur	w8, [x29, #-4]
  40a750:	b	40a7fc <sqrt@plt+0x8d8c>
  40a754:	ldur	x0, [x29, #-24]
  40a758:	bl	414314 <_ZdlPvm@@Base+0x16a4>
  40a75c:	cbz	x0, 40a77c <sqrt@plt+0x8d0c>
  40a760:	ldur	x8, [x29, #-24]
  40a764:	add	x0, x8, #0x1
  40a768:	add	x1, sp, #0x18
  40a76c:	mov	w2, #0x10                  	// #16
  40a770:	bl	401770 <strtol@plt>
  40a774:	stur	w0, [x29, #-4]
  40a778:	b	40a7fc <sqrt@plt+0x8d8c>
  40a77c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40a780:	add	x8, x8, #0xb44
  40a784:	ldrh	w9, [x8]
  40a788:	add	x10, sp, #0x14
  40a78c:	strh	w9, [sp, #20]
  40a790:	ldrb	w9, [x8, #2]
  40a794:	strb	w9, [x10, #2]
  40a798:	ldur	x8, [x29, #-24]
  40a79c:	ldrb	w9, [x8, #1]
  40a7a0:	cbnz	w9, 40a7b8 <sqrt@plt+0x8d48>
  40a7a4:	ldur	x8, [x29, #-24]
  40a7a8:	ldrb	w9, [x8]
  40a7ac:	add	x8, sp, #0x14
  40a7b0:	strb	w9, [x8, #1]
  40a7b4:	stur	x8, [x29, #-24]
  40a7b8:	ldur	x0, [x29, #-24]
  40a7bc:	bl	411210 <sqrt@plt+0xf7a0>
  40a7c0:	str	x0, [sp, #8]
  40a7c4:	ldr	x8, [sp, #8]
  40a7c8:	cbz	x8, 40a7f4 <sqrt@plt+0x8d84>
  40a7cc:	ldr	x0, [sp, #8]
  40a7d0:	mov	w1, #0x5f                  	// #95
  40a7d4:	bl	401790 <strchr@plt>
  40a7d8:	cbnz	x0, 40a7f4 <sqrt@plt+0x8d84>
  40a7dc:	ldr	x0, [sp, #8]
  40a7e0:	mov	x1, sp
  40a7e4:	mov	w2, #0x10                  	// #16
  40a7e8:	bl	401770 <strtol@plt>
  40a7ec:	stur	w0, [x29, #-4]
  40a7f0:	b	40a7fc <sqrt@plt+0x8d8c>
  40a7f4:	mov	w8, #0xffffffff            	// #-1
  40a7f8:	stur	w8, [x29, #-4]
  40a7fc:	ldur	w0, [x29, #-4]
  40a800:	ldp	x29, x30, [sp, #64]
  40a804:	add	sp, sp, #0x50
  40a808:	ret
  40a80c:	sub	sp, sp, #0x40
  40a810:	stp	x29, x30, [sp, #48]
  40a814:	add	x29, sp, #0x30
  40a818:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40a81c:	add	x8, x8, #0xb48
  40a820:	add	x8, x8, #0x10
  40a824:	mov	x9, xzr
  40a828:	fmov	d0, xzr
  40a82c:	stur	x0, [x29, #-8]
  40a830:	stur	x1, [x29, #-16]
  40a834:	ldur	x10, [x29, #-8]
  40a838:	str	x8, [x10]
  40a83c:	str	wzr, [x10, #8]
  40a840:	str	x9, [x10, #16]
  40a844:	str	wzr, [x10, #24]
  40a848:	str	wzr, [x10, #28]
  40a84c:	str	x9, [x10, #64]
  40a850:	str	wzr, [x10, #72]
  40a854:	str	x9, [x10, #80]
  40a858:	str	wzr, [x10, #88]
  40a85c:	str	wzr, [x10, #92]
  40a860:	str	x9, [x10, #96]
  40a864:	ldur	x0, [x29, #-16]
  40a868:	str	x9, [sp, #24]
  40a86c:	str	d0, [sp, #16]
  40a870:	str	x10, [sp, #8]
  40a874:	bl	401700 <strlen@plt>
  40a878:	add	x0, x0, #0x1
  40a87c:	bl	4016a0 <_Znam@plt>
  40a880:	ldr	x8, [sp, #8]
  40a884:	str	x0, [x8, #32]
  40a888:	ldr	x0, [x8, #32]
  40a88c:	ldur	x1, [x29, #-16]
  40a890:	bl	4017b0 <strcpy@plt>
  40a894:	ldr	x8, [sp, #24]
  40a898:	ldr	x9, [sp, #8]
  40a89c:	str	x8, [x9, #40]
  40a8a0:	ldr	d0, [sp, #16]
  40a8a4:	str	d0, [x9, #48]
  40a8a8:	str	wzr, [x9, #56]
  40a8ac:	ldp	x29, x30, [sp, #48]
  40a8b0:	add	sp, sp, #0x40
  40a8b4:	ret
  40a8b8:	sub	sp, sp, #0x80
  40a8bc:	stp	x29, x30, [sp, #112]
  40a8c0:	add	x29, sp, #0x70
  40a8c4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40a8c8:	add	x8, x8, #0xb48
  40a8cc:	add	x8, x8, #0x10
  40a8d0:	stur	x0, [x29, #-8]
  40a8d4:	ldur	x9, [x29, #-8]
  40a8d8:	str	x8, [x9]
  40a8dc:	stur	wzr, [x29, #-12]
  40a8e0:	stur	x9, [x29, #-48]
  40a8e4:	ldur	w8, [x29, #-12]
  40a8e8:	ldur	x9, [x29, #-48]
  40a8ec:	ldr	w10, [x9, #88]
  40a8f0:	cmp	w8, w10
  40a8f4:	b.ge	40a954 <sqrt@plt+0x8ee4>  // b.tcont
  40a8f8:	ldur	x8, [x29, #-48]
  40a8fc:	ldr	x9, [x8, #80]
  40a900:	ldursw	x10, [x29, #-12]
  40a904:	mov	x11, #0x28                  	// #40
  40a908:	mul	x10, x11, x10
  40a90c:	add	x9, x9, x10
  40a910:	ldr	x9, [x9, #32]
  40a914:	cbz	x9, 40a944 <sqrt@plt+0x8ed4>
  40a918:	ldur	x8, [x29, #-48]
  40a91c:	ldr	x9, [x8, #80]
  40a920:	ldursw	x10, [x29, #-12]
  40a924:	mov	x11, #0x28                  	// #40
  40a928:	mul	x10, x11, x10
  40a92c:	add	x9, x9, x10
  40a930:	ldr	x9, [x9, #32]
  40a934:	str	x9, [sp, #56]
  40a938:	cbz	x9, 40a944 <sqrt@plt+0x8ed4>
  40a93c:	ldr	x0, [sp, #56]
  40a940:	bl	4018f0 <_ZdaPv@plt>
  40a944:	ldur	w8, [x29, #-12]
  40a948:	add	w8, w8, #0x1
  40a94c:	stur	w8, [x29, #-12]
  40a950:	b	40a8e4 <sqrt@plt+0x8e74>
  40a954:	ldur	x8, [x29, #-48]
  40a958:	ldr	x9, [x8, #80]
  40a95c:	str	x9, [sp, #48]
  40a960:	cbz	x9, 40a96c <sqrt@plt+0x8efc>
  40a964:	ldr	x0, [sp, #48]
  40a968:	bl	4018f0 <_ZdaPv@plt>
  40a96c:	ldur	x8, [x29, #-48]
  40a970:	ldr	x9, [x8, #64]
  40a974:	str	x9, [sp, #40]
  40a978:	cbz	x9, 40a984 <sqrt@plt+0x8f14>
  40a97c:	ldr	x0, [sp, #40]
  40a980:	bl	4018f0 <_ZdaPv@plt>
  40a984:	ldur	x8, [x29, #-48]
  40a988:	ldr	x9, [x8, #16]
  40a98c:	cbz	x9, 40aa1c <sqrt@plt+0x8fac>
  40a990:	stur	wzr, [x29, #-16]
  40a994:	ldur	w8, [x29, #-16]
  40a998:	cmp	w8, #0x1f7
  40a99c:	b.ge	40aa04 <sqrt@plt+0x8f94>  // b.tcont
  40a9a0:	ldur	x8, [x29, #-48]
  40a9a4:	ldr	x9, [x8, #16]
  40a9a8:	ldursw	x10, [x29, #-16]
  40a9ac:	mov	x11, #0x8                   	// #8
  40a9b0:	mul	x10, x11, x10
  40a9b4:	add	x9, x9, x10
  40a9b8:	ldr	x9, [x9]
  40a9bc:	stur	x9, [x29, #-24]
  40a9c0:	ldur	x8, [x29, #-24]
  40a9c4:	cbz	x8, 40a9f4 <sqrt@plt+0x8f84>
  40a9c8:	ldur	x8, [x29, #-24]
  40a9cc:	stur	x8, [x29, #-32]
  40a9d0:	ldur	x8, [x29, #-24]
  40a9d4:	ldr	x8, [x8, #24]
  40a9d8:	stur	x8, [x29, #-24]
  40a9dc:	ldur	x8, [x29, #-32]
  40a9e0:	str	x8, [sp, #32]
  40a9e4:	cbz	x8, 40a9f0 <sqrt@plt+0x8f80>
  40a9e8:	ldr	x0, [sp, #32]
  40a9ec:	bl	412c44 <_ZdlPv@@Base>
  40a9f0:	b	40a9c0 <sqrt@plt+0x8f50>
  40a9f4:	ldur	w8, [x29, #-16]
  40a9f8:	add	w8, w8, #0x1
  40a9fc:	stur	w8, [x29, #-16]
  40aa00:	b	40a994 <sqrt@plt+0x8f24>
  40aa04:	ldur	x8, [x29, #-48]
  40aa08:	ldr	x9, [x8, #16]
  40aa0c:	str	x9, [sp, #24]
  40aa10:	cbz	x9, 40aa1c <sqrt@plt+0x8fac>
  40aa14:	ldr	x0, [sp, #24]
  40aa18:	bl	4018f0 <_ZdaPv@plt>
  40aa1c:	ldur	x8, [x29, #-48]
  40aa20:	ldr	x9, [x8, #32]
  40aa24:	str	x9, [sp, #16]
  40aa28:	cbz	x9, 40aa34 <sqrt@plt+0x8fc4>
  40aa2c:	ldr	x0, [sp, #16]
  40aa30:	bl	4018f0 <_ZdaPv@plt>
  40aa34:	ldur	x8, [x29, #-48]
  40aa38:	ldr	x9, [x8, #40]
  40aa3c:	str	x9, [sp, #8]
  40aa40:	cbz	x9, 40aa4c <sqrt@plt+0x8fdc>
  40aa44:	ldr	x0, [sp, #8]
  40aa48:	bl	4018f0 <_ZdaPv@plt>
  40aa4c:	ldur	x8, [x29, #-48]
  40aa50:	ldr	x9, [x8, #96]
  40aa54:	cbz	x9, 40aa98 <sqrt@plt+0x9028>
  40aa58:	ldur	x8, [x29, #-48]
  40aa5c:	ldr	x9, [x8, #96]
  40aa60:	stur	x9, [x29, #-40]
  40aa64:	ldr	x9, [x8, #96]
  40aa68:	ldr	x9, [x9]
  40aa6c:	str	x9, [x8, #96]
  40aa70:	ldur	x9, [x29, #-40]
  40aa74:	str	x9, [sp]
  40aa78:	cbz	x9, 40aa94 <sqrt@plt+0x9024>
  40aa7c:	ldr	x0, [sp]
  40aa80:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40aa84:	add	x8, x8, #0xf34
  40aa88:	blr	x8
  40aa8c:	ldr	x0, [sp]
  40aa90:	bl	412c44 <_ZdlPv@@Base>
  40aa94:	b	40aa4c <sqrt@plt+0x8fdc>
  40aa98:	ldp	x29, x30, [sp, #112]
  40aa9c:	add	sp, sp, #0x80
  40aaa0:	ret
  40aaa4:	sub	sp, sp, #0x20
  40aaa8:	stp	x29, x30, [sp, #16]
  40aaac:	add	x29, sp, #0x10
  40aab0:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40aab4:	add	x8, x8, #0x8b8
  40aab8:	str	x0, [sp, #8]
  40aabc:	ldr	x9, [sp, #8]
  40aac0:	mov	x0, x9
  40aac4:	str	x9, [sp]
  40aac8:	blr	x8
  40aacc:	ldr	x0, [sp]
  40aad0:	bl	412c44 <_ZdlPv@@Base>
  40aad4:	ldp	x29, x30, [sp, #16]
  40aad8:	add	sp, sp, #0x20
  40aadc:	ret
  40aae0:	sub	sp, sp, #0x40
  40aae4:	stp	x29, x30, [sp, #48]
  40aae8:	add	x29, sp, #0x30
  40aaec:	fmov	d0, xzr
  40aaf0:	stur	x0, [x29, #-16]
  40aaf4:	sturb	w1, [x29, #-17]
  40aaf8:	str	d0, [sp, #16]
  40aafc:	ldurb	w8, [x29, #-17]
  40ab00:	subs	w8, w8, #0x50
  40ab04:	mov	w9, w8
  40ab08:	ubfx	x9, x9, #0, #32
  40ab0c:	cmp	x9, #0x20
  40ab10:	str	x9, [sp, #8]
  40ab14:	b.hi	40ab74 <sqrt@plt+0x9104>  // b.pmore
  40ab18:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40ab1c:	add	x8, x8, #0xac0
  40ab20:	ldr	x11, [sp, #8]
  40ab24:	ldrsw	x10, [x8, x11, lsl #2]
  40ab28:	add	x9, x8, x10
  40ab2c:	br	x9
  40ab30:	fmov	d0, #1.000000000000000000e+00
  40ab34:	str	d0, [sp, #16]
  40ab38:	b	40ab8c <sqrt@plt+0x911c>
  40ab3c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40ab40:	fmov	d0, x8
  40ab44:	str	d0, [sp, #16]
  40ab48:	b	40ab8c <sqrt@plt+0x911c>
  40ab4c:	fmov	d0, #6.000000000000000000e+00
  40ab50:	str	d0, [sp, #16]
  40ab54:	b	40ab8c <sqrt@plt+0x911c>
  40ab58:	mov	x8, #0xb852                	// #47186
  40ab5c:	movk	x8, #0x851e, lsl #16
  40ab60:	movk	x8, #0x51eb, lsl #32
  40ab64:	movk	x8, #0x4004, lsl #48
  40ab68:	fmov	d0, x8
  40ab6c:	str	d0, [sp, #16]
  40ab70:	b	40ab8c <sqrt@plt+0x911c>
  40ab74:	mov	w8, wzr
  40ab78:	mov	w0, w8
  40ab7c:	mov	w1, #0x11f                 	// #287
  40ab80:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40ab84:	add	x2, x2, #0xbaa
  40ab88:	bl	404300 <sqrt@plt+0x2890>
  40ab8c:	ldr	d0, [sp, #16]
  40ab90:	fcmp	d0, #0.0
  40ab94:	cset	w8, ne  // ne = any
  40ab98:	tbnz	w8, #0, 40aba0 <sqrt@plt+0x9130>
  40ab9c:	b	40abc0 <sqrt@plt+0x9150>
  40aba0:	ldr	d0, [sp, #16]
  40aba4:	ldur	x8, [x29, #-16]
  40aba8:	ldr	d1, [x8]
  40abac:	fdiv	d0, d1, d0
  40abb0:	str	d0, [x8]
  40abb4:	mov	w9, #0x1                   	// #1
  40abb8:	stur	w9, [x29, #-4]
  40abbc:	b	40abc4 <sqrt@plt+0x9154>
  40abc0:	stur	wzr, [x29, #-4]
  40abc4:	ldur	w0, [x29, #-4]
  40abc8:	ldp	x29, x30, [sp, #48]
  40abcc:	add	sp, sp, #0x40
  40abd0:	ret
  40abd4:	sub	sp, sp, #0x60
  40abd8:	stp	x29, x30, [sp, #80]
  40abdc:	add	x29, sp, #0x50
  40abe0:	mov	x8, #0x2d18                	// #11544
  40abe4:	movk	x8, #0x5444, lsl #16
  40abe8:	movk	x8, #0x21fb, lsl #32
  40abec:	movk	x8, #0x4009, lsl #48
  40abf0:	fmov	d0, x8
  40abf4:	mov	x8, #0x800000000000        	// #140737488355328
  40abf8:	movk	x8, #0x4066, lsl #48
  40abfc:	fmov	d1, x8
  40ac00:	fmov	d2, #5.000000000000000000e-01
  40ac04:	stur	x0, [x29, #-8]
  40ac08:	stur	x1, [x29, #-16]
  40ac0c:	stur	w2, [x29, #-20]
  40ac10:	stur	w3, [x29, #-24]
  40ac14:	ldur	x8, [x29, #-8]
  40ac18:	ldur	x1, [x29, #-16]
  40ac1c:	ldur	w2, [x29, #-20]
  40ac20:	mov	x0, x8
  40ac24:	str	d0, [sp, #40]
  40ac28:	str	d1, [sp, #32]
  40ac2c:	str	d2, [sp, #24]
  40ac30:	str	x8, [sp, #16]
  40ac34:	bl	40ac94 <sqrt@plt+0x9224>
  40ac38:	stur	w0, [x29, #-28]
  40ac3c:	ldur	w9, [x29, #-28]
  40ac40:	scvtf	d0, w9
  40ac44:	ldr	x8, [sp, #16]
  40ac48:	ldr	d1, [x8, #48]
  40ac4c:	ldur	w9, [x29, #-24]
  40ac50:	scvtf	d2, w9
  40ac54:	fadd	d1, d1, d2
  40ac58:	ldr	d2, [sp, #40]
  40ac5c:	fmul	d1, d1, d2
  40ac60:	ldr	d3, [sp, #32]
  40ac64:	fdiv	d1, d1, d3
  40ac68:	str	d0, [sp, #8]
  40ac6c:	mov	v0.16b, v1.16b
  40ac70:	bl	4019e0 <tan@plt>
  40ac74:	ldr	d1, [sp, #8]
  40ac78:	fmul	d0, d1, d0
  40ac7c:	ldr	d2, [sp, #24]
  40ac80:	fadd	d0, d0, d2
  40ac84:	fcvtzs	w0, d0
  40ac88:	ldp	x29, x30, [sp, #80]
  40ac8c:	add	sp, sp, #0x60
  40ac90:	ret
  40ac94:	sub	sp, sp, #0x50
  40ac98:	stp	x29, x30, [sp, #64]
  40ac9c:	add	x29, sp, #0x40
  40aca0:	mov	w8, #0x190                 	// #400
  40aca4:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40aca8:	add	x9, x9, #0xbaa
  40acac:	stur	x0, [x29, #-16]
  40acb0:	stur	x1, [x29, #-24]
  40acb4:	stur	w2, [x29, #-28]
  40acb8:	ldur	x10, [x29, #-16]
  40acbc:	ldur	x0, [x29, #-24]
  40acc0:	str	w8, [sp, #28]
  40acc4:	str	x9, [sp, #16]
  40acc8:	str	x10, [sp, #8]
  40accc:	bl	40e8b4 <sqrt@plt+0xce44>
  40acd0:	str	w0, [sp, #32]
  40acd4:	ldr	w8, [sp, #32]
  40acd8:	cmp	w8, #0x0
  40acdc:	cset	w8, ge  // ge = tcont
  40ace0:	and	w0, w8, #0x1
  40ace4:	ldr	w1, [sp, #28]
  40ace8:	ldr	x2, [sp, #16]
  40acec:	bl	404300 <sqrt@plt+0x2890>
  40acf0:	ldr	w8, [sp, #32]
  40acf4:	ldr	x9, [sp, #8]
  40acf8:	ldr	w11, [x9, #72]
  40acfc:	cmp	w8, w11
  40ad00:	b.ge	40ad58 <sqrt@plt+0x92e8>  // b.tcont
  40ad04:	ldr	x8, [sp, #8]
  40ad08:	ldr	x9, [x8, #64]
  40ad0c:	ldrsw	x10, [sp, #32]
  40ad10:	ldr	w11, [x9, x10, lsl #2]
  40ad14:	cmp	w11, #0x0
  40ad18:	cset	w11, lt  // lt = tstop
  40ad1c:	tbnz	w11, #0, 40ad58 <sqrt@plt+0x92e8>
  40ad20:	ldr	x8, [sp, #8]
  40ad24:	ldr	x9, [x8, #80]
  40ad28:	ldr	x10, [x8, #64]
  40ad2c:	ldrsw	x11, [sp, #32]
  40ad30:	ldrsw	x10, [x10, x11, lsl #2]
  40ad34:	mov	x11, #0x28                  	// #40
  40ad38:	mul	x10, x11, x10
  40ad3c:	add	x9, x9, x10
  40ad40:	ldr	w1, [x9, #12]
  40ad44:	ldur	w2, [x29, #-28]
  40ad48:	mov	x0, x8
  40ad4c:	bl	40e8e4 <sqrt@plt+0xce74>
  40ad50:	stur	w0, [x29, #-4]
  40ad54:	b	40ad74 <sqrt@plt+0x9304>
  40ad58:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40ad5c:	add	x8, x8, #0xc30
  40ad60:	ldr	w9, [x8]
  40ad64:	cbz	w9, 40ad70 <sqrt@plt+0x9300>
  40ad68:	stur	wzr, [x29, #-4]
  40ad6c:	b	40ad74 <sqrt@plt+0x9304>
  40ad70:	bl	4019a0 <abort@plt>
  40ad74:	ldur	w0, [x29, #-4]
  40ad78:	ldp	x29, x30, [sp, #64]
  40ad7c:	add	sp, sp, #0x50
  40ad80:	ret
  40ad84:	sub	sp, sp, #0x40
  40ad88:	stp	x29, x30, [sp, #48]
  40ad8c:	add	x29, sp, #0x30
  40ad90:	mov	w8, #0x132                 	// #306
  40ad94:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40ad98:	add	x2, x2, #0xbaa
  40ad9c:	stur	x0, [x29, #-16]
  40ada0:	str	x1, [sp, #24]
  40ada4:	ldur	x9, [x29, #-16]
  40ada8:	ldr	x0, [sp, #24]
  40adac:	str	w8, [sp, #16]
  40adb0:	str	x2, [sp, #8]
  40adb4:	str	x9, [sp]
  40adb8:	bl	40e8b4 <sqrt@plt+0xce44>
  40adbc:	str	w0, [sp, #20]
  40adc0:	ldr	w8, [sp, #20]
  40adc4:	cmp	w8, #0x0
  40adc8:	cset	w8, ge  // ge = tcont
  40adcc:	and	w0, w8, #0x1
  40add0:	ldr	w1, [sp, #16]
  40add4:	ldr	x2, [sp, #8]
  40add8:	bl	404300 <sqrt@plt+0x2890>
  40addc:	ldr	w8, [sp, #20]
  40ade0:	ldr	x9, [sp]
  40ade4:	ldr	w10, [x9, #72]
  40ade8:	cmp	w8, w10
  40adec:	b.ge	40ae18 <sqrt@plt+0x93a8>  // b.tcont
  40adf0:	ldr	x8, [sp]
  40adf4:	ldr	x9, [x8, #64]
  40adf8:	ldrsw	x10, [sp, #20]
  40adfc:	ldr	w11, [x9, x10, lsl #2]
  40ae00:	cmp	w11, #0x0
  40ae04:	cset	w11, lt  // lt = tstop
  40ae08:	tbnz	w11, #0, 40ae18 <sqrt@plt+0x93a8>
  40ae0c:	mov	w8, #0x1                   	// #1
  40ae10:	stur	w8, [x29, #-4]
  40ae14:	b	40ae6c <sqrt@plt+0x93fc>
  40ae18:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40ae1c:	add	x8, x8, #0xc30
  40ae20:	ldr	w9, [x8]
  40ae24:	cbz	w9, 40ae68 <sqrt@plt+0x93f8>
  40ae28:	ldr	x0, [sp, #24]
  40ae2c:	bl	40a5dc <sqrt@plt+0x8b6c>
  40ae30:	cmp	w0, #0x0
  40ae34:	cset	w8, lt  // lt = tstop
  40ae38:	tbnz	w8, #0, 40ae48 <sqrt@plt+0x93d8>
  40ae3c:	mov	w8, #0x1                   	// #1
  40ae40:	stur	w8, [x29, #-4]
  40ae44:	b	40ae6c <sqrt@plt+0x93fc>
  40ae48:	ldr	x0, [sp, #24]
  40ae4c:	bl	40e8cc <sqrt@plt+0xce5c>
  40ae50:	cmp	w0, #0x0
  40ae54:	cset	w8, lt  // lt = tstop
  40ae58:	tbnz	w8, #0, 40ae68 <sqrt@plt+0x93f8>
  40ae5c:	mov	w8, #0x1                   	// #1
  40ae60:	stur	w8, [x29, #-4]
  40ae64:	b	40ae6c <sqrt@plt+0x93fc>
  40ae68:	stur	wzr, [x29, #-4]
  40ae6c:	ldur	w0, [x29, #-4]
  40ae70:	ldp	x29, x30, [sp, #48]
  40ae74:	add	sp, sp, #0x40
  40ae78:	ret
  40ae7c:	sub	sp, sp, #0x10
  40ae80:	str	x0, [sp, #8]
  40ae84:	ldr	x8, [sp, #8]
  40ae88:	ldr	w0, [x8, #28]
  40ae8c:	add	sp, sp, #0x10
  40ae90:	ret
  40ae94:	sub	sp, sp, #0x40
  40ae98:	stp	x29, x30, [sp, #48]
  40ae9c:	add	x29, sp, #0x30
  40aea0:	mov	x8, #0x4                   	// #4
  40aea4:	mov	x9, #0xffffffffffffffff    	// #-1
  40aea8:	stur	x0, [x29, #-8]
  40aeac:	stur	w1, [x29, #-12]
  40aeb0:	stur	w2, [x29, #-16]
  40aeb4:	str	x3, [sp, #24]
  40aeb8:	ldur	x10, [x29, #-8]
  40aebc:	ldr	x11, [sp, #24]
  40aec0:	str	x11, [x10]
  40aec4:	ldur	w12, [x29, #-12]
  40aec8:	str	w12, [x10, #8]
  40aecc:	ldursw	x11, [x29, #-16]
  40aed0:	mul	x13, x11, x8
  40aed4:	umulh	x8, x11, x8
  40aed8:	cmp	x8, #0x0
  40aedc:	csel	x0, x9, x13, ne  // ne = any
  40aee0:	str	x10, [sp, #8]
  40aee4:	bl	4016a0 <_Znam@plt>
  40aee8:	ldr	x8, [sp, #8]
  40aeec:	str	x0, [x8, #16]
  40aef0:	str	wzr, [sp, #20]
  40aef4:	ldr	w8, [sp, #20]
  40aef8:	ldur	w9, [x29, #-16]
  40aefc:	cmp	w8, w9
  40af00:	b.ge	40af28 <sqrt@plt+0x94b8>  // b.tcont
  40af04:	ldr	x8, [sp, #8]
  40af08:	ldr	x9, [x8, #16]
  40af0c:	ldrsw	x10, [sp, #20]
  40af10:	mov	w11, #0xffffffff            	// #-1
  40af14:	str	w11, [x9, x10, lsl #2]
  40af18:	ldr	w8, [sp, #20]
  40af1c:	add	w8, w8, #0x1
  40af20:	str	w8, [sp, #20]
  40af24:	b	40aef4 <sqrt@plt+0x9484>
  40af28:	ldp	x29, x30, [sp, #48]
  40af2c:	add	sp, sp, #0x40
  40af30:	ret
  40af34:	sub	sp, sp, #0x20
  40af38:	stp	x29, x30, [sp, #16]
  40af3c:	add	x29, sp, #0x10
  40af40:	str	x0, [sp, #8]
  40af44:	ldr	x8, [sp, #8]
  40af48:	ldr	x8, [x8, #16]
  40af4c:	str	x8, [sp]
  40af50:	cbz	x8, 40af5c <sqrt@plt+0x94ec>
  40af54:	ldr	x0, [sp]
  40af58:	bl	4018f0 <_ZdaPv@plt>
  40af5c:	ldp	x29, x30, [sp, #16]
  40af60:	add	sp, sp, #0x20
  40af64:	ret
  40af68:	sub	sp, sp, #0x90
  40af6c:	stp	x29, x30, [sp, #128]
  40af70:	add	x29, sp, #0x80
  40af74:	mov	w8, #0x158                 	// #344
  40af78:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40af7c:	add	x9, x9, #0xbaa
  40af80:	stur	x0, [x29, #-16]
  40af84:	stur	x1, [x29, #-24]
  40af88:	stur	w2, [x29, #-28]
  40af8c:	ldur	x10, [x29, #-16]
  40af90:	ldur	x0, [x29, #-24]
  40af94:	str	w8, [sp, #36]
  40af98:	str	x9, [sp, #24]
  40af9c:	str	x10, [sp, #16]
  40afa0:	bl	40e8b4 <sqrt@plt+0xce44>
  40afa4:	stur	w0, [x29, #-32]
  40afa8:	ldur	w8, [x29, #-32]
  40afac:	cmp	w8, #0x0
  40afb0:	cset	w8, ge  // ge = tcont
  40afb4:	and	w0, w8, #0x1
  40afb8:	ldr	w1, [sp, #36]
  40afbc:	ldr	x2, [sp, #24]
  40afc0:	bl	404300 <sqrt@plt+0x2890>
  40afc4:	ldr	x9, [sp, #16]
  40afc8:	ldr	w8, [x9, #56]
  40afcc:	cbnz	w8, 40afdc <sqrt@plt+0x956c>
  40afd0:	ldur	w8, [x29, #-28]
  40afd4:	stur	w8, [x29, #-36]
  40afd8:	b	40b058 <sqrt@plt+0x95e8>
  40afdc:	ldur	w8, [x29, #-28]
  40afe0:	ldr	x9, [sp, #16]
  40afe4:	ldr	w10, [x9, #56]
  40afe8:	mov	w11, #0xfe0b                	// #65035
  40afec:	movk	w11, #0x7fff, lsl #16
  40aff0:	sdiv	w10, w11, w10
  40aff4:	cmp	w8, w10
  40aff8:	b.gt	40b020 <sqrt@plt+0x95b0>
  40affc:	ldur	w8, [x29, #-28]
  40b000:	ldr	x9, [sp, #16]
  40b004:	ldr	w10, [x9, #56]
  40b008:	mul	w8, w8, w10
  40b00c:	add	w8, w8, #0x1f4
  40b010:	mov	w10, #0x3e8                 	// #1000
  40b014:	sdiv	w8, w8, w10
  40b018:	stur	w8, [x29, #-36]
  40b01c:	b	40b058 <sqrt@plt+0x95e8>
  40b020:	ldur	w8, [x29, #-28]
  40b024:	scvtf	d0, w8
  40b028:	ldr	x9, [sp, #16]
  40b02c:	ldr	w8, [x9, #56]
  40b030:	scvtf	d1, w8
  40b034:	fmul	d0, d0, d1
  40b038:	mov	x10, #0x400000000000        	// #70368744177664
  40b03c:	movk	x10, #0x408f, lsl #48
  40b040:	fmov	d1, x10
  40b044:	fdiv	d0, d0, d1
  40b048:	fmov	d1, #5.000000000000000000e-01
  40b04c:	fadd	d0, d0, d1
  40b050:	fcvtzs	w8, d0
  40b054:	stur	w8, [x29, #-36]
  40b058:	ldur	w8, [x29, #-32]
  40b05c:	ldr	x9, [sp, #16]
  40b060:	ldr	w10, [x9, #72]
  40b064:	cmp	w8, w10
  40b068:	b.ge	40b2b0 <sqrt@plt+0x9840>  // b.tcont
  40b06c:	ldr	x8, [sp, #16]
  40b070:	ldr	x9, [x8, #64]
  40b074:	ldursw	x10, [x29, #-32]
  40b078:	ldr	w11, [x9, x10, lsl #2]
  40b07c:	cmp	w11, #0x0
  40b080:	cset	w11, lt  // lt = tstop
  40b084:	tbnz	w11, #0, 40b2b0 <sqrt@plt+0x9840>
  40b088:	ldr	x8, [sp, #16]
  40b08c:	ldr	x9, [x8, #64]
  40b090:	ldursw	x10, [x29, #-32]
  40b094:	ldr	w11, [x9, x10, lsl #2]
  40b098:	stur	w11, [x29, #-40]
  40b09c:	ldur	w11, [x29, #-36]
  40b0a0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b0a4:	add	x9, x9, #0xc04
  40b0a8:	ldr	w12, [x9]
  40b0ac:	cmp	w11, w12
  40b0b0:	b.eq	40b0c4 <sqrt@plt+0x9654>  // b.none
  40b0b4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b0b8:	add	x8, x8, #0xc28
  40b0bc:	ldr	w9, [x8]
  40b0c0:	cbz	w9, 40b0e8 <sqrt@plt+0x9678>
  40b0c4:	ldr	x8, [sp, #16]
  40b0c8:	ldr	x9, [x8, #80]
  40b0cc:	ldursw	x10, [x29, #-40]
  40b0d0:	mov	x11, #0x28                  	// #40
  40b0d4:	mul	x10, x11, x10
  40b0d8:	add	x9, x9, x10
  40b0dc:	ldr	w12, [x9, #8]
  40b0e0:	stur	w12, [x29, #-4]
  40b0e4:	b	40b348 <sqrt@plt+0x98d8>
  40b0e8:	ldr	x8, [sp, #16]
  40b0ec:	ldr	x9, [x8, #96]
  40b0f0:	cbnz	x9, 40b148 <sqrt@plt+0x96d8>
  40b0f4:	mov	x0, #0x18                  	// #24
  40b0f8:	bl	412b6c <_Znwm@@Base>
  40b0fc:	ldur	w1, [x29, #-36]
  40b100:	ldr	x8, [sp, #16]
  40b104:	ldr	w2, [x8, #92]
  40b108:	str	x0, [sp, #8]
  40b10c:	mov	x9, xzr
  40b110:	mov	x3, x9
  40b114:	adrp	x9, 40a000 <sqrt@plt+0x8590>
  40b118:	add	x9, x9, #0xe94
  40b11c:	blr	x9
  40b120:	b	40b124 <sqrt@plt+0x96b4>
  40b124:	ldr	x8, [sp, #8]
  40b128:	ldr	x9, [sp, #16]
  40b12c:	str	x8, [x9, #96]
  40b130:	b	40b23c <sqrt@plt+0x97cc>
  40b134:	stur	x0, [x29, #-48]
  40b138:	stur	w1, [x29, #-52]
  40b13c:	ldr	x0, [sp, #8]
  40b140:	bl	412c44 <_ZdlPv@@Base>
  40b144:	b	40b358 <sqrt@plt+0x98e8>
  40b148:	ldr	x8, [sp, #16]
  40b14c:	ldr	x9, [x8, #96]
  40b150:	ldr	w10, [x9, #8]
  40b154:	ldur	w11, [x29, #-36]
  40b158:	cmp	w10, w11
  40b15c:	b.eq	40b23c <sqrt@plt+0x97cc>  // b.none
  40b160:	ldr	x8, [sp, #16]
  40b164:	add	x9, x8, #0x60
  40b168:	str	x9, [sp, #64]
  40b16c:	ldr	x8, [sp, #64]
  40b170:	ldr	x8, [x8]
  40b174:	cbz	x8, 40b1a4 <sqrt@plt+0x9734>
  40b178:	ldr	x8, [sp, #64]
  40b17c:	ldr	x8, [x8]
  40b180:	ldr	w9, [x8, #8]
  40b184:	ldur	w10, [x29, #-36]
  40b188:	cmp	w9, w10
  40b18c:	b.ne	40b194 <sqrt@plt+0x9724>  // b.any
  40b190:	b	40b1a4 <sqrt@plt+0x9734>
  40b194:	ldr	x8, [sp, #64]
  40b198:	ldr	x8, [x8]
  40b19c:	str	x8, [sp, #64]
  40b1a0:	b	40b16c <sqrt@plt+0x96fc>
  40b1a4:	ldr	x8, [sp, #64]
  40b1a8:	ldr	x8, [x8]
  40b1ac:	cbz	x8, 40b1ec <sqrt@plt+0x977c>
  40b1b0:	ldr	x8, [sp, #64]
  40b1b4:	ldr	x8, [x8]
  40b1b8:	str	x8, [sp, #56]
  40b1bc:	ldr	x8, [sp, #64]
  40b1c0:	ldr	x8, [x8]
  40b1c4:	ldr	x8, [x8]
  40b1c8:	ldr	x9, [sp, #64]
  40b1cc:	str	x8, [x9]
  40b1d0:	ldr	x8, [sp, #16]
  40b1d4:	ldr	x9, [x8, #96]
  40b1d8:	ldr	x10, [sp, #56]
  40b1dc:	str	x9, [x10]
  40b1e0:	ldr	x9, [sp, #56]
  40b1e4:	str	x9, [x8, #96]
  40b1e8:	b	40b23c <sqrt@plt+0x97cc>
  40b1ec:	mov	x0, #0x18                  	// #24
  40b1f0:	bl	412b6c <_Znwm@@Base>
  40b1f4:	ldur	w1, [x29, #-36]
  40b1f8:	ldr	x8, [sp, #16]
  40b1fc:	ldr	w2, [x8, #92]
  40b200:	ldr	x3, [x8, #96]
  40b204:	str	x0, [sp]
  40b208:	adrp	x9, 40a000 <sqrt@plt+0x8590>
  40b20c:	add	x9, x9, #0xe94
  40b210:	blr	x9
  40b214:	b	40b218 <sqrt@plt+0x97a8>
  40b218:	ldr	x8, [sp]
  40b21c:	ldr	x9, [sp, #16]
  40b220:	str	x8, [x9, #96]
  40b224:	b	40b23c <sqrt@plt+0x97cc>
  40b228:	stur	x0, [x29, #-48]
  40b22c:	stur	w1, [x29, #-52]
  40b230:	ldr	x0, [sp]
  40b234:	bl	412c44 <_ZdlPv@@Base>
  40b238:	b	40b358 <sqrt@plt+0x98e8>
  40b23c:	ldr	x8, [sp, #16]
  40b240:	ldr	x9, [x8, #96]
  40b244:	ldr	x9, [x9, #16]
  40b248:	ldursw	x10, [x29, #-40]
  40b24c:	mov	x11, #0x4                   	// #4
  40b250:	mul	x10, x11, x10
  40b254:	add	x9, x9, x10
  40b258:	str	x9, [sp, #48]
  40b25c:	ldr	x9, [sp, #48]
  40b260:	ldr	w12, [x9]
  40b264:	cmp	w12, #0x0
  40b268:	cset	w12, ge  // ge = tcont
  40b26c:	tbnz	w12, #0, 40b2a0 <sqrt@plt+0x9830>
  40b270:	ldr	x8, [sp, #16]
  40b274:	ldr	x9, [x8, #80]
  40b278:	ldursw	x10, [x29, #-40]
  40b27c:	mov	x11, #0x28                  	// #40
  40b280:	mul	x10, x11, x10
  40b284:	add	x9, x9, x10
  40b288:	ldr	w1, [x9, #8]
  40b28c:	ldur	w2, [x29, #-28]
  40b290:	mov	x0, x8
  40b294:	bl	40e8e4 <sqrt@plt+0xce74>
  40b298:	ldr	x8, [sp, #48]
  40b29c:	str	w0, [x8]
  40b2a0:	ldr	x8, [sp, #48]
  40b2a4:	ldr	w9, [x8]
  40b2a8:	stur	w9, [x29, #-4]
  40b2ac:	b	40b348 <sqrt@plt+0x98d8>
  40b2b0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b2b4:	add	x8, x8, #0xc30
  40b2b8:	ldr	w9, [x8]
  40b2bc:	cbz	w9, 40b344 <sqrt@plt+0x98d4>
  40b2c0:	mov	w8, #0x18                  	// #24
  40b2c4:	str	w8, [sp, #44]
  40b2c8:	ldur	x1, [x29, #-24]
  40b2cc:	ldr	x0, [sp, #16]
  40b2d0:	bl	40b360 <sqrt@plt+0x98f0>
  40b2d4:	bl	401910 <wcwidth@plt>
  40b2d8:	str	w0, [sp, #40]
  40b2dc:	ldr	w8, [sp, #40]
  40b2e0:	cmp	w8, #0x1
  40b2e4:	b.le	40b2f8 <sqrt@plt+0x9888>
  40b2e8:	ldr	w8, [sp, #40]
  40b2ec:	ldr	w9, [sp, #44]
  40b2f0:	mul	w8, w9, w8
  40b2f4:	str	w8, [sp, #44]
  40b2f8:	ldur	w8, [x29, #-36]
  40b2fc:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b300:	add	x9, x9, #0xc04
  40b304:	ldr	w10, [x9]
  40b308:	cmp	w8, w10
  40b30c:	b.eq	40b320 <sqrt@plt+0x98b0>  // b.none
  40b310:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b314:	add	x8, x8, #0xc28
  40b318:	ldr	w9, [x8]
  40b31c:	cbz	w9, 40b32c <sqrt@plt+0x98bc>
  40b320:	ldr	w8, [sp, #44]
  40b324:	stur	w8, [x29, #-4]
  40b328:	b	40b348 <sqrt@plt+0x98d8>
  40b32c:	ldr	w1, [sp, #44]
  40b330:	ldur	w2, [x29, #-28]
  40b334:	ldr	x0, [sp, #16]
  40b338:	bl	40e8e4 <sqrt@plt+0xce74>
  40b33c:	stur	w0, [x29, #-4]
  40b340:	b	40b348 <sqrt@plt+0x98d8>
  40b344:	bl	4019a0 <abort@plt>
  40b348:	ldur	w0, [x29, #-4]
  40b34c:	ldp	x29, x30, [sp, #128]
  40b350:	add	sp, sp, #0x90
  40b354:	ret
  40b358:	ldur	x0, [x29, #-48]
  40b35c:	bl	401a00 <_Unwind_Resume@plt>
  40b360:	sub	sp, sp, #0x50
  40b364:	stp	x29, x30, [sp, #64]
  40b368:	add	x29, sp, #0x40
  40b36c:	mov	w8, #0x224                 	// #548
  40b370:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40b374:	add	x2, x2, #0xbaa
  40b378:	stur	x0, [x29, #-16]
  40b37c:	stur	x1, [x29, #-24]
  40b380:	ldur	x9, [x29, #-16]
  40b384:	ldur	x0, [x29, #-24]
  40b388:	str	w8, [sp, #24]
  40b38c:	str	x2, [sp, #16]
  40b390:	str	x9, [sp, #8]
  40b394:	bl	40e8b4 <sqrt@plt+0xce44>
  40b398:	stur	w0, [x29, #-28]
  40b39c:	ldur	w8, [x29, #-28]
  40b3a0:	cmp	w8, #0x0
  40b3a4:	cset	w8, ge  // ge = tcont
  40b3a8:	and	w0, w8, #0x1
  40b3ac:	ldr	w1, [sp, #24]
  40b3b0:	ldr	x2, [sp, #16]
  40b3b4:	bl	404300 <sqrt@plt+0x2890>
  40b3b8:	ldur	w8, [x29, #-28]
  40b3bc:	ldr	x9, [sp, #8]
  40b3c0:	ldr	w10, [x9, #72]
  40b3c4:	cmp	w8, w10
  40b3c8:	b.ge	40b414 <sqrt@plt+0x99a4>  // b.tcont
  40b3cc:	ldr	x8, [sp, #8]
  40b3d0:	ldr	x9, [x8, #64]
  40b3d4:	ldursw	x10, [x29, #-28]
  40b3d8:	ldr	w11, [x9, x10, lsl #2]
  40b3dc:	cmp	w11, #0x0
  40b3e0:	cset	w11, lt  // lt = tstop
  40b3e4:	tbnz	w11, #0, 40b414 <sqrt@plt+0x99a4>
  40b3e8:	ldr	x8, [sp, #8]
  40b3ec:	ldr	x9, [x8, #80]
  40b3f0:	ldr	x10, [x8, #64]
  40b3f4:	ldursw	x11, [x29, #-28]
  40b3f8:	ldrsw	x10, [x10, x11, lsl #2]
  40b3fc:	mov	x11, #0x28                  	// #40
  40b400:	mul	x10, x11, x10
  40b404:	add	x9, x9, x10
  40b408:	ldr	w12, [x9, #4]
  40b40c:	stur	w12, [x29, #-4]
  40b410:	b	40b478 <sqrt@plt+0x9a08>
  40b414:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b418:	add	x8, x8, #0xc30
  40b41c:	ldr	w9, [x8]
  40b420:	cbz	w9, 40b474 <sqrt@plt+0x9a04>
  40b424:	ldur	x0, [x29, #-24]
  40b428:	bl	40a5dc <sqrt@plt+0x8b6c>
  40b42c:	str	w0, [sp, #32]
  40b430:	ldr	w8, [sp, #32]
  40b434:	cmp	w8, #0x0
  40b438:	cset	w8, lt  // lt = tstop
  40b43c:	tbnz	w8, #0, 40b44c <sqrt@plt+0x99dc>
  40b440:	ldr	w8, [sp, #32]
  40b444:	stur	w8, [x29, #-4]
  40b448:	b	40b478 <sqrt@plt+0x9a08>
  40b44c:	ldur	x0, [x29, #-24]
  40b450:	bl	40e8cc <sqrt@plt+0xce5c>
  40b454:	str	w0, [sp, #28]
  40b458:	ldr	w8, [sp, #28]
  40b45c:	cmp	w8, #0x0
  40b460:	cset	w8, lt  // lt = tstop
  40b464:	tbnz	w8, #0, 40b474 <sqrt@plt+0x9a04>
  40b468:	ldr	w8, [sp, #28]
  40b46c:	stur	w8, [x29, #-4]
  40b470:	b	40b478 <sqrt@plt+0x9a08>
  40b474:	bl	4019a0 <abort@plt>
  40b478:	ldur	w0, [x29, #-4]
  40b47c:	ldp	x29, x30, [sp, #64]
  40b480:	add	sp, sp, #0x50
  40b484:	ret
  40b488:	sub	sp, sp, #0x50
  40b48c:	stp	x29, x30, [sp, #64]
  40b490:	add	x29, sp, #0x40
  40b494:	mov	w8, #0x19f                 	// #415
  40b498:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40b49c:	add	x9, x9, #0xbaa
  40b4a0:	stur	x0, [x29, #-16]
  40b4a4:	stur	x1, [x29, #-24]
  40b4a8:	stur	w2, [x29, #-28]
  40b4ac:	ldur	x10, [x29, #-16]
  40b4b0:	ldur	x0, [x29, #-24]
  40b4b4:	str	w8, [sp, #28]
  40b4b8:	str	x9, [sp, #16]
  40b4bc:	str	x10, [sp, #8]
  40b4c0:	bl	40e8b4 <sqrt@plt+0xce44>
  40b4c4:	str	w0, [sp, #32]
  40b4c8:	ldr	w8, [sp, #32]
  40b4cc:	cmp	w8, #0x0
  40b4d0:	cset	w8, ge  // ge = tcont
  40b4d4:	and	w0, w8, #0x1
  40b4d8:	ldr	w1, [sp, #28]
  40b4dc:	ldr	x2, [sp, #16]
  40b4e0:	bl	404300 <sqrt@plt+0x2890>
  40b4e4:	ldr	w8, [sp, #32]
  40b4e8:	ldr	x9, [sp, #8]
  40b4ec:	ldr	w11, [x9, #72]
  40b4f0:	cmp	w8, w11
  40b4f4:	b.ge	40b54c <sqrt@plt+0x9adc>  // b.tcont
  40b4f8:	ldr	x8, [sp, #8]
  40b4fc:	ldr	x9, [x8, #64]
  40b500:	ldrsw	x10, [sp, #32]
  40b504:	ldr	w11, [x9, x10, lsl #2]
  40b508:	cmp	w11, #0x0
  40b50c:	cset	w11, lt  // lt = tstop
  40b510:	tbnz	w11, #0, 40b54c <sqrt@plt+0x9adc>
  40b514:	ldr	x8, [sp, #8]
  40b518:	ldr	x9, [x8, #80]
  40b51c:	ldr	x10, [x8, #64]
  40b520:	ldrsw	x11, [sp, #32]
  40b524:	ldrsw	x10, [x10, x11, lsl #2]
  40b528:	mov	x11, #0x28                  	// #40
  40b52c:	mul	x10, x11, x10
  40b530:	add	x9, x9, x10
  40b534:	ldr	w1, [x9, #16]
  40b538:	ldur	w2, [x29, #-28]
  40b53c:	mov	x0, x8
  40b540:	bl	40e8e4 <sqrt@plt+0xce74>
  40b544:	stur	w0, [x29, #-4]
  40b548:	b	40b568 <sqrt@plt+0x9af8>
  40b54c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b550:	add	x8, x8, #0xc30
  40b554:	ldr	w9, [x8]
  40b558:	cbz	w9, 40b564 <sqrt@plt+0x9af4>
  40b55c:	stur	wzr, [x29, #-4]
  40b560:	b	40b568 <sqrt@plt+0x9af8>
  40b564:	bl	4019a0 <abort@plt>
  40b568:	ldur	w0, [x29, #-4]
  40b56c:	ldp	x29, x30, [sp, #64]
  40b570:	add	sp, sp, #0x50
  40b574:	ret
  40b578:	sub	sp, sp, #0x50
  40b57c:	stp	x29, x30, [sp, #64]
  40b580:	add	x29, sp, #0x40
  40b584:	mov	w8, #0x1ae                 	// #430
  40b588:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40b58c:	add	x9, x9, #0xbaa
  40b590:	stur	x0, [x29, #-16]
  40b594:	stur	x1, [x29, #-24]
  40b598:	stur	w2, [x29, #-28]
  40b59c:	ldur	x10, [x29, #-16]
  40b5a0:	ldur	x0, [x29, #-24]
  40b5a4:	str	w8, [sp, #28]
  40b5a8:	str	x9, [sp, #16]
  40b5ac:	str	x10, [sp, #8]
  40b5b0:	bl	40e8b4 <sqrt@plt+0xce44>
  40b5b4:	str	w0, [sp, #32]
  40b5b8:	ldr	w8, [sp, #32]
  40b5bc:	cmp	w8, #0x0
  40b5c0:	cset	w8, ge  // ge = tcont
  40b5c4:	and	w0, w8, #0x1
  40b5c8:	ldr	w1, [sp, #28]
  40b5cc:	ldr	x2, [sp, #16]
  40b5d0:	bl	404300 <sqrt@plt+0x2890>
  40b5d4:	ldr	w8, [sp, #32]
  40b5d8:	ldr	x9, [sp, #8]
  40b5dc:	ldr	w11, [x9, #72]
  40b5e0:	cmp	w8, w11
  40b5e4:	b.ge	40b63c <sqrt@plt+0x9bcc>  // b.tcont
  40b5e8:	ldr	x8, [sp, #8]
  40b5ec:	ldr	x9, [x8, #64]
  40b5f0:	ldrsw	x10, [sp, #32]
  40b5f4:	ldr	w11, [x9, x10, lsl #2]
  40b5f8:	cmp	w11, #0x0
  40b5fc:	cset	w11, lt  // lt = tstop
  40b600:	tbnz	w11, #0, 40b63c <sqrt@plt+0x9bcc>
  40b604:	ldr	x8, [sp, #8]
  40b608:	ldr	x9, [x8, #80]
  40b60c:	ldr	x10, [x8, #64]
  40b610:	ldrsw	x11, [sp, #32]
  40b614:	ldrsw	x10, [x10, x11, lsl #2]
  40b618:	mov	x11, #0x28                  	// #40
  40b61c:	mul	x10, x11, x10
  40b620:	add	x9, x9, x10
  40b624:	ldr	w1, [x9, #24]
  40b628:	ldur	w2, [x29, #-28]
  40b62c:	mov	x0, x8
  40b630:	bl	40e8e4 <sqrt@plt+0xce74>
  40b634:	stur	w0, [x29, #-4]
  40b638:	b	40b658 <sqrt@plt+0x9be8>
  40b63c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b640:	add	x8, x8, #0xc30
  40b644:	ldr	w9, [x8]
  40b648:	cbz	w9, 40b654 <sqrt@plt+0x9be4>
  40b64c:	stur	wzr, [x29, #-4]
  40b650:	b	40b658 <sqrt@plt+0x9be8>
  40b654:	bl	4019a0 <abort@plt>
  40b658:	ldur	w0, [x29, #-4]
  40b65c:	ldp	x29, x30, [sp, #64]
  40b660:	add	sp, sp, #0x50
  40b664:	ret
  40b668:	sub	sp, sp, #0x50
  40b66c:	stp	x29, x30, [sp, #64]
  40b670:	add	x29, sp, #0x40
  40b674:	mov	w8, #0x1bd                 	// #445
  40b678:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40b67c:	add	x9, x9, #0xbaa
  40b680:	stur	x0, [x29, #-16]
  40b684:	stur	x1, [x29, #-24]
  40b688:	stur	w2, [x29, #-28]
  40b68c:	ldur	x10, [x29, #-16]
  40b690:	ldur	x0, [x29, #-24]
  40b694:	str	w8, [sp, #28]
  40b698:	str	x9, [sp, #16]
  40b69c:	str	x10, [sp, #8]
  40b6a0:	bl	40e8b4 <sqrt@plt+0xce44>
  40b6a4:	str	w0, [sp, #32]
  40b6a8:	ldr	w8, [sp, #32]
  40b6ac:	cmp	w8, #0x0
  40b6b0:	cset	w8, ge  // ge = tcont
  40b6b4:	and	w0, w8, #0x1
  40b6b8:	ldr	w1, [sp, #28]
  40b6bc:	ldr	x2, [sp, #16]
  40b6c0:	bl	404300 <sqrt@plt+0x2890>
  40b6c4:	ldr	w8, [sp, #32]
  40b6c8:	ldr	x9, [sp, #8]
  40b6cc:	ldr	w11, [x9, #72]
  40b6d0:	cmp	w8, w11
  40b6d4:	b.ge	40b72c <sqrt@plt+0x9cbc>  // b.tcont
  40b6d8:	ldr	x8, [sp, #8]
  40b6dc:	ldr	x9, [x8, #64]
  40b6e0:	ldrsw	x10, [sp, #32]
  40b6e4:	ldr	w11, [x9, x10, lsl #2]
  40b6e8:	cmp	w11, #0x0
  40b6ec:	cset	w11, lt  // lt = tstop
  40b6f0:	tbnz	w11, #0, 40b72c <sqrt@plt+0x9cbc>
  40b6f4:	ldr	x8, [sp, #8]
  40b6f8:	ldr	x9, [x8, #80]
  40b6fc:	ldr	x10, [x8, #64]
  40b700:	ldrsw	x11, [sp, #32]
  40b704:	ldrsw	x10, [x10, x11, lsl #2]
  40b708:	mov	x11, #0x28                  	// #40
  40b70c:	mul	x10, x11, x10
  40b710:	add	x9, x9, x10
  40b714:	ldr	w1, [x9, #20]
  40b718:	ldur	w2, [x29, #-28]
  40b71c:	mov	x0, x8
  40b720:	bl	40e8e4 <sqrt@plt+0xce74>
  40b724:	stur	w0, [x29, #-4]
  40b728:	b	40b748 <sqrt@plt+0x9cd8>
  40b72c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b730:	add	x8, x8, #0xc30
  40b734:	ldr	w9, [x8]
  40b738:	cbz	w9, 40b744 <sqrt@plt+0x9cd4>
  40b73c:	stur	wzr, [x29, #-4]
  40b740:	b	40b748 <sqrt@plt+0x9cd8>
  40b744:	bl	4019a0 <abort@plt>
  40b748:	ldur	w0, [x29, #-4]
  40b74c:	ldp	x29, x30, [sp, #64]
  40b750:	add	sp, sp, #0x50
  40b754:	ret
  40b758:	sub	sp, sp, #0x50
  40b75c:	stp	x29, x30, [sp, #64]
  40b760:	add	x29, sp, #0x40
  40b764:	mov	w8, #0x1cc                 	// #460
  40b768:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40b76c:	add	x9, x9, #0xbaa
  40b770:	stur	x0, [x29, #-16]
  40b774:	stur	x1, [x29, #-24]
  40b778:	stur	w2, [x29, #-28]
  40b77c:	ldur	x10, [x29, #-16]
  40b780:	ldur	x0, [x29, #-24]
  40b784:	str	w8, [sp, #28]
  40b788:	str	x9, [sp, #16]
  40b78c:	str	x10, [sp, #8]
  40b790:	bl	40e8b4 <sqrt@plt+0xce44>
  40b794:	str	w0, [sp, #32]
  40b798:	ldr	w8, [sp, #32]
  40b79c:	cmp	w8, #0x0
  40b7a0:	cset	w8, ge  // ge = tcont
  40b7a4:	and	w0, w8, #0x1
  40b7a8:	ldr	w1, [sp, #28]
  40b7ac:	ldr	x2, [sp, #16]
  40b7b0:	bl	404300 <sqrt@plt+0x2890>
  40b7b4:	ldr	w8, [sp, #32]
  40b7b8:	ldr	x9, [sp, #8]
  40b7bc:	ldr	w11, [x9, #72]
  40b7c0:	cmp	w8, w11
  40b7c4:	b.ge	40b81c <sqrt@plt+0x9dac>  // b.tcont
  40b7c8:	ldr	x8, [sp, #8]
  40b7cc:	ldr	x9, [x8, #64]
  40b7d0:	ldrsw	x10, [sp, #32]
  40b7d4:	ldr	w11, [x9, x10, lsl #2]
  40b7d8:	cmp	w11, #0x0
  40b7dc:	cset	w11, lt  // lt = tstop
  40b7e0:	tbnz	w11, #0, 40b81c <sqrt@plt+0x9dac>
  40b7e4:	ldr	x8, [sp, #8]
  40b7e8:	ldr	x9, [x8, #80]
  40b7ec:	ldr	x10, [x8, #64]
  40b7f0:	ldrsw	x11, [sp, #32]
  40b7f4:	ldrsw	x10, [x10, x11, lsl #2]
  40b7f8:	mov	x11, #0x28                  	// #40
  40b7fc:	mul	x10, x11, x10
  40b800:	add	x9, x9, x10
  40b804:	ldr	w1, [x9, #28]
  40b808:	ldur	w2, [x29, #-28]
  40b80c:	mov	x0, x8
  40b810:	bl	40e8e4 <sqrt@plt+0xce74>
  40b814:	stur	w0, [x29, #-4]
  40b818:	b	40b838 <sqrt@plt+0x9dc8>
  40b81c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40b820:	add	x8, x8, #0xc30
  40b824:	ldr	w9, [x8]
  40b828:	cbz	w9, 40b834 <sqrt@plt+0x9dc4>
  40b82c:	stur	wzr, [x29, #-4]
  40b830:	b	40b838 <sqrt@plt+0x9dc8>
  40b834:	bl	4019a0 <abort@plt>
  40b838:	ldur	w0, [x29, #-4]
  40b83c:	ldp	x29, x30, [sp, #64]
  40b840:	add	sp, sp, #0x50
  40b844:	ret
  40b848:	sub	sp, sp, #0x30
  40b84c:	stp	x29, x30, [sp, #32]
  40b850:	add	x29, sp, #0x20
  40b854:	mov	w8, #0x1da                 	// #474
  40b858:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40b85c:	add	x2, x2, #0xbaa
  40b860:	stur	x0, [x29, #-8]
  40b864:	stur	w1, [x29, #-12]
  40b868:	ldur	x9, [x29, #-8]
  40b86c:	ldur	w10, [x29, #-12]
  40b870:	cmp	w10, #0x0
  40b874:	cset	w10, ge  // ge = tcont
  40b878:	and	w0, w10, #0x1
  40b87c:	mov	w1, w8
  40b880:	str	x9, [sp, #8]
  40b884:	bl	404300 <sqrt@plt+0x2890>
  40b888:	ldur	w8, [x29, #-12]
  40b88c:	cmp	w8, #0x3e8
  40b890:	b.ne	40b8a0 <sqrt@plt+0x9e30>  // b.any
  40b894:	ldr	x8, [sp, #8]
  40b898:	str	wzr, [x8, #56]
  40b89c:	b	40b8ac <sqrt@plt+0x9e3c>
  40b8a0:	ldur	w8, [x29, #-12]
  40b8a4:	ldr	x9, [sp, #8]
  40b8a8:	str	w8, [x9, #56]
  40b8ac:	ldp	x29, x30, [sp, #32]
  40b8b0:	add	sp, sp, #0x30
  40b8b4:	ret
  40b8b8:	sub	sp, sp, #0x10
  40b8bc:	str	x0, [sp, #8]
  40b8c0:	ldr	x8, [sp, #8]
  40b8c4:	ldr	w0, [x8, #56]
  40b8c8:	add	sp, sp, #0x10
  40b8cc:	ret
  40b8d0:	sub	sp, sp, #0x20
  40b8d4:	stp	x29, x30, [sp, #16]
  40b8d8:	add	x29, sp, #0x10
  40b8dc:	str	x0, [sp, #8]
  40b8e0:	str	w1, [sp, #4]
  40b8e4:	ldr	x8, [sp, #8]
  40b8e8:	ldr	w1, [x8, #24]
  40b8ec:	ldr	w2, [sp, #4]
  40b8f0:	mov	x0, x8
  40b8f4:	bl	40e8e4 <sqrt@plt+0xce74>
  40b8f8:	ldp	x29, x30, [sp, #16]
  40b8fc:	add	sp, sp, #0x20
  40b900:	ret
  40b904:	sub	sp, sp, #0x30
  40b908:	str	x0, [sp, #40]
  40b90c:	str	x1, [sp, #32]
  40b910:	str	x2, [sp, #24]
  40b914:	str	w3, [sp, #20]
  40b918:	str	x4, [sp, #8]
  40b91c:	ldr	x8, [sp, #40]
  40b920:	ldr	x9, [sp, #32]
  40b924:	str	x9, [x8]
  40b928:	ldr	x9, [sp, #24]
  40b92c:	str	x9, [x8, #8]
  40b930:	ldr	w10, [sp, #20]
  40b934:	str	w10, [x8, #16]
  40b938:	ldr	x9, [sp, #8]
  40b93c:	str	x9, [x8, #24]
  40b940:	add	sp, sp, #0x30
  40b944:	ret
  40b948:	sub	sp, sp, #0x60
  40b94c:	stp	x29, x30, [sp, #80]
  40b950:	add	x29, sp, #0x50
  40b954:	stur	x0, [x29, #-8]
  40b958:	stur	x1, [x29, #-16]
  40b95c:	stur	x2, [x29, #-24]
  40b960:	stur	w3, [x29, #-28]
  40b964:	ldur	x8, [x29, #-8]
  40b968:	ldr	x9, [x8, #16]
  40b96c:	str	x8, [sp, #16]
  40b970:	cbnz	x9, 40b9c4 <sqrt@plt+0x9f54>
  40b974:	mov	x0, #0xfb8                 	// #4024
  40b978:	bl	4016a0 <_Znam@plt>
  40b97c:	ldr	x8, [sp, #16]
  40b980:	str	x0, [x8, #16]
  40b984:	stur	wzr, [x29, #-32]
  40b988:	ldur	w8, [x29, #-32]
  40b98c:	cmp	w8, #0x1f7
  40b990:	b.ge	40b9c4 <sqrt@plt+0x9f54>  // b.tcont
  40b994:	ldr	x8, [sp, #16]
  40b998:	ldr	x9, [x8, #16]
  40b99c:	ldursw	x10, [x29, #-32]
  40b9a0:	mov	x11, #0x8                   	// #8
  40b9a4:	mul	x10, x11, x10
  40b9a8:	add	x9, x9, x10
  40b9ac:	mov	x10, xzr
  40b9b0:	str	x10, [x9]
  40b9b4:	ldur	w8, [x29, #-32]
  40b9b8:	add	w8, w8, #0x1
  40b9bc:	stur	w8, [x29, #-32]
  40b9c0:	b	40b988 <sqrt@plt+0x9f18>
  40b9c4:	ldr	x8, [sp, #16]
  40b9c8:	ldr	x9, [x8, #16]
  40b9cc:	ldur	x0, [x29, #-16]
  40b9d0:	ldur	x1, [x29, #-24]
  40b9d4:	str	x9, [sp, #8]
  40b9d8:	bl	40e98c <sqrt@plt+0xcf1c>
  40b9dc:	mov	w1, w0
  40b9e0:	sxtw	x8, w1
  40b9e4:	mov	x9, #0x8                   	// #8
  40b9e8:	mul	x8, x9, x8
  40b9ec:	ldr	x9, [sp, #8]
  40b9f0:	add	x8, x9, x8
  40b9f4:	str	x8, [sp, #40]
  40b9f8:	mov	x0, #0x20                  	// #32
  40b9fc:	bl	412b6c <_Znwm@@Base>
  40ba00:	ldur	x1, [x29, #-16]
  40ba04:	ldur	x2, [x29, #-24]
  40ba08:	ldur	w3, [x29, #-28]
  40ba0c:	ldr	x8, [sp, #40]
  40ba10:	ldr	x4, [x8]
  40ba14:	str	x0, [sp]
  40ba18:	adrp	x8, 40b000 <sqrt@plt+0x9590>
  40ba1c:	add	x8, x8, #0x904
  40ba20:	blr	x8
  40ba24:	b	40ba28 <sqrt@plt+0x9fb8>
  40ba28:	ldr	x8, [sp, #40]
  40ba2c:	ldr	x9, [sp]
  40ba30:	str	x9, [x8]
  40ba34:	ldp	x29, x30, [sp, #80]
  40ba38:	add	sp, sp, #0x60
  40ba3c:	ret
  40ba40:	str	x0, [sp, #32]
  40ba44:	str	w1, [sp, #28]
  40ba48:	ldr	x0, [sp]
  40ba4c:	bl	412c44 <_ZdlPv@@Base>
  40ba50:	ldr	x0, [sp, #32]
  40ba54:	bl	401a00 <_Unwind_Resume@plt>
  40ba58:	sub	sp, sp, #0x50
  40ba5c:	stp	x29, x30, [sp, #64]
  40ba60:	add	x29, sp, #0x40
  40ba64:	stur	x0, [x29, #-16]
  40ba68:	stur	x1, [x29, #-24]
  40ba6c:	str	x2, [sp, #32]
  40ba70:	str	w3, [sp, #28]
  40ba74:	ldur	x8, [x29, #-16]
  40ba78:	ldr	x9, [x8, #16]
  40ba7c:	str	x8, [sp, #8]
  40ba80:	cbz	x9, 40bb18 <sqrt@plt+0xa0a8>
  40ba84:	ldr	x8, [sp, #8]
  40ba88:	ldr	x9, [x8, #16]
  40ba8c:	ldur	x0, [x29, #-24]
  40ba90:	ldr	x1, [sp, #32]
  40ba94:	str	x9, [sp]
  40ba98:	bl	40e98c <sqrt@plt+0xcf1c>
  40ba9c:	mov	w1, w0
  40baa0:	sxtw	x8, w1
  40baa4:	mov	x9, #0x8                   	// #8
  40baa8:	mul	x8, x9, x8
  40baac:	ldr	x9, [sp]
  40bab0:	add	x8, x9, x8
  40bab4:	ldr	x8, [x8]
  40bab8:	str	x8, [sp, #16]
  40babc:	ldr	x8, [sp, #16]
  40bac0:	cbz	x8, 40bb18 <sqrt@plt+0xa0a8>
  40bac4:	ldur	x8, [x29, #-24]
  40bac8:	ldr	x9, [sp, #16]
  40bacc:	ldr	x9, [x9]
  40bad0:	cmp	x8, x9
  40bad4:	b.ne	40bb08 <sqrt@plt+0xa098>  // b.any
  40bad8:	ldr	x8, [sp, #32]
  40badc:	ldr	x9, [sp, #16]
  40bae0:	ldr	x9, [x9, #8]
  40bae4:	cmp	x8, x9
  40bae8:	b.ne	40bb08 <sqrt@plt+0xa098>  // b.any
  40baec:	ldr	x8, [sp, #16]
  40baf0:	ldr	w1, [x8, #16]
  40baf4:	ldr	w2, [sp, #28]
  40baf8:	ldr	x0, [sp, #8]
  40bafc:	bl	40e8e4 <sqrt@plt+0xce74>
  40bb00:	stur	w0, [x29, #-4]
  40bb04:	b	40bb1c <sqrt@plt+0xa0ac>
  40bb08:	ldr	x8, [sp, #16]
  40bb0c:	ldr	x8, [x8, #24]
  40bb10:	str	x8, [sp, #16]
  40bb14:	b	40babc <sqrt@plt+0xa04c>
  40bb18:	stur	wzr, [x29, #-4]
  40bb1c:	ldur	w0, [x29, #-4]
  40bb20:	ldp	x29, x30, [sp, #64]
  40bb24:	add	sp, sp, #0x50
  40bb28:	ret
  40bb2c:	sub	sp, sp, #0x10
  40bb30:	str	x0, [sp, #8]
  40bb34:	str	w1, [sp, #4]
  40bb38:	ldr	x8, [sp, #8]
  40bb3c:	ldr	w9, [sp, #4]
  40bb40:	ldr	w10, [x8, #8]
  40bb44:	and	w0, w9, w10
  40bb48:	add	sp, sp, #0x10
  40bb4c:	ret
  40bb50:	sub	sp, sp, #0x40
  40bb54:	stp	x29, x30, [sp, #48]
  40bb58:	add	x29, sp, #0x30
  40bb5c:	mov	w8, #0x215                 	// #533
  40bb60:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40bb64:	add	x2, x2, #0xbaa
  40bb68:	stur	x0, [x29, #-16]
  40bb6c:	str	x1, [sp, #24]
  40bb70:	ldur	x9, [x29, #-16]
  40bb74:	ldr	x0, [sp, #24]
  40bb78:	str	w8, [sp, #16]
  40bb7c:	str	x2, [sp, #8]
  40bb80:	str	x9, [sp]
  40bb84:	bl	40e8b4 <sqrt@plt+0xce44>
  40bb88:	str	w0, [sp, #20]
  40bb8c:	ldr	w8, [sp, #20]
  40bb90:	cmp	w8, #0x0
  40bb94:	cset	w8, ge  // ge = tcont
  40bb98:	and	w0, w8, #0x1
  40bb9c:	ldr	w1, [sp, #16]
  40bba0:	ldr	x2, [sp, #8]
  40bba4:	bl	404300 <sqrt@plt+0x2890>
  40bba8:	ldr	w8, [sp, #20]
  40bbac:	ldr	x9, [sp]
  40bbb0:	ldr	w10, [x9, #72]
  40bbb4:	cmp	w8, w10
  40bbb8:	b.ge	40bc00 <sqrt@plt+0xa190>  // b.tcont
  40bbbc:	ldr	x8, [sp]
  40bbc0:	ldr	x9, [x8, #64]
  40bbc4:	ldrsw	x10, [sp, #20]
  40bbc8:	ldr	w11, [x9, x10, lsl #2]
  40bbcc:	cmp	w11, #0x0
  40bbd0:	cset	w11, lt  // lt = tstop
  40bbd4:	tbnz	w11, #0, 40bc00 <sqrt@plt+0xa190>
  40bbd8:	ldr	x8, [sp]
  40bbdc:	ldr	x9, [x8, #80]
  40bbe0:	ldr	x10, [x8, #64]
  40bbe4:	ldrsw	x11, [sp, #20]
  40bbe8:	ldrsw	x10, [x10, x11, lsl #2]
  40bbec:	mov	x11, #0x28                  	// #40
  40bbf0:	mul	x10, x11, x10
  40bbf4:	ldrb	w12, [x9, x10]
  40bbf8:	stur	w12, [x29, #-4]
  40bbfc:	b	40bc1c <sqrt@plt+0xa1ac>
  40bc00:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40bc04:	add	x8, x8, #0xc30
  40bc08:	ldr	w9, [x8]
  40bc0c:	cbz	w9, 40bc18 <sqrt@plt+0xa1a8>
  40bc10:	stur	wzr, [x29, #-4]
  40bc14:	b	40bc1c <sqrt@plt+0xa1ac>
  40bc18:	bl	4019a0 <abort@plt>
  40bc1c:	ldur	w0, [x29, #-4]
  40bc20:	ldp	x29, x30, [sp, #48]
  40bc24:	add	sp, sp, #0x40
  40bc28:	ret
  40bc2c:	sub	sp, sp, #0x10
  40bc30:	str	x0, [sp, #8]
  40bc34:	ldr	x8, [sp, #8]
  40bc38:	ldr	x0, [x8, #32]
  40bc3c:	add	sp, sp, #0x10
  40bc40:	ret
  40bc44:	sub	sp, sp, #0x10
  40bc48:	str	x0, [sp, #8]
  40bc4c:	ldr	x8, [sp, #8]
  40bc50:	ldr	x0, [x8, #40]
  40bc54:	add	sp, sp, #0x10
  40bc58:	ret
  40bc5c:	sub	sp, sp, #0x40
  40bc60:	stp	x29, x30, [sp, #48]
  40bc64:	add	x29, sp, #0x30
  40bc68:	mov	w8, #0x245                 	// #581
  40bc6c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40bc70:	add	x2, x2, #0xbaa
  40bc74:	stur	x0, [x29, #-16]
  40bc78:	str	x1, [sp, #24]
  40bc7c:	ldur	x9, [x29, #-16]
  40bc80:	ldr	x0, [sp, #24]
  40bc84:	str	w8, [sp, #16]
  40bc88:	str	x2, [sp, #8]
  40bc8c:	str	x9, [sp]
  40bc90:	bl	40e8b4 <sqrt@plt+0xce44>
  40bc94:	str	w0, [sp, #20]
  40bc98:	ldr	w8, [sp, #20]
  40bc9c:	cmp	w8, #0x0
  40bca0:	cset	w8, ge  // ge = tcont
  40bca4:	and	w0, w8, #0x1
  40bca8:	ldr	w1, [sp, #16]
  40bcac:	ldr	x2, [sp, #8]
  40bcb0:	bl	404300 <sqrt@plt+0x2890>
  40bcb4:	ldr	w8, [sp, #20]
  40bcb8:	ldr	x9, [sp]
  40bcbc:	ldr	w10, [x9, #72]
  40bcc0:	cmp	w8, w10
  40bcc4:	b.ge	40bd10 <sqrt@plt+0xa2a0>  // b.tcont
  40bcc8:	ldr	x8, [sp]
  40bccc:	ldr	x9, [x8, #64]
  40bcd0:	ldrsw	x10, [sp, #20]
  40bcd4:	ldr	w11, [x9, x10, lsl #2]
  40bcd8:	cmp	w11, #0x0
  40bcdc:	cset	w11, lt  // lt = tstop
  40bce0:	tbnz	w11, #0, 40bd10 <sqrt@plt+0xa2a0>
  40bce4:	ldr	x8, [sp]
  40bce8:	ldr	x9, [x8, #80]
  40bcec:	ldr	x10, [x8, #64]
  40bcf0:	ldrsw	x11, [sp, #20]
  40bcf4:	ldrsw	x10, [x10, x11, lsl #2]
  40bcf8:	mov	x11, #0x28                  	// #40
  40bcfc:	mul	x10, x11, x10
  40bd00:	add	x9, x9, x10
  40bd04:	ldr	x9, [x9, #32]
  40bd08:	stur	x9, [x29, #-8]
  40bd0c:	b	40bd30 <sqrt@plt+0xa2c0>
  40bd10:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40bd14:	add	x8, x8, #0xc30
  40bd18:	ldr	w9, [x8]
  40bd1c:	cbz	w9, 40bd2c <sqrt@plt+0xa2bc>
  40bd20:	mov	x8, xzr
  40bd24:	stur	x8, [x29, #-8]
  40bd28:	b	40bd30 <sqrt@plt+0xa2c0>
  40bd2c:	bl	4019a0 <abort@plt>
  40bd30:	ldur	x0, [x29, #-8]
  40bd34:	ldp	x29, x30, [sp, #48]
  40bd38:	add	sp, sp, #0x40
  40bd3c:	ret
  40bd40:	sub	sp, sp, #0x10
  40bd44:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40bd48:	add	x8, x8, #0xc38
  40bd4c:	str	x0, [sp, #8]
  40bd50:	ldr	x0, [x8]
  40bd54:	add	sp, sp, #0x10
  40bd58:	ret
  40bd5c:	sub	sp, sp, #0x50
  40bd60:	stp	x29, x30, [sp, #64]
  40bd64:	add	x29, sp, #0x40
  40bd68:	stur	x0, [x29, #-8]
  40bd6c:	stur	w1, [x29, #-12]
  40bd70:	ldur	x8, [x29, #-8]
  40bd74:	ldr	w9, [x8, #72]
  40bd78:	str	x8, [sp, #16]
  40bd7c:	cbnz	w9, 40be18 <sqrt@plt+0xa3a8>
  40bd80:	mov	w8, #0x80                  	// #128
  40bd84:	ldr	x9, [sp, #16]
  40bd88:	str	w8, [x9, #72]
  40bd8c:	ldur	w8, [x29, #-12]
  40bd90:	ldr	w10, [x9, #72]
  40bd94:	cmp	w8, w10
  40bd98:	b.lt	40bdac <sqrt@plt+0xa33c>  // b.tstop
  40bd9c:	ldur	w8, [x29, #-12]
  40bda0:	add	w8, w8, #0xa
  40bda4:	ldr	x9, [sp, #16]
  40bda8:	str	w8, [x9, #72]
  40bdac:	ldr	x8, [sp, #16]
  40bdb0:	ldrsw	x9, [x8, #72]
  40bdb4:	mov	x10, #0x4                   	// #4
  40bdb8:	mul	x11, x9, x10
  40bdbc:	umulh	x9, x9, x10
  40bdc0:	mov	x10, #0xffffffffffffffff    	// #-1
  40bdc4:	cmp	x9, #0x0
  40bdc8:	csel	x0, x10, x11, ne  // ne = any
  40bdcc:	bl	4016a0 <_Znam@plt>
  40bdd0:	ldr	x8, [sp, #16]
  40bdd4:	str	x0, [x8, #64]
  40bdd8:	stur	wzr, [x29, #-16]
  40bddc:	ldur	w8, [x29, #-16]
  40bde0:	ldr	x9, [sp, #16]
  40bde4:	ldr	w10, [x9, #72]
  40bde8:	cmp	w8, w10
  40bdec:	b.ge	40be14 <sqrt@plt+0xa3a4>  // b.tcont
  40bdf0:	ldr	x8, [sp, #16]
  40bdf4:	ldr	x9, [x8, #64]
  40bdf8:	ldursw	x10, [x29, #-16]
  40bdfc:	mov	w11, #0xffffffff            	// #-1
  40be00:	str	w11, [x9, x10, lsl #2]
  40be04:	ldur	w8, [x29, #-16]
  40be08:	add	w8, w8, #0x1
  40be0c:	stur	w8, [x29, #-16]
  40be10:	b	40bddc <sqrt@plt+0xa36c>
  40be14:	b	40bef8 <sqrt@plt+0xa488>
  40be18:	ldr	x8, [sp, #16]
  40be1c:	ldr	w9, [x8, #72]
  40be20:	stur	w9, [x29, #-20]
  40be24:	ldr	w9, [x8, #72]
  40be28:	mov	w10, #0x2                   	// #2
  40be2c:	mul	w9, w9, w10
  40be30:	str	w9, [x8, #72]
  40be34:	ldur	w9, [x29, #-12]
  40be38:	ldr	w10, [x8, #72]
  40be3c:	cmp	w9, w10
  40be40:	b.lt	40be54 <sqrt@plt+0xa3e4>  // b.tstop
  40be44:	ldur	w8, [x29, #-12]
  40be48:	add	w8, w8, #0xa
  40be4c:	ldr	x9, [sp, #16]
  40be50:	str	w8, [x9, #72]
  40be54:	ldr	x8, [sp, #16]
  40be58:	ldr	x9, [x8, #64]
  40be5c:	str	x9, [sp, #32]
  40be60:	ldrsw	x9, [x8, #72]
  40be64:	mov	x10, #0x4                   	// #4
  40be68:	mul	x11, x9, x10
  40be6c:	umulh	x9, x9, x10
  40be70:	mov	x12, #0xffffffffffffffff    	// #-1
  40be74:	cmp	x9, #0x0
  40be78:	csel	x0, x12, x11, ne  // ne = any
  40be7c:	str	x10, [sp, #8]
  40be80:	bl	4016a0 <_Znam@plt>
  40be84:	ldr	x8, [sp, #16]
  40be88:	str	x0, [x8, #64]
  40be8c:	ldr	x0, [x8, #64]
  40be90:	ldr	x1, [sp, #32]
  40be94:	ldursw	x9, [x29, #-20]
  40be98:	ldr	x10, [sp, #8]
  40be9c:	mul	x2, x10, x9
  40bea0:	bl	4016c0 <memcpy@plt>
  40bea4:	ldur	w13, [x29, #-20]
  40bea8:	str	w13, [sp, #28]
  40beac:	ldr	w8, [sp, #28]
  40beb0:	ldr	x9, [sp, #16]
  40beb4:	ldr	w10, [x9, #72]
  40beb8:	cmp	w8, w10
  40bebc:	b.ge	40bee4 <sqrt@plt+0xa474>  // b.tcont
  40bec0:	ldr	x8, [sp, #16]
  40bec4:	ldr	x9, [x8, #64]
  40bec8:	ldrsw	x10, [sp, #28]
  40becc:	mov	w11, #0xffffffff            	// #-1
  40bed0:	str	w11, [x9, x10, lsl #2]
  40bed4:	ldr	w8, [sp, #28]
  40bed8:	add	w8, w8, #0x1
  40bedc:	str	w8, [sp, #28]
  40bee0:	b	40beac <sqrt@plt+0xa43c>
  40bee4:	ldr	x8, [sp, #32]
  40bee8:	str	x8, [sp]
  40beec:	cbz	x8, 40bef8 <sqrt@plt+0xa488>
  40bef0:	ldr	x0, [sp]
  40bef4:	bl	4018f0 <_ZdaPv@plt>
  40bef8:	ldp	x29, x30, [sp, #64]
  40befc:	add	sp, sp, #0x50
  40bf00:	ret
  40bf04:	sub	sp, sp, #0x40
  40bf08:	stp	x29, x30, [sp, #48]
  40bf0c:	add	x29, sp, #0x30
  40bf10:	stur	x0, [x29, #-8]
  40bf14:	ldur	x8, [x29, #-8]
  40bf18:	ldr	x9, [x8, #80]
  40bf1c:	str	x8, [sp, #16]
  40bf20:	cbnz	x9, 40bf44 <sqrt@plt+0xa4d4>
  40bf24:	mov	w8, #0x10                  	// #16
  40bf28:	ldr	x9, [sp, #16]
  40bf2c:	str	w8, [x9, #92]
  40bf30:	mov	x0, #0x280                 	// #640
  40bf34:	bl	4016a0 <_Znam@plt>
  40bf38:	ldr	x9, [sp, #16]
  40bf3c:	str	x0, [x9, #80]
  40bf40:	b	40bfc0 <sqrt@plt+0xa550>
  40bf44:	ldr	x8, [sp, #16]
  40bf48:	ldr	w9, [x8, #92]
  40bf4c:	stur	w9, [x29, #-12]
  40bf50:	ldr	w9, [x8, #92]
  40bf54:	mov	w10, #0x2                   	// #2
  40bf58:	mul	w9, w9, w10
  40bf5c:	str	w9, [x8, #92]
  40bf60:	ldr	x11, [x8, #80]
  40bf64:	str	x11, [sp, #24]
  40bf68:	ldrsw	x11, [x8, #92]
  40bf6c:	mov	x12, #0x28                  	// #40
  40bf70:	mul	x13, x11, x12
  40bf74:	umulh	x11, x11, x12
  40bf78:	mov	x14, #0xffffffffffffffff    	// #-1
  40bf7c:	cmp	x11, #0x0
  40bf80:	csel	x0, x14, x13, ne  // ne = any
  40bf84:	str	x12, [sp, #8]
  40bf88:	bl	4016a0 <_Znam@plt>
  40bf8c:	ldr	x8, [sp, #16]
  40bf90:	str	x0, [x8, #80]
  40bf94:	ldr	x0, [x8, #80]
  40bf98:	ldr	x1, [sp, #24]
  40bf9c:	ldursw	x11, [x29, #-12]
  40bfa0:	ldr	x12, [sp, #8]
  40bfa4:	mul	x2, x11, x12
  40bfa8:	bl	4016c0 <memcpy@plt>
  40bfac:	ldr	x8, [sp, #24]
  40bfb0:	str	x8, [sp]
  40bfb4:	cbz	x8, 40bfc0 <sqrt@plt+0xa550>
  40bfb8:	ldr	x0, [sp]
  40bfbc:	bl	4018f0 <_ZdaPv@plt>
  40bfc0:	ldp	x29, x30, [sp, #48]
  40bfc4:	add	sp, sp, #0x40
  40bfc8:	ret
  40bfcc:	sub	sp, sp, #0x60
  40bfd0:	stp	x29, x30, [sp, #80]
  40bfd4:	add	x29, sp, #0x50
  40bfd8:	stur	x0, [x29, #-8]
  40bfdc:	ldur	x8, [x29, #-8]
  40bfe0:	ldr	w9, [x8, #72]
  40bfe4:	subs	w9, w9, #0x1
  40bfe8:	stur	w9, [x29, #-12]
  40bfec:	str	x8, [sp, #40]
  40bff0:	ldur	w8, [x29, #-12]
  40bff4:	cmp	w8, #0x0
  40bff8:	cset	w8, lt  // lt = tstop
  40bffc:	tbnz	w8, #0, 40c030 <sqrt@plt+0xa5c0>
  40c000:	ldr	x8, [sp, #40]
  40c004:	ldr	x9, [x8, #64]
  40c008:	ldursw	x10, [x29, #-12]
  40c00c:	ldr	w11, [x9, x10, lsl #2]
  40c010:	cmp	w11, #0x0
  40c014:	cset	w11, lt  // lt = tstop
  40c018:	tbnz	w11, #0, 40c020 <sqrt@plt+0xa5b0>
  40c01c:	b	40c030 <sqrt@plt+0xa5c0>
  40c020:	ldur	w8, [x29, #-12]
  40c024:	subs	w8, w8, #0x1
  40c028:	stur	w8, [x29, #-12]
  40c02c:	b	40bff0 <sqrt@plt+0xa580>
  40c030:	ldur	w8, [x29, #-12]
  40c034:	add	w8, w8, #0x1
  40c038:	stur	w8, [x29, #-12]
  40c03c:	ldur	w8, [x29, #-12]
  40c040:	ldr	x9, [sp, #40]
  40c044:	ldr	w10, [x9, #72]
  40c048:	cmp	w8, w10
  40c04c:	b.ge	40c0c0 <sqrt@plt+0xa650>  // b.tcont
  40c050:	ldr	x8, [sp, #40]
  40c054:	ldr	x9, [x8, #64]
  40c058:	stur	x9, [x29, #-24]
  40c05c:	ldursw	x9, [x29, #-12]
  40c060:	mov	x10, #0x4                   	// #4
  40c064:	mul	x11, x9, x10
  40c068:	umulh	x9, x9, x10
  40c06c:	mov	x12, #0xffffffffffffffff    	// #-1
  40c070:	cmp	x9, #0x0
  40c074:	csel	x0, x12, x11, ne  // ne = any
  40c078:	str	x10, [sp, #32]
  40c07c:	bl	4016a0 <_Znam@plt>
  40c080:	ldr	x8, [sp, #40]
  40c084:	str	x0, [x8, #64]
  40c088:	ldr	x0, [x8, #64]
  40c08c:	ldur	x1, [x29, #-24]
  40c090:	ldursw	x9, [x29, #-12]
  40c094:	ldr	x10, [sp, #32]
  40c098:	mul	x2, x9, x10
  40c09c:	bl	4016c0 <memcpy@plt>
  40c0a0:	ldur	x8, [x29, #-24]
  40c0a4:	str	x8, [sp, #24]
  40c0a8:	cbz	x8, 40c0b4 <sqrt@plt+0xa644>
  40c0ac:	ldr	x0, [sp, #24]
  40c0b0:	bl	4018f0 <_ZdaPv@plt>
  40c0b4:	ldur	w8, [x29, #-12]
  40c0b8:	ldr	x9, [sp, #40]
  40c0bc:	str	w8, [x9, #72]
  40c0c0:	ldr	x8, [sp, #40]
  40c0c4:	ldr	w9, [x8, #88]
  40c0c8:	ldr	w10, [x8, #92]
  40c0cc:	cmp	w9, w10
  40c0d0:	b.ge	40c144 <sqrt@plt+0xa6d4>  // b.tcont
  40c0d4:	ldr	x8, [sp, #40]
  40c0d8:	ldr	x9, [x8, #80]
  40c0dc:	stur	x9, [x29, #-32]
  40c0e0:	ldrsw	x9, [x8, #88]
  40c0e4:	mov	x10, #0x28                  	// #40
  40c0e8:	mul	x11, x9, x10
  40c0ec:	umulh	x9, x9, x10
  40c0f0:	mov	x12, #0xffffffffffffffff    	// #-1
  40c0f4:	cmp	x9, #0x0
  40c0f8:	csel	x0, x12, x11, ne  // ne = any
  40c0fc:	str	x10, [sp, #16]
  40c100:	bl	4016a0 <_Znam@plt>
  40c104:	ldr	x8, [sp, #40]
  40c108:	str	x0, [x8, #80]
  40c10c:	ldr	x0, [x8, #80]
  40c110:	ldur	x1, [x29, #-32]
  40c114:	ldrsw	x9, [x8, #88]
  40c118:	ldr	x10, [sp, #16]
  40c11c:	mul	x2, x9, x10
  40c120:	bl	4016c0 <memcpy@plt>
  40c124:	ldur	x8, [x29, #-32]
  40c128:	str	x8, [sp, #8]
  40c12c:	cbz	x8, 40c138 <sqrt@plt+0xa6c8>
  40c130:	ldr	x0, [sp, #8]
  40c134:	bl	4018f0 <_ZdaPv@plt>
  40c138:	ldr	x8, [sp, #40]
  40c13c:	ldr	w9, [x8, #88]
  40c140:	str	w9, [x8, #92]
  40c144:	ldp	x29, x30, [sp, #80]
  40c148:	add	sp, sp, #0x60
  40c14c:	ret
  40c150:	sub	sp, sp, #0x40
  40c154:	stp	x29, x30, [sp, #48]
  40c158:	add	x29, sp, #0x30
  40c15c:	mov	w8, #0x296                 	// #662
  40c160:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40c164:	add	x9, x9, #0xbaa
  40c168:	stur	x0, [x29, #-8]
  40c16c:	stur	x1, [x29, #-16]
  40c170:	str	x2, [sp, #24]
  40c174:	ldur	x10, [x29, #-8]
  40c178:	ldur	x0, [x29, #-16]
  40c17c:	str	w8, [sp, #16]
  40c180:	str	x9, [sp, #8]
  40c184:	str	x10, [sp]
  40c188:	bl	40e8b4 <sqrt@plt+0xce44>
  40c18c:	str	w0, [sp, #20]
  40c190:	ldr	w8, [sp, #20]
  40c194:	cmp	w8, #0x0
  40c198:	cset	w8, ge  // ge = tcont
  40c19c:	and	w0, w8, #0x1
  40c1a0:	ldr	w1, [sp, #16]
  40c1a4:	ldr	x2, [sp, #8]
  40c1a8:	bl	404300 <sqrt@plt+0x2890>
  40c1ac:	ldr	w8, [sp, #20]
  40c1b0:	ldr	x9, [sp]
  40c1b4:	ldr	w11, [x9, #72]
  40c1b8:	cmp	w8, w11
  40c1bc:	b.lt	40c1cc <sqrt@plt+0xa75c>  // b.tstop
  40c1c0:	ldr	w1, [sp, #20]
  40c1c4:	ldr	x0, [sp]
  40c1c8:	bl	40bd5c <sqrt@plt+0xa2ec>
  40c1cc:	ldr	w8, [sp, #20]
  40c1d0:	ldr	x9, [sp]
  40c1d4:	ldr	w10, [x9, #72]
  40c1d8:	cmp	w8, w10
  40c1dc:	cset	w8, lt  // lt = tstop
  40c1e0:	and	w0, w8, #0x1
  40c1e4:	mov	w1, #0x299                 	// #665
  40c1e8:	ldr	x2, [sp, #8]
  40c1ec:	bl	404300 <sqrt@plt+0x2890>
  40c1f0:	ldr	x9, [sp]
  40c1f4:	ldr	w8, [x9, #88]
  40c1f8:	add	w8, w8, #0x1
  40c1fc:	ldr	w10, [x9, #92]
  40c200:	cmp	w8, w10
  40c204:	b.lt	40c210 <sqrt@plt+0xa7a0>  // b.tstop
  40c208:	ldr	x0, [sp]
  40c20c:	bl	40bf04 <sqrt@plt+0xa494>
  40c210:	ldr	x8, [sp]
  40c214:	ldr	w9, [x8, #88]
  40c218:	add	w9, w9, #0x1
  40c21c:	ldr	w10, [x8, #92]
  40c220:	cmp	w9, w10
  40c224:	cset	w9, lt  // lt = tstop
  40c228:	and	w0, w9, #0x1
  40c22c:	mov	w1, #0x29c                 	// #668
  40c230:	ldr	x2, [sp, #8]
  40c234:	bl	404300 <sqrt@plt+0x2890>
  40c238:	ldr	x8, [sp]
  40c23c:	ldr	w9, [x8, #88]
  40c240:	ldr	x11, [x8, #64]
  40c244:	ldrsw	x12, [sp, #20]
  40c248:	str	w9, [x11, x12, lsl #2]
  40c24c:	ldr	x1, [sp, #24]
  40c250:	ldr	x11, [x8, #80]
  40c254:	ldrsw	x12, [x8, #88]
  40c258:	mov	w9, w12
  40c25c:	add	w9, w9, #0x1
  40c260:	str	w9, [x8, #88]
  40c264:	mov	x13, #0x28                  	// #40
  40c268:	mul	x12, x13, x12
  40c26c:	add	x0, x11, x12
  40c270:	mov	x2, #0x28                  	// #40
  40c274:	bl	4016c0 <memcpy@plt>
  40c278:	ldp	x29, x30, [sp, #48]
  40c27c:	add	sp, sp, #0x40
  40c280:	ret
  40c284:	sub	sp, sp, #0x40
  40c288:	stp	x29, x30, [sp, #48]
  40c28c:	add	x29, sp, #0x30
  40c290:	stur	x0, [x29, #-8]
  40c294:	stur	x1, [x29, #-16]
  40c298:	str	x2, [sp, #24]
  40c29c:	ldur	x8, [x29, #-8]
  40c2a0:	ldur	x0, [x29, #-16]
  40c2a4:	str	x8, [sp, #8]
  40c2a8:	bl	40e8b4 <sqrt@plt+0xce44>
  40c2ac:	str	w0, [sp, #20]
  40c2b0:	ldr	x0, [sp, #24]
  40c2b4:	bl	40e8b4 <sqrt@plt+0xce44>
  40c2b8:	str	w0, [sp, #16]
  40c2bc:	ldr	w9, [sp, #20]
  40c2c0:	cmp	w9, #0x0
  40c2c4:	cset	w9, lt  // lt = tstop
  40c2c8:	mov	w10, #0x0                   	// #0
  40c2cc:	str	w10, [sp, #4]
  40c2d0:	tbnz	w9, #0, 40c304 <sqrt@plt+0xa894>
  40c2d4:	ldr	w8, [sp, #16]
  40c2d8:	cmp	w8, #0x0
  40c2dc:	cset	w8, lt  // lt = tstop
  40c2e0:	mov	w9, #0x0                   	// #0
  40c2e4:	str	w9, [sp, #4]
  40c2e8:	tbnz	w8, #0, 40c304 <sqrt@plt+0xa894>
  40c2ec:	ldr	w8, [sp, #16]
  40c2f0:	ldr	x9, [sp, #8]
  40c2f4:	ldr	w10, [x9, #72]
  40c2f8:	cmp	w8, w10
  40c2fc:	cset	w8, lt  // lt = tstop
  40c300:	str	w8, [sp, #4]
  40c304:	ldr	w8, [sp, #4]
  40c308:	and	w0, w8, #0x1
  40c30c:	mov	w1, #0x2a5                 	// #677
  40c310:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40c314:	add	x2, x2, #0xbaa
  40c318:	bl	404300 <sqrt@plt+0x2890>
  40c31c:	ldr	w8, [sp, #20]
  40c320:	ldr	x9, [sp, #8]
  40c324:	ldr	w10, [x9, #72]
  40c328:	cmp	w8, w10
  40c32c:	b.lt	40c33c <sqrt@plt+0xa8cc>  // b.tstop
  40c330:	ldr	w1, [sp, #20]
  40c334:	ldr	x0, [sp, #8]
  40c338:	bl	40bd5c <sqrt@plt+0xa2ec>
  40c33c:	ldr	x8, [sp, #8]
  40c340:	ldr	x9, [x8, #64]
  40c344:	ldrsw	x10, [sp, #16]
  40c348:	ldr	w11, [x9, x10, lsl #2]
  40c34c:	ldr	x9, [x8, #64]
  40c350:	ldrsw	x10, [sp, #20]
  40c354:	str	w11, [x9, x10, lsl #2]
  40c358:	ldp	x29, x30, [sp, #48]
  40c35c:	add	sp, sp, #0x40
  40c360:	ret
  40c364:	sub	sp, sp, #0x60
  40c368:	stp	x29, x30, [sp, #80]
  40c36c:	add	x29, sp, #0x50
  40c370:	mov	x8, #0x68                  	// #104
  40c374:	adrp	x9, 40a000 <sqrt@plt+0x8590>
  40c378:	add	x9, x9, #0x80c
  40c37c:	stur	x0, [x29, #-16]
  40c380:	stur	x1, [x29, #-24]
  40c384:	stur	w2, [x29, #-28]
  40c388:	mov	x0, x8
  40c38c:	str	x9, [sp, #16]
  40c390:	bl	412b6c <_Znwm@@Base>
  40c394:	ldur	x1, [x29, #-16]
  40c398:	str	x0, [sp, #8]
  40c39c:	ldr	x8, [sp, #16]
  40c3a0:	blr	x8
  40c3a4:	b	40c3a8 <sqrt@plt+0xa938>
  40c3a8:	ldr	x8, [sp, #8]
  40c3ac:	str	x8, [sp, #40]
  40c3b0:	ldr	x0, [sp, #40]
  40c3b4:	ldur	x1, [x29, #-24]
  40c3b8:	ldur	w2, [x29, #-28]
  40c3bc:	bl	40c424 <sqrt@plt+0xa9b4>
  40c3c0:	cbnz	w0, 40c404 <sqrt@plt+0xa994>
  40c3c4:	ldr	x8, [sp, #40]
  40c3c8:	str	x8, [sp]
  40c3cc:	cbz	x8, 40c3e4 <sqrt@plt+0xa974>
  40c3d0:	ldr	x8, [sp]
  40c3d4:	ldr	x9, [x8]
  40c3d8:	ldr	x9, [x9, #8]
  40c3dc:	mov	x0, x8
  40c3e0:	blr	x9
  40c3e4:	mov	x8, xzr
  40c3e8:	stur	x8, [x29, #-8]
  40c3ec:	b	40c40c <sqrt@plt+0xa99c>
  40c3f0:	str	x0, [sp, #32]
  40c3f4:	str	w1, [sp, #28]
  40c3f8:	ldr	x0, [sp, #8]
  40c3fc:	bl	412c44 <_ZdlPv@@Base>
  40c400:	b	40c41c <sqrt@plt+0xa9ac>
  40c404:	ldr	x8, [sp, #40]
  40c408:	stur	x8, [x29, #-8]
  40c40c:	ldur	x0, [x29, #-8]
  40c410:	ldp	x29, x30, [sp, #80]
  40c414:	add	sp, sp, #0x60
  40c418:	ret
  40c41c:	ldr	x0, [sp, #32]
  40c420:	bl	401a00 <_Unwind_Resume@plt>
  40c424:	stp	x29, x30, [sp, #-32]!
  40c428:	str	x28, [sp, #16]
  40c42c:	mov	x29, sp
  40c430:	sub	sp, sp, #0x290
  40c434:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2390>
  40c438:	add	x8, x8, #0xbe4
  40c43c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40c440:	add	x9, x9, #0xc28
  40c444:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40c448:	add	x10, x10, #0xbd8
  40c44c:	adrp	x11, 414000 <_ZdlPvm@@Base+0x1390>
  40c450:	add	x11, x11, #0xb4f
  40c454:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40c458:	add	x12, x12, #0xc30
  40c45c:	stur	x0, [x29, #-16]
  40c460:	stur	x1, [x29, #-24]
  40c464:	stur	w2, [x29, #-28]
  40c468:	ldur	x13, [x29, #-16]
  40c46c:	ldr	x0, [x13, #32]
  40c470:	mov	x1, x8
  40c474:	str	x9, [sp, #160]
  40c478:	str	x10, [sp, #152]
  40c47c:	str	x11, [sp, #144]
  40c480:	str	x12, [sp, #136]
  40c484:	str	x13, [sp, #128]
  40c488:	bl	401930 <strcmp@plt>
  40c48c:	cbnz	w0, 40c4c8 <sqrt@plt+0xaa58>
  40c490:	ldur	x8, [x29, #-24]
  40c494:	cbz	x8, 40c4a8 <sqrt@plt+0xaa38>
  40c498:	ldur	x8, [x29, #-24]
  40c49c:	mov	w9, #0x1                   	// #1
  40c4a0:	str	w9, [x8]
  40c4a4:	b	40c4c0 <sqrt@plt+0xaa50>
  40c4a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40c4ac:	add	x0, x0, #0xbe9
  40c4b0:	ldr	x1, [sp, #152]
  40c4b4:	ldr	x2, [sp, #152]
  40c4b8:	ldr	x3, [sp, #152]
  40c4bc:	bl	409e68 <sqrt@plt+0x83f8>
  40c4c0:	stur	wzr, [x29, #-4]
  40c4c4:	b	40d28c <sqrt@plt+0xb81c>
  40c4c8:	ldr	x8, [sp, #128]
  40c4cc:	ldr	x0, [x8, #32]
  40c4d0:	sub	x1, x29, #0x28
  40c4d4:	bl	40ea4c <sqrt@plt+0xcfdc>
  40c4d8:	stur	x0, [x29, #-48]
  40c4dc:	cbnz	x0, 40c530 <sqrt@plt+0xaac0>
  40c4e0:	ldur	x8, [x29, #-24]
  40c4e4:	cbz	x8, 40c4f8 <sqrt@plt+0xaa88>
  40c4e8:	ldur	x8, [x29, #-24]
  40c4ec:	mov	w9, #0x1                   	// #1
  40c4f0:	str	w9, [x8]
  40c4f4:	b	40c528 <sqrt@plt+0xaab8>
  40c4f8:	ldr	x8, [sp, #128]
  40c4fc:	ldr	x1, [x8, #32]
  40c500:	sub	x9, x29, #0x40
  40c504:	mov	x0, x9
  40c508:	str	x9, [sp, #120]
  40c50c:	bl	409a90 <sqrt@plt+0x8020>
  40c510:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40c514:	add	x0, x0, #0xc0e
  40c518:	ldr	x1, [sp, #120]
  40c51c:	ldr	x2, [sp, #152]
  40c520:	ldr	x3, [sp, #152]
  40c524:	bl	409e68 <sqrt@plt+0x83f8>
  40c528:	stur	wzr, [x29, #-4]
  40c52c:	b	40d28c <sqrt@plt+0xb81c>
  40c530:	ldur	x1, [x29, #-48]
  40c534:	ldur	x2, [x29, #-40]
  40c538:	sub	x0, x29, #0x68
  40c53c:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40c540:	add	x8, x8, #0x2b8
  40c544:	blr	x8
  40c548:	mov	w9, #0x1                   	// #1
  40c54c:	stur	w9, [x29, #-80]
  40c550:	ldur	w9, [x29, #-28]
  40c554:	stur	w9, [x29, #-76]
  40c558:	sub	x0, x29, #0x68
  40c55c:	bl	40a364 <sqrt@plt+0x88f4>
  40c560:	str	w0, [sp, #116]
  40c564:	b	40c568 <sqrt@plt+0xaaf8>
  40c568:	ldr	w8, [sp, #116]
  40c56c:	cbnz	w8, 40c598 <sqrt@plt+0xab28>
  40c570:	mov	x8, xzr
  40c574:	stur	x8, [x29, #-112]
  40c578:	b	40c9dc <sqrt@plt+0xaf6c>
  40c57c:	stur	x0, [x29, #-120]
  40c580:	stur	w1, [x29, #-124]
  40c584:	sub	x0, x29, #0x68
  40c588:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40c58c:	add	x8, x8, #0x300
  40c590:	blr	x8
  40c594:	b	40d2a0 <sqrt@plt+0xb830>
  40c598:	sub	x8, x29, #0x68
  40c59c:	ldr	x0, [x8, #32]
  40c5a0:	ldr	x1, [sp, #160]
  40c5a4:	bl	4017c0 <strtok@plt>
  40c5a8:	stur	x0, [x29, #-112]
  40c5ac:	ldur	x0, [x29, #-112]
  40c5b0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c5b4:	add	x1, x1, #0xc09
  40c5b8:	bl	401930 <strcmp@plt>
  40c5bc:	cbnz	w0, 40c5c4 <sqrt@plt+0xab54>
  40c5c0:	b	40c9d8 <sqrt@plt+0xaf68>
  40c5c4:	ldur	x0, [x29, #-112]
  40c5c8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c5cc:	add	x1, x1, #0xc2d
  40c5d0:	bl	401930 <strcmp@plt>
  40c5d4:	cbnz	w0, 40c65c <sqrt@plt+0xabec>
  40c5d8:	mov	x8, xzr
  40c5dc:	mov	x0, x8
  40c5e0:	ldr	x1, [sp, #160]
  40c5e4:	bl	4017c0 <strtok@plt>
  40c5e8:	stur	x0, [x29, #-112]
  40c5ec:	ldur	x8, [x29, #-112]
  40c5f0:	cbz	x8, 40c61c <sqrt@plt+0xabac>
  40c5f4:	ldur	x0, [x29, #-112]
  40c5f8:	ldr	x1, [sp, #144]
  40c5fc:	sub	x2, x29, #0x80
  40c600:	bl	4018b0 <__isoc99_sscanf@plt>
  40c604:	cmp	w0, #0x1
  40c608:	b.ne	40c61c <sqrt@plt+0xabac>  // b.any
  40c60c:	ldur	w8, [x29, #-128]
  40c610:	cmp	w8, #0x0
  40c614:	cset	w8, gt
  40c618:	tbnz	w8, #0, 40c64c <sqrt@plt+0xabdc>
  40c61c:	sub	x0, x29, #0x68
  40c620:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c624:	add	x1, x1, #0xc38
  40c628:	ldr	x2, [sp, #152]
  40c62c:	ldr	x3, [sp, #152]
  40c630:	ldr	x4, [sp, #152]
  40c634:	bl	40a580 <sqrt@plt+0x8b10>
  40c638:	b	40c63c <sqrt@plt+0xabcc>
  40c63c:	stur	wzr, [x29, #-4]
  40c640:	mov	w8, #0x1                   	// #1
  40c644:	stur	w8, [x29, #-132]
  40c648:	b	40d27c <sqrt@plt+0xb80c>
  40c64c:	ldur	w8, [x29, #-128]
  40c650:	ldr	x9, [sp, #128]
  40c654:	str	w8, [x9, #24]
  40c658:	b	40c9d8 <sqrt@plt+0xaf68>
  40c65c:	ldur	x0, [x29, #-112]
  40c660:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c664:	add	x1, x1, #0xc5e
  40c668:	bl	401930 <strcmp@plt>
  40c66c:	cbnz	w0, 40c734 <sqrt@plt+0xacc4>
  40c670:	mov	x8, xzr
  40c674:	mov	x0, x8
  40c678:	ldr	x1, [sp, #160]
  40c67c:	bl	4017c0 <strtok@plt>
  40c680:	stur	x0, [x29, #-112]
  40c684:	ldur	x8, [x29, #-112]
  40c688:	cbz	x8, 40c6e4 <sqrt@plt+0xac74>
  40c68c:	ldur	x0, [x29, #-112]
  40c690:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c694:	add	x1, x1, #0xc64
  40c698:	sub	x2, x29, #0x90
  40c69c:	bl	4018b0 <__isoc99_sscanf@plt>
  40c6a0:	cmp	w0, #0x1
  40c6a4:	b.ne	40c6e4 <sqrt@plt+0xac74>  // b.any
  40c6a8:	ldur	d0, [x29, #-144]
  40c6ac:	mov	x8, #0x800000000000        	// #140737488355328
  40c6b0:	movk	x8, #0x4056, lsl #48
  40c6b4:	fmov	d1, x8
  40c6b8:	fcmp	d0, d1
  40c6bc:	cset	w9, ge  // ge = tcont
  40c6c0:	tbnz	w9, #0, 40c6e4 <sqrt@plt+0xac74>
  40c6c4:	ldur	d0, [x29, #-144]
  40c6c8:	mov	x8, #0x800000000000        	// #140737488355328
  40c6cc:	movk	x8, #0xc056, lsl #48
  40c6d0:	fmov	d1, x8
  40c6d4:	fcmp	d0, d1
  40c6d8:	cset	w9, ls  // ls = plast
  40c6dc:	tbnz	w9, #0, 40c6e4 <sqrt@plt+0xac74>
  40c6e0:	b	40c724 <sqrt@plt+0xacb4>
  40c6e4:	ldur	x1, [x29, #-112]
  40c6e8:	sub	x0, x29, #0xa0
  40c6ec:	bl	409a90 <sqrt@plt+0x8020>
  40c6f0:	b	40c6f4 <sqrt@plt+0xac84>
  40c6f4:	sub	x0, x29, #0x68
  40c6f8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c6fc:	add	x1, x1, #0xc68
  40c700:	sub	x2, x29, #0xa0
  40c704:	ldr	x3, [sp, #152]
  40c708:	ldr	x4, [sp, #152]
  40c70c:	bl	40a580 <sqrt@plt+0x8b10>
  40c710:	b	40c714 <sqrt@plt+0xaca4>
  40c714:	stur	wzr, [x29, #-4]
  40c718:	mov	w8, #0x1                   	// #1
  40c71c:	stur	w8, [x29, #-132]
  40c720:	b	40d27c <sqrt@plt+0xb80c>
  40c724:	ldur	x8, [x29, #-144]
  40c728:	ldr	x9, [sp, #128]
  40c72c:	str	x8, [x9, #48]
  40c730:	b	40c9d8 <sqrt@plt+0xaf68>
  40c734:	ldur	x0, [x29, #-112]
  40c738:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c73c:	add	x1, x1, #0xc89
  40c740:	bl	401930 <strcmp@plt>
  40c744:	cbnz	w0, 40c88c <sqrt@plt+0xae1c>
  40c748:	mov	x8, xzr
  40c74c:	mov	x0, x8
  40c750:	ldr	x1, [sp, #160]
  40c754:	bl	4017c0 <strtok@plt>
  40c758:	stur	x0, [x29, #-112]
  40c75c:	ldur	x8, [x29, #-112]
  40c760:	cbz	x8, 40c778 <sqrt@plt+0xad08>
  40c764:	ldur	x0, [x29, #-112]
  40c768:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c76c:	add	x1, x1, #0x311
  40c770:	bl	401930 <strcmp@plt>
  40c774:	cbnz	w0, 40c77c <sqrt@plt+0xad0c>
  40c778:	b	40c888 <sqrt@plt+0xae18>
  40c77c:	ldur	x0, [x29, #-112]
  40c780:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c784:	add	x1, x1, #0x9d3
  40c788:	bl	401930 <strcmp@plt>
  40c78c:	cbnz	w0, 40c7a4 <sqrt@plt+0xad34>
  40c790:	ldr	x8, [sp, #128]
  40c794:	ldr	w9, [x8, #8]
  40c798:	orr	w9, w9, #0x1
  40c79c:	str	w9, [x8, #8]
  40c7a0:	b	40c884 <sqrt@plt+0xae14>
  40c7a4:	ldur	x0, [x29, #-112]
  40c7a8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c7ac:	add	x1, x1, #0xc94
  40c7b0:	bl	401930 <strcmp@plt>
  40c7b4:	cbnz	w0, 40c7cc <sqrt@plt+0xad5c>
  40c7b8:	ldr	x8, [sp, #128]
  40c7bc:	ldr	w9, [x8, #8]
  40c7c0:	orr	w9, w9, #0x2
  40c7c4:	str	w9, [x8, #8]
  40c7c8:	b	40c884 <sqrt@plt+0xae14>
  40c7cc:	ldur	x0, [x29, #-112]
  40c7d0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c7d4:	add	x1, x1, #0xc98
  40c7d8:	bl	401930 <strcmp@plt>
  40c7dc:	cbnz	w0, 40c7f4 <sqrt@plt+0xad84>
  40c7e0:	ldr	x8, [sp, #128]
  40c7e4:	ldr	w9, [x8, #8]
  40c7e8:	orr	w9, w9, #0x4
  40c7ec:	str	w9, [x8, #8]
  40c7f0:	b	40c884 <sqrt@plt+0xae14>
  40c7f4:	ldur	x0, [x29, #-112]
  40c7f8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c7fc:	add	x1, x1, #0xc93
  40c800:	bl	401930 <strcmp@plt>
  40c804:	cbnz	w0, 40c81c <sqrt@plt+0xadac>
  40c808:	ldr	x8, [sp, #128]
  40c80c:	ldr	w9, [x8, #8]
  40c810:	orr	w9, w9, #0x8
  40c814:	str	w9, [x8, #8]
  40c818:	b	40c884 <sqrt@plt+0xae14>
  40c81c:	ldur	x0, [x29, #-112]
  40c820:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c824:	add	x1, x1, #0xc97
  40c828:	bl	401930 <strcmp@plt>
  40c82c:	cbnz	w0, 40c844 <sqrt@plt+0xadd4>
  40c830:	ldr	x8, [sp, #128]
  40c834:	ldr	w9, [x8, #8]
  40c838:	orr	w9, w9, #0x10
  40c83c:	str	w9, [x8, #8]
  40c840:	b	40c884 <sqrt@plt+0xae14>
  40c844:	ldur	x1, [x29, #-112]
  40c848:	sub	x0, x29, #0xb0
  40c84c:	bl	409a90 <sqrt@plt+0x8020>
  40c850:	b	40c854 <sqrt@plt+0xade4>
  40c854:	sub	x0, x29, #0x68
  40c858:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c85c:	add	x1, x1, #0xc9b
  40c860:	sub	x2, x29, #0xb0
  40c864:	ldr	x3, [sp, #152]
  40c868:	ldr	x4, [sp, #152]
  40c86c:	bl	40a580 <sqrt@plt+0x8b10>
  40c870:	b	40c874 <sqrt@plt+0xae04>
  40c874:	stur	wzr, [x29, #-4]
  40c878:	mov	w8, #0x1                   	// #1
  40c87c:	stur	w8, [x29, #-132]
  40c880:	b	40d27c <sqrt@plt+0xb80c>
  40c884:	b	40c748 <sqrt@plt+0xacd8>
  40c888:	b	40c9d8 <sqrt@plt+0xaf68>
  40c88c:	ldur	x0, [x29, #-112]
  40c890:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c894:	add	x1, x1, #0xcb6
  40c898:	bl	401930 <strcmp@plt>
  40c89c:	cbnz	w0, 40c920 <sqrt@plt+0xaeb0>
  40c8a0:	mov	x8, xzr
  40c8a4:	mov	x0, x8
  40c8a8:	ldr	x1, [sp, #160]
  40c8ac:	bl	4017c0 <strtok@plt>
  40c8b0:	stur	x0, [x29, #-112]
  40c8b4:	ldur	x8, [x29, #-112]
  40c8b8:	cbnz	x8, 40c8ec <sqrt@plt+0xae7c>
  40c8bc:	sub	x0, x29, #0x68
  40c8c0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c8c4:	add	x1, x1, #0xcc3
  40c8c8:	ldr	x2, [sp, #152]
  40c8cc:	ldr	x3, [sp, #152]
  40c8d0:	ldr	x4, [sp, #152]
  40c8d4:	bl	40a580 <sqrt@plt+0x8b10>
  40c8d8:	b	40c8dc <sqrt@plt+0xae6c>
  40c8dc:	stur	wzr, [x29, #-4]
  40c8e0:	mov	w8, #0x1                   	// #1
  40c8e4:	stur	w8, [x29, #-132]
  40c8e8:	b	40d27c <sqrt@plt+0xb80c>
  40c8ec:	ldur	x0, [x29, #-112]
  40c8f0:	bl	401700 <strlen@plt>
  40c8f4:	add	x0, x0, #0x1
  40c8f8:	bl	4016a0 <_Znam@plt>
  40c8fc:	str	x0, [sp, #104]
  40c900:	b	40c904 <sqrt@plt+0xae94>
  40c904:	ldr	x8, [sp, #104]
  40c908:	ldr	x9, [sp, #128]
  40c90c:	str	x8, [x9, #40]
  40c910:	ldr	x0, [x9, #40]
  40c914:	ldur	x1, [x29, #-112]
  40c918:	bl	4017b0 <strcpy@plt>
  40c91c:	b	40c9d8 <sqrt@plt+0xaf68>
  40c920:	ldur	x0, [x29, #-112]
  40c924:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40c928:	add	x1, x1, #0x68
  40c92c:	bl	401930 <strcmp@plt>
  40c930:	cbnz	w0, 40c944 <sqrt@plt+0xaed4>
  40c934:	mov	w8, #0x1                   	// #1
  40c938:	ldr	x9, [sp, #128]
  40c93c:	str	w8, [x9, #28]
  40c940:	b	40c9d8 <sqrt@plt+0xaf68>
  40c944:	ldur	x0, [x29, #-112]
  40c948:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c94c:	add	x1, x1, #0xcec
  40c950:	bl	401930 <strcmp@plt>
  40c954:	cbz	w0, 40c9d4 <sqrt@plt+0xaf64>
  40c958:	ldur	x0, [x29, #-112]
  40c95c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c960:	add	x1, x1, #0xcf6
  40c964:	bl	401930 <strcmp@plt>
  40c968:	cbz	w0, 40c9d4 <sqrt@plt+0xaf64>
  40c96c:	ldur	x8, [x29, #-112]
  40c970:	stur	x8, [x29, #-184]
  40c974:	mov	x8, xzr
  40c978:	mov	x0, x8
  40c97c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40c980:	add	x1, x1, #0x2c8
  40c984:	bl	4017c0 <strtok@plt>
  40c988:	stur	x0, [x29, #-112]
  40c98c:	ldur	x1, [x29, #-184]
  40c990:	ldur	x0, [x29, #-112]
  40c994:	str	x1, [sp, #96]
  40c998:	bl	40d534 <sqrt@plt+0xbac4>
  40c99c:	str	x0, [sp, #88]
  40c9a0:	b	40c9a4 <sqrt@plt+0xaf34>
  40c9a4:	sub	x8, x29, #0x68
  40c9a8:	ldr	x3, [x8, #8]
  40c9ac:	ldur	w4, [x29, #-88]
  40c9b0:	ldr	x8, [sp, #128]
  40c9b4:	ldr	x9, [x8]
  40c9b8:	ldr	x9, [x9, #16]
  40c9bc:	mov	x0, x8
  40c9c0:	ldr	x1, [sp, #96]
  40c9c4:	ldr	x2, [sp, #88]
  40c9c8:	blr	x9
  40c9cc:	b	40c9d0 <sqrt@plt+0xaf60>
  40c9d0:	b	40c9d8 <sqrt@plt+0xaf68>
  40c9d4:	b	40c9dc <sqrt@plt+0xaf6c>
  40c9d8:	b	40c558 <sqrt@plt+0xaae8>
  40c9dc:	stur	wzr, [x29, #-188]
  40c9e0:	ldur	x8, [x29, #-112]
  40c9e4:	cbnz	x8, 40ca28 <sqrt@plt+0xafb8>
  40c9e8:	ldr	x8, [sp, #136]
  40c9ec:	ldr	w9, [x8]
  40c9f0:	cbnz	w9, 40ca24 <sqrt@plt+0xafb4>
  40c9f4:	sub	x0, x29, #0x68
  40c9f8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40c9fc:	add	x1, x1, #0xcfe
  40ca00:	ldr	x2, [sp, #152]
  40ca04:	ldr	x3, [sp, #152]
  40ca08:	ldr	x4, [sp, #152]
  40ca0c:	bl	40a580 <sqrt@plt+0x8b10>
  40ca10:	b	40ca14 <sqrt@plt+0xafa4>
  40ca14:	stur	wzr, [x29, #-4]
  40ca18:	mov	w8, #0x1                   	// #1
  40ca1c:	stur	w8, [x29, #-132]
  40ca20:	b	40d27c <sqrt@plt+0xb80c>
  40ca24:	b	40d180 <sqrt@plt+0xb710>
  40ca28:	ldur	x8, [x29, #-112]
  40ca2c:	stur	x8, [x29, #-200]
  40ca30:	stur	wzr, [x29, #-80]
  40ca34:	ldur	x8, [x29, #-200]
  40ca38:	cbz	x8, 40d174 <sqrt@plt+0xb704>
  40ca3c:	ldur	x0, [x29, #-200]
  40ca40:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40ca44:	add	x1, x1, #0xcec
  40ca48:	bl	401930 <strcmp@plt>
  40ca4c:	cbnz	w0, 40cbc8 <sqrt@plt+0xb158>
  40ca50:	ldur	w8, [x29, #-28]
  40ca54:	cbz	w8, 40ca68 <sqrt@plt+0xaff8>
  40ca58:	mov	w8, #0x1                   	// #1
  40ca5c:	stur	w8, [x29, #-4]
  40ca60:	stur	w8, [x29, #-132]
  40ca64:	b	40d27c <sqrt@plt+0xb80c>
  40ca68:	sub	x0, x29, #0x68
  40ca6c:	bl	40a364 <sqrt@plt+0x88f4>
  40ca70:	str	w0, [sp, #84]
  40ca74:	b	40ca78 <sqrt@plt+0xb008>
  40ca78:	ldr	w8, [sp, #84]
  40ca7c:	cbnz	w8, 40ca8c <sqrt@plt+0xb01c>
  40ca80:	mov	x8, xzr
  40ca84:	stur	x8, [x29, #-200]
  40ca88:	b	40cbc4 <sqrt@plt+0xb154>
  40ca8c:	sub	x8, x29, #0x68
  40ca90:	ldr	x0, [x8, #32]
  40ca94:	ldr	x1, [sp, #160]
  40ca98:	bl	4017c0 <strtok@plt>
  40ca9c:	stur	x0, [x29, #-208]
  40caa0:	ldur	x8, [x29, #-208]
  40caa4:	cbnz	x8, 40caac <sqrt@plt+0xb03c>
  40caa8:	b	40ca68 <sqrt@plt+0xaff8>
  40caac:	mov	x8, xzr
  40cab0:	mov	x0, x8
  40cab4:	ldr	x1, [sp, #160]
  40cab8:	bl	4017c0 <strtok@plt>
  40cabc:	stur	x0, [x29, #-216]
  40cac0:	ldur	x8, [x29, #-216]
  40cac4:	cbnz	x8, 40cad4 <sqrt@plt+0xb064>
  40cac8:	ldur	x8, [x29, #-208]
  40cacc:	stur	x8, [x29, #-200]
  40cad0:	b	40cbc4 <sqrt@plt+0xb154>
  40cad4:	mov	x8, xzr
  40cad8:	mov	x0, x8
  40cadc:	ldr	x1, [sp, #160]
  40cae0:	bl	4017c0 <strtok@plt>
  40cae4:	stur	x0, [x29, #-112]
  40cae8:	ldur	x8, [x29, #-112]
  40caec:	cbnz	x8, 40cb20 <sqrt@plt+0xb0b0>
  40caf0:	sub	x0, x29, #0x68
  40caf4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40caf8:	add	x1, x1, #0xd16
  40cafc:	ldr	x2, [sp, #152]
  40cb00:	ldr	x3, [sp, #152]
  40cb04:	ldr	x4, [sp, #152]
  40cb08:	bl	40a580 <sqrt@plt+0x8b10>
  40cb0c:	b	40cb10 <sqrt@plt+0xb0a0>
  40cb10:	stur	wzr, [x29, #-4]
  40cb14:	mov	w8, #0x1                   	// #1
  40cb18:	stur	w8, [x29, #-132]
  40cb1c:	b	40d27c <sqrt@plt+0xb80c>
  40cb20:	ldur	x0, [x29, #-112]
  40cb24:	ldr	x1, [sp, #144]
  40cb28:	sub	x2, x29, #0xdc
  40cb2c:	bl	4018b0 <__isoc99_sscanf@plt>
  40cb30:	cmp	w0, #0x1
  40cb34:	b.eq	40cb78 <sqrt@plt+0xb108>  // b.none
  40cb38:	ldur	x1, [x29, #-112]
  40cb3c:	sub	x0, x29, #0xf0
  40cb40:	bl	409a90 <sqrt@plt+0x8020>
  40cb44:	b	40cb48 <sqrt@plt+0xb0d8>
  40cb48:	sub	x0, x29, #0x68
  40cb4c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cb50:	add	x1, x1, #0xd2a
  40cb54:	sub	x2, x29, #0xf0
  40cb58:	ldr	x3, [sp, #152]
  40cb5c:	ldr	x4, [sp, #152]
  40cb60:	bl	40a580 <sqrt@plt+0x8b10>
  40cb64:	b	40cb68 <sqrt@plt+0xb0f8>
  40cb68:	stur	wzr, [x29, #-4]
  40cb6c:	mov	w8, #0x1                   	// #1
  40cb70:	stur	w8, [x29, #-132]
  40cb74:	b	40d27c <sqrt@plt+0xb80c>
  40cb78:	ldur	x0, [x29, #-208]
  40cb7c:	bl	412808 <sqrt@plt+0x10d98>
  40cb80:	str	x0, [sp, #72]
  40cb84:	b	40cb88 <sqrt@plt+0xb118>
  40cb88:	ldr	x8, [sp, #72]
  40cb8c:	stur	x8, [x29, #-248]
  40cb90:	ldur	x0, [x29, #-216]
  40cb94:	bl	412808 <sqrt@plt+0x10d98>
  40cb98:	str	x0, [sp, #64]
  40cb9c:	b	40cba0 <sqrt@plt+0xb130>
  40cba0:	ldr	x8, [sp, #64]
  40cba4:	stur	x8, [x29, #-256]
  40cba8:	ldur	x1, [x29, #-248]
  40cbac:	ldur	x2, [x29, #-256]
  40cbb0:	ldur	w3, [x29, #-220]
  40cbb4:	ldr	x0, [sp, #128]
  40cbb8:	bl	40b948 <sqrt@plt+0x9ed8>
  40cbbc:	b	40cbc0 <sqrt@plt+0xb150>
  40cbc0:	b	40ca68 <sqrt@plt+0xaff8>
  40cbc4:	b	40d170 <sqrt@plt+0xb700>
  40cbc8:	ldur	x0, [x29, #-200]
  40cbcc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cbd0:	add	x1, x1, #0xcf6
  40cbd4:	bl	401930 <strcmp@plt>
  40cbd8:	cbnz	w0, 40d130 <sqrt@plt+0xb6c0>
  40cbdc:	ldur	w8, [x29, #-28]
  40cbe0:	cbz	w8, 40cbf4 <sqrt@plt+0xb184>
  40cbe4:	mov	w8, #0x1                   	// #1
  40cbe8:	stur	w8, [x29, #-4]
  40cbec:	stur	w8, [x29, #-132]
  40cbf0:	b	40d27c <sqrt@plt+0xb80c>
  40cbf4:	mov	w8, #0x1                   	// #1
  40cbf8:	stur	w8, [x29, #-188]
  40cbfc:	mov	x9, xzr
  40cc00:	str	x9, [sp, #392]
  40cc04:	sub	x0, x29, #0x68
  40cc08:	bl	40a364 <sqrt@plt+0x88f4>
  40cc0c:	str	w0, [sp, #60]
  40cc10:	b	40cc14 <sqrt@plt+0xb1a4>
  40cc14:	ldr	w8, [sp, #60]
  40cc18:	cbnz	w8, 40cc28 <sqrt@plt+0xb1b8>
  40cc1c:	mov	x8, xzr
  40cc20:	stur	x8, [x29, #-200]
  40cc24:	b	40d0f4 <sqrt@plt+0xb684>
  40cc28:	sub	x8, x29, #0x68
  40cc2c:	ldr	x0, [x8, #32]
  40cc30:	ldr	x1, [sp, #160]
  40cc34:	bl	4017c0 <strtok@plt>
  40cc38:	str	x0, [sp, #384]
  40cc3c:	ldr	x8, [sp, #384]
  40cc40:	cbnz	x8, 40cc48 <sqrt@plt+0xb1d8>
  40cc44:	b	40cc04 <sqrt@plt+0xb194>
  40cc48:	mov	x8, xzr
  40cc4c:	mov	x0, x8
  40cc50:	ldr	x1, [sp, #160]
  40cc54:	bl	4017c0 <strtok@plt>
  40cc58:	stur	x0, [x29, #-112]
  40cc5c:	ldur	x8, [x29, #-112]
  40cc60:	cbnz	x8, 40cc70 <sqrt@plt+0xb200>
  40cc64:	ldr	x8, [sp, #384]
  40cc68:	stur	x8, [x29, #-200]
  40cc6c:	b	40d0f4 <sqrt@plt+0xb684>
  40cc70:	ldur	x8, [x29, #-112]
  40cc74:	ldrb	w9, [x8]
  40cc78:	cmp	w9, #0x22
  40cc7c:	b.ne	40cd2c <sqrt@plt+0xb2bc>  // b.any
  40cc80:	ldr	x8, [sp, #392]
  40cc84:	cbnz	x8, 40ccb8 <sqrt@plt+0xb248>
  40cc88:	sub	x0, x29, #0x68
  40cc8c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cc90:	add	x1, x1, #0xd3f
  40cc94:	ldr	x2, [sp, #152]
  40cc98:	ldr	x3, [sp, #152]
  40cc9c:	ldr	x4, [sp, #152]
  40cca0:	bl	40a580 <sqrt@plt+0x8b10>
  40cca4:	b	40cca8 <sqrt@plt+0xb238>
  40cca8:	stur	wzr, [x29, #-4]
  40ccac:	mov	w8, #0x1                   	// #1
  40ccb0:	stur	w8, [x29, #-132]
  40ccb4:	b	40d27c <sqrt@plt+0xb80c>
  40ccb8:	ldr	x0, [sp, #384]
  40ccbc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40ccc0:	add	x1, x1, #0xd60
  40ccc4:	bl	401930 <strcmp@plt>
  40ccc8:	cbnz	w0, 40ccfc <sqrt@plt+0xb28c>
  40cccc:	sub	x0, x29, #0x68
  40ccd0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40ccd4:	add	x1, x1, #0xd64
  40ccd8:	ldr	x2, [sp, #152]
  40ccdc:	ldr	x3, [sp, #152]
  40cce0:	ldr	x4, [sp, #152]
  40cce4:	bl	40a580 <sqrt@plt+0x8b10>
  40cce8:	b	40ccec <sqrt@plt+0xb27c>
  40ccec:	stur	wzr, [x29, #-4]
  40ccf0:	mov	w8, #0x1                   	// #1
  40ccf4:	stur	w8, [x29, #-132]
  40ccf8:	b	40d27c <sqrt@plt+0xb80c>
  40ccfc:	ldr	x0, [sp, #384]
  40cd00:	bl	412808 <sqrt@plt+0x10d98>
  40cd04:	str	x0, [sp, #48]
  40cd08:	b	40cd0c <sqrt@plt+0xb29c>
  40cd0c:	ldr	x8, [sp, #48]
  40cd10:	str	x8, [sp, #376]
  40cd14:	ldr	x1, [sp, #376]
  40cd18:	ldr	x2, [sp, #392]
  40cd1c:	ldr	x0, [sp, #128]
  40cd20:	bl	40c284 <sqrt@plt+0xa814>
  40cd24:	b	40cd28 <sqrt@plt+0xb2b8>
  40cd28:	b	40d0f0 <sqrt@plt+0xb680>
  40cd2c:	add	x8, sp, #0x150
  40cd30:	str	wzr, [sp, #348]
  40cd34:	str	wzr, [sp, #352]
  40cd38:	str	wzr, [sp, #356]
  40cd3c:	str	wzr, [sp, #360]
  40cd40:	str	wzr, [sp, #364]
  40cd44:	ldur	x0, [x29, #-112]
  40cd48:	add	x2, x8, #0x8
  40cd4c:	add	x3, x8, #0xc
  40cd50:	add	x4, x8, #0x10
  40cd54:	add	x5, x8, #0x18
  40cd58:	add	x6, x8, #0x14
  40cd5c:	add	x7, x8, #0x1c
  40cd60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  40cd64:	add	x1, x1, #0xa86
  40cd68:	bl	4018b0 <__isoc99_sscanf@plt>
  40cd6c:	str	w0, [sp, #332]
  40cd70:	ldr	w9, [sp, #332]
  40cd74:	cmp	w9, #0x1
  40cd78:	b.ge	40cdbc <sqrt@plt+0xb34c>  // b.tcont
  40cd7c:	ldr	x1, [sp, #384]
  40cd80:	add	x0, sp, #0x138
  40cd84:	bl	409a90 <sqrt@plt+0x8020>
  40cd88:	b	40cd8c <sqrt@plt+0xb31c>
  40cd8c:	sub	x0, x29, #0x68
  40cd90:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cd94:	add	x1, x1, #0xd8a
  40cd98:	add	x2, sp, #0x138
  40cd9c:	ldr	x3, [sp, #152]
  40cda0:	ldr	x4, [sp, #152]
  40cda4:	bl	40a580 <sqrt@plt+0x8b10>
  40cda8:	b	40cdac <sqrt@plt+0xb33c>
  40cdac:	stur	wzr, [x29, #-4]
  40cdb0:	mov	w8, #0x1                   	// #1
  40cdb4:	stur	w8, [x29, #-132]
  40cdb8:	b	40d27c <sqrt@plt+0xb80c>
  40cdbc:	mov	x8, xzr
  40cdc0:	mov	x0, x8
  40cdc4:	ldr	x1, [sp, #160]
  40cdc8:	bl	4017c0 <strtok@plt>
  40cdcc:	stur	x0, [x29, #-112]
  40cdd0:	ldur	x8, [x29, #-112]
  40cdd4:	cbnz	x8, 40ce18 <sqrt@plt+0xb3a8>
  40cdd8:	ldr	x1, [sp, #384]
  40cddc:	add	x0, sp, #0x128
  40cde0:	bl	409a90 <sqrt@plt+0x8020>
  40cde4:	b	40cde8 <sqrt@plt+0xb378>
  40cde8:	sub	x0, x29, #0x68
  40cdec:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cdf0:	add	x1, x1, #0xd9d
  40cdf4:	add	x2, sp, #0x128
  40cdf8:	ldr	x3, [sp, #152]
  40cdfc:	ldr	x4, [sp, #152]
  40ce00:	bl	40a580 <sqrt@plt+0x8b10>
  40ce04:	b	40ce08 <sqrt@plt+0xb398>
  40ce08:	stur	wzr, [x29, #-4]
  40ce0c:	mov	w8, #0x1                   	// #1
  40ce10:	stur	w8, [x29, #-132]
  40ce14:	b	40d27c <sqrt@plt+0xb80c>
  40ce18:	ldur	x0, [x29, #-112]
  40ce1c:	ldr	x1, [sp, #144]
  40ce20:	add	x2, sp, #0x124
  40ce24:	bl	4018b0 <__isoc99_sscanf@plt>
  40ce28:	cmp	w0, #0x1
  40ce2c:	b.eq	40ce70 <sqrt@plt+0xb400>  // b.none
  40ce30:	ldr	x1, [sp, #384]
  40ce34:	add	x0, sp, #0x110
  40ce38:	bl	409a90 <sqrt@plt+0x8020>
  40ce3c:	b	40ce40 <sqrt@plt+0xb3d0>
  40ce40:	sub	x0, x29, #0x68
  40ce44:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40ce48:	add	x1, x1, #0xdbd
  40ce4c:	add	x2, sp, #0x110
  40ce50:	ldr	x3, [sp, #152]
  40ce54:	ldr	x4, [sp, #152]
  40ce58:	bl	40a580 <sqrt@plt+0x8b10>
  40ce5c:	b	40ce60 <sqrt@plt+0xb3f0>
  40ce60:	stur	wzr, [x29, #-4]
  40ce64:	mov	w8, #0x1                   	// #1
  40ce68:	stur	w8, [x29, #-132]
  40ce6c:	b	40d27c <sqrt@plt+0xb80c>
  40ce70:	ldr	w8, [sp, #292]
  40ce74:	cmp	w8, #0x0
  40ce78:	cset	w8, lt  // lt = tstop
  40ce7c:	tbnz	w8, #0, 40ce8c <sqrt@plt+0xb41c>
  40ce80:	ldr	w8, [sp, #292]
  40ce84:	cmp	w8, #0xff
  40ce88:	b.le	40cecc <sqrt@plt+0xb45c>
  40ce8c:	ldr	w1, [sp, #292]
  40ce90:	add	x0, sp, #0x100
  40ce94:	bl	409af8 <sqrt@plt+0x8088>
  40ce98:	b	40ce9c <sqrt@plt+0xb42c>
  40ce9c:	sub	x0, x29, #0x68
  40cea0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cea4:	add	x1, x1, #0xdd9
  40cea8:	add	x2, sp, #0x100
  40ceac:	ldr	x3, [sp, #152]
  40ceb0:	ldr	x4, [sp, #152]
  40ceb4:	bl	40a580 <sqrt@plt+0x8b10>
  40ceb8:	b	40cebc <sqrt@plt+0xb44c>
  40cebc:	stur	wzr, [x29, #-4]
  40cec0:	mov	w8, #0x1                   	// #1
  40cec4:	stur	w8, [x29, #-132]
  40cec8:	b	40d27c <sqrt@plt+0xb80c>
  40cecc:	ldr	w8, [sp, #292]
  40ced0:	strb	w8, [sp, #336]
  40ced4:	mov	x9, xzr
  40ced8:	mov	x0, x9
  40cedc:	ldr	x1, [sp, #160]
  40cee0:	bl	4017c0 <strtok@plt>
  40cee4:	stur	x0, [x29, #-112]
  40cee8:	ldur	x9, [x29, #-112]
  40ceec:	cbnz	x9, 40cf30 <sqrt@plt+0xb4c0>
  40cef0:	ldr	x1, [sp, #384]
  40cef4:	add	x0, sp, #0xf0
  40cef8:	bl	409a90 <sqrt@plt+0x8020>
  40cefc:	b	40cf00 <sqrt@plt+0xb490>
  40cf00:	sub	x0, x29, #0x68
  40cf04:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cf08:	add	x1, x1, #0xdfa
  40cf0c:	add	x2, sp, #0xf0
  40cf10:	ldr	x3, [sp, #152]
  40cf14:	ldr	x4, [sp, #152]
  40cf18:	bl	40a580 <sqrt@plt+0x8b10>
  40cf1c:	b	40cf20 <sqrt@plt+0xb4b0>
  40cf20:	stur	wzr, [x29, #-4]
  40cf24:	mov	w8, #0x1                   	// #1
  40cf28:	stur	w8, [x29, #-132]
  40cf2c:	b	40d27c <sqrt@plt+0xb80c>
  40cf30:	ldur	x0, [x29, #-112]
  40cf34:	add	x1, sp, #0xe8
  40cf38:	mov	w8, wzr
  40cf3c:	mov	w2, w8
  40cf40:	bl	401770 <strtol@plt>
  40cf44:	str	w0, [sp, #340]
  40cf48:	ldr	w8, [sp, #340]
  40cf4c:	cbnz	w8, 40cfb0 <sqrt@plt+0xb540>
  40cf50:	ldr	x8, [sp, #232]
  40cf54:	ldur	x9, [x29, #-112]
  40cf58:	cmp	x8, x9
  40cf5c:	b.ne	40cfb0 <sqrt@plt+0xb540>  // b.any
  40cf60:	ldur	x1, [x29, #-112]
  40cf64:	add	x0, sp, #0xd8
  40cf68:	bl	409a90 <sqrt@plt+0x8020>
  40cf6c:	b	40cf70 <sqrt@plt+0xb500>
  40cf70:	ldr	x1, [sp, #384]
  40cf74:	add	x0, sp, #0xc8
  40cf78:	bl	409a90 <sqrt@plt+0x8020>
  40cf7c:	b	40cf80 <sqrt@plt+0xb510>
  40cf80:	sub	x0, x29, #0x68
  40cf84:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40cf88:	add	x1, x1, #0xe10
  40cf8c:	add	x2, sp, #0xd8
  40cf90:	add	x3, sp, #0xc8
  40cf94:	ldr	x4, [sp, #152]
  40cf98:	bl	40a580 <sqrt@plt+0x8b10>
  40cf9c:	b	40cfa0 <sqrt@plt+0xb530>
  40cfa0:	stur	wzr, [x29, #-4]
  40cfa4:	mov	w8, #0x1                   	// #1
  40cfa8:	stur	w8, [x29, #-132]
  40cfac:	b	40d27c <sqrt@plt+0xb80c>
  40cfb0:	ldr	x8, [sp, #136]
  40cfb4:	ldr	w9, [x8]
  40cfb8:	cbz	w9, 40cfe4 <sqrt@plt+0xb574>
  40cfbc:	ldr	w0, [sp, #340]
  40cfc0:	bl	401910 <wcwidth@plt>
  40cfc4:	str	w0, [sp, #196]
  40cfc8:	ldr	w8, [sp, #196]
  40cfcc:	cmp	w8, #0x1
  40cfd0:	b.le	40cfe4 <sqrt@plt+0xb574>
  40cfd4:	ldr	w8, [sp, #196]
  40cfd8:	ldr	w9, [sp, #344]
  40cfdc:	mul	w8, w9, w8
  40cfe0:	str	w8, [sp, #344]
  40cfe4:	mov	x8, xzr
  40cfe8:	mov	x0, x8
  40cfec:	ldr	x1, [sp, #160]
  40cff0:	bl	4017c0 <strtok@plt>
  40cff4:	stur	x0, [x29, #-112]
  40cff8:	ldur	x8, [x29, #-112]
  40cffc:	cbz	x8, 40d014 <sqrt@plt+0xb5a4>
  40d000:	ldur	x0, [x29, #-112]
  40d004:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d008:	add	x1, x1, #0xd61
  40d00c:	bl	401930 <strcmp@plt>
  40d010:	cbnz	w0, 40d024 <sqrt@plt+0xb5b4>
  40d014:	add	x8, sp, #0x150
  40d018:	mov	x9, xzr
  40d01c:	str	x9, [x8, #32]
  40d020:	b	40d05c <sqrt@plt+0xb5ec>
  40d024:	ldur	x0, [x29, #-112]
  40d028:	bl	401700 <strlen@plt>
  40d02c:	add	x0, x0, #0x1
  40d030:	bl	4016a0 <_Znam@plt>
  40d034:	str	x0, [sp, #40]
  40d038:	b	40d03c <sqrt@plt+0xb5cc>
  40d03c:	ldr	x8, [sp, #40]
  40d040:	str	x8, [sp, #184]
  40d044:	ldr	x0, [sp, #184]
  40d048:	ldur	x1, [x29, #-112]
  40d04c:	bl	4017b0 <strcpy@plt>
  40d050:	ldr	x8, [sp, #184]
  40d054:	add	x9, sp, #0x150
  40d058:	str	x8, [x9, #32]
  40d05c:	ldr	x0, [sp, #384]
  40d060:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d064:	add	x1, x1, #0xd60
  40d068:	bl	401930 <strcmp@plt>
  40d06c:	cbnz	w0, 40d0a0 <sqrt@plt+0xb630>
  40d070:	ldr	w0, [sp, #340]
  40d074:	bl	4127d8 <sqrt@plt+0x10d68>
  40d078:	str	x0, [sp, #32]
  40d07c:	b	40d080 <sqrt@plt+0xb610>
  40d080:	ldr	x8, [sp, #32]
  40d084:	str	x8, [sp, #392]
  40d088:	ldr	x1, [sp, #392]
  40d08c:	ldr	x0, [sp, #128]
  40d090:	add	x2, sp, #0x150
  40d094:	bl	40c150 <sqrt@plt+0xa6e0>
  40d098:	b	40d09c <sqrt@plt+0xb62c>
  40d09c:	b	40d0f0 <sqrt@plt+0xb680>
  40d0a0:	ldr	x0, [sp, #384]
  40d0a4:	bl	412808 <sqrt@plt+0x10d98>
  40d0a8:	str	x0, [sp, #24]
  40d0ac:	b	40d0b0 <sqrt@plt+0xb640>
  40d0b0:	ldr	x8, [sp, #24]
  40d0b4:	str	x8, [sp, #392]
  40d0b8:	ldr	x1, [sp, #392]
  40d0bc:	ldr	x0, [sp, #128]
  40d0c0:	add	x2, sp, #0x150
  40d0c4:	bl	40c150 <sqrt@plt+0xa6e0>
  40d0c8:	b	40d0cc <sqrt@plt+0xb65c>
  40d0cc:	ldr	w0, [sp, #340]
  40d0d0:	bl	4127d8 <sqrt@plt+0x10d68>
  40d0d4:	str	x0, [sp, #16]
  40d0d8:	b	40d0dc <sqrt@plt+0xb66c>
  40d0dc:	ldr	x2, [sp, #392]
  40d0e0:	ldr	x0, [sp, #128]
  40d0e4:	ldr	x1, [sp, #16]
  40d0e8:	bl	40c284 <sqrt@plt+0xa814>
  40d0ec:	b	40d0f0 <sqrt@plt+0xb680>
  40d0f0:	b	40cc04 <sqrt@plt+0xb194>
  40d0f4:	ldr	x8, [sp, #392]
  40d0f8:	cbnz	x8, 40d12c <sqrt@plt+0xb6bc>
  40d0fc:	sub	x0, x29, #0x68
  40d100:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d104:	add	x1, x1, #0xe31
  40d108:	ldr	x2, [sp, #152]
  40d10c:	ldr	x3, [sp, #152]
  40d110:	ldr	x4, [sp, #152]
  40d114:	bl	40a580 <sqrt@plt+0x8b10>
  40d118:	b	40d11c <sqrt@plt+0xb6ac>
  40d11c:	stur	wzr, [x29, #-4]
  40d120:	mov	w8, #0x1                   	// #1
  40d124:	stur	w8, [x29, #-132]
  40d128:	b	40d27c <sqrt@plt+0xb80c>
  40d12c:	b	40d170 <sqrt@plt+0xb700>
  40d130:	ldur	x1, [x29, #-200]
  40d134:	add	x0, sp, #0xa8
  40d138:	bl	409a90 <sqrt@plt+0x8020>
  40d13c:	b	40d140 <sqrt@plt+0xb6d0>
  40d140:	sub	x0, x29, #0x68
  40d144:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d148:	add	x1, x1, #0xe56
  40d14c:	add	x2, sp, #0xa8
  40d150:	ldr	x3, [sp, #152]
  40d154:	ldr	x4, [sp, #152]
  40d158:	bl	40a580 <sqrt@plt+0x8b10>
  40d15c:	b	40d160 <sqrt@plt+0xb6f0>
  40d160:	stur	wzr, [x29, #-4]
  40d164:	mov	w8, #0x1                   	// #1
  40d168:	stur	w8, [x29, #-132]
  40d16c:	b	40d27c <sqrt@plt+0xb80c>
  40d170:	b	40ca34 <sqrt@plt+0xafc4>
  40d174:	ldr	x0, [sp, #128]
  40d178:	bl	40bfcc <sqrt@plt+0xa55c>
  40d17c:	b	40d180 <sqrt@plt+0xb710>
  40d180:	ldr	x8, [sp, #136]
  40d184:	ldr	w9, [x8]
  40d188:	cbnz	w9, 40d1c4 <sqrt@plt+0xb754>
  40d18c:	ldur	w8, [x29, #-188]
  40d190:	cbnz	w8, 40d1c4 <sqrt@plt+0xb754>
  40d194:	sub	x0, x29, #0x68
  40d198:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d19c:	add	x1, x1, #0xe97
  40d1a0:	ldr	x2, [sp, #152]
  40d1a4:	ldr	x3, [sp, #152]
  40d1a8:	ldr	x4, [sp, #152]
  40d1ac:	bl	40a580 <sqrt@plt+0x8b10>
  40d1b0:	b	40d1b4 <sqrt@plt+0xb744>
  40d1b4:	stur	wzr, [x29, #-4]
  40d1b8:	mov	w8, #0x1                   	// #1
  40d1bc:	stur	w8, [x29, #-132]
  40d1c0:	b	40d27c <sqrt@plt+0xb80c>
  40d1c4:	ldr	x8, [sp, #128]
  40d1c8:	ldr	w9, [x8, #24]
  40d1cc:	cbnz	w9, 40d270 <sqrt@plt+0xb800>
  40d1d0:	ldr	x8, [sp, #128]
  40d1d4:	ldr	w9, [x8, #56]
  40d1d8:	cbz	w9, 40d22c <sqrt@plt+0xb7bc>
  40d1dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d1e0:	add	x8, x8, #0xc04
  40d1e4:	ldr	w0, [x8]
  40d1e8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d1ec:	add	x8, x8, #0xc00
  40d1f0:	ldr	w1, [x8]
  40d1f4:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40d1f8:	add	x8, x8, #0x410
  40d1fc:	ldr	w9, [x8]
  40d200:	mov	w10, #0xd8                  	// #216
  40d204:	mul	w2, w10, w9
  40d208:	ldr	x8, [sp, #128]
  40d20c:	ldr	w3, [x8, #56]
  40d210:	bl	40d610 <sqrt@plt+0xbba0>
  40d214:	str	w0, [sp, #12]
  40d218:	b	40d21c <sqrt@plt+0xb7ac>
  40d21c:	ldr	w8, [sp, #12]
  40d220:	ldr	x9, [sp, #128]
  40d224:	str	w8, [x9, #24]
  40d228:	b	40d270 <sqrt@plt+0xb800>
  40d22c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d230:	add	x8, x8, #0xc04
  40d234:	ldr	w0, [x8]
  40d238:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d23c:	add	x8, x8, #0xc00
  40d240:	ldr	w1, [x8]
  40d244:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40d248:	add	x8, x8, #0x410
  40d24c:	ldr	w9, [x8]
  40d250:	mov	w10, #0xd8                  	// #216
  40d254:	mul	w2, w10, w9
  40d258:	bl	40d750 <sqrt@plt+0xbce0>
  40d25c:	str	w0, [sp, #8]
  40d260:	b	40d264 <sqrt@plt+0xb7f4>
  40d264:	ldr	w8, [sp, #8]
  40d268:	ldr	x9, [sp, #128]
  40d26c:	str	w8, [x9, #24]
  40d270:	mov	w8, #0x1                   	// #1
  40d274:	stur	w8, [x29, #-4]
  40d278:	stur	w8, [x29, #-132]
  40d27c:	sub	x0, x29, #0x68
  40d280:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40d284:	add	x8, x8, #0x300
  40d288:	blr	x8
  40d28c:	ldur	w0, [x29, #-4]
  40d290:	add	sp, sp, #0x290
  40d294:	ldr	x28, [sp, #16]
  40d298:	ldp	x29, x30, [sp], #32
  40d29c:	ret
  40d2a0:	ldur	x0, [x29, #-120]
  40d2a4:	bl	401a00 <_Unwind_Resume@plt>
  40d2a8:	sub	sp, sp, #0x190
  40d2ac:	stp	x29, x30, [sp, #368]
  40d2b0:	str	x28, [sp, #384]
  40d2b4:	add	x29, sp, #0x170
  40d2b8:	mov	w8, #0x1                   	// #1
  40d2bc:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2fb8>
  40d2c0:	add	x9, x9, #0xd10
  40d2c4:	stur	x0, [x29, #-16]
  40d2c8:	stur	x1, [x29, #-24]
  40d2cc:	stur	x2, [x29, #-32]
  40d2d0:	stur	x3, [x29, #-40]
  40d2d4:	ldur	x10, [x29, #-16]
  40d2d8:	stur	x10, [x29, #-72]
  40d2dc:	stur	w8, [x29, #-76]
  40d2e0:	str	x9, [sp, #8]
  40d2e4:	ldur	x8, [x29, #-72]
  40d2e8:	ldrb	w1, [x8]
  40d2ec:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d2f0:	add	x0, x0, #0x3d1
  40d2f4:	bl	40956c <sqrt@plt+0x7afc>
  40d2f8:	cbz	w0, 40d3bc <sqrt@plt+0xb94c>
  40d2fc:	ldur	x0, [x29, #-72]
  40d300:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40d304:	add	x1, x1, #0xbc5
  40d308:	sub	x2, x29, #0x30
  40d30c:	sub	x3, x29, #0x3a
  40d310:	sub	x4, x29, #0x38
  40d314:	sub	x5, x29, #0x3c
  40d318:	bl	4018b0 <__isoc99_sscanf@plt>
  40d31c:	cmp	w0, #0x4
  40d320:	b.ne	40d3b8 <sqrt@plt+0xb948>  // b.any
  40d324:	ldur	d0, [x29, #-48]
  40d328:	fcmp	d0, #0.0
  40d32c:	cset	w8, gt
  40d330:	tbnz	w8, #0, 40d338 <sqrt@plt+0xb8c8>
  40d334:	b	40d3b8 <sqrt@plt+0xb948>
  40d338:	ldur	d0, [x29, #-56]
  40d33c:	fcmp	d0, #0.0
  40d340:	cset	w8, gt
  40d344:	tbnz	w8, #0, 40d34c <sqrt@plt+0xb8dc>
  40d348:	b	40d3b8 <sqrt@plt+0xb948>
  40d34c:	ldurb	w1, [x29, #-58]
  40d350:	sub	x0, x29, #0x30
  40d354:	bl	40aae0 <sqrt@plt+0x9070>
  40d358:	cbz	w0, 40d3b8 <sqrt@plt+0xb948>
  40d35c:	ldurb	w1, [x29, #-60]
  40d360:	sub	x0, x29, #0x38
  40d364:	bl	40aae0 <sqrt@plt+0x9070>
  40d368:	cbz	w0, 40d3b8 <sqrt@plt+0xb948>
  40d36c:	ldur	x8, [x29, #-32]
  40d370:	cbz	x8, 40d380 <sqrt@plt+0xb910>
  40d374:	ldur	x8, [x29, #-48]
  40d378:	ldur	x9, [x29, #-32]
  40d37c:	str	x8, [x9]
  40d380:	ldur	x8, [x29, #-40]
  40d384:	cbz	x8, 40d394 <sqrt@plt+0xb924>
  40d388:	ldur	x8, [x29, #-56]
  40d38c:	ldur	x9, [x29, #-40]
  40d390:	str	x8, [x9]
  40d394:	ldur	x8, [x29, #-24]
  40d398:	cbz	x8, 40d3ac <sqrt@plt+0xb93c>
  40d39c:	ldur	x8, [x29, #-24]
  40d3a0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40d3a4:	add	x9, x9, #0xbdd
  40d3a8:	str	x9, [x8]
  40d3ac:	mov	w8, #0x1                   	// #1
  40d3b0:	stur	w8, [x29, #-4]
  40d3b4:	b	40d520 <sqrt@plt+0xbab0>
  40d3b8:	b	40d51c <sqrt@plt+0xbaac>
  40d3bc:	str	wzr, [sp, #32]
  40d3c0:	ldr	w8, [sp, #32]
  40d3c4:	cmp	w8, #0x29
  40d3c8:	b.ge	40d484 <sqrt@plt+0xba14>  // b.tcont
  40d3cc:	ldrsw	x8, [sp, #32]
  40d3d0:	mov	x9, #0x18                  	// #24
  40d3d4:	mul	x8, x9, x8
  40d3d8:	ldr	x9, [sp, #8]
  40d3dc:	add	x8, x9, x8
  40d3e0:	ldr	x0, [x8]
  40d3e4:	ldur	x1, [x29, #-72]
  40d3e8:	bl	4019c0 <strcasecmp@plt>
  40d3ec:	cbnz	w0, 40d474 <sqrt@plt+0xba04>
  40d3f0:	ldur	x8, [x29, #-32]
  40d3f4:	cbz	x8, 40d418 <sqrt@plt+0xb9a8>
  40d3f8:	ldrsw	x8, [sp, #32]
  40d3fc:	mov	x9, #0x18                  	// #24
  40d400:	mul	x8, x9, x8
  40d404:	ldr	x9, [sp, #8]
  40d408:	add	x8, x9, x8
  40d40c:	ldr	x8, [x8, #8]
  40d410:	ldur	x10, [x29, #-32]
  40d414:	str	x8, [x10]
  40d418:	ldur	x8, [x29, #-40]
  40d41c:	cbz	x8, 40d440 <sqrt@plt+0xb9d0>
  40d420:	ldrsw	x8, [sp, #32]
  40d424:	mov	x9, #0x18                  	// #24
  40d428:	mul	x8, x9, x8
  40d42c:	ldr	x9, [sp, #8]
  40d430:	add	x8, x9, x8
  40d434:	ldr	x8, [x8, #16]
  40d438:	ldur	x10, [x29, #-40]
  40d43c:	str	x8, [x10]
  40d440:	ldur	x8, [x29, #-24]
  40d444:	cbz	x8, 40d468 <sqrt@plt+0xb9f8>
  40d448:	ldrsw	x8, [sp, #32]
  40d44c:	mov	x9, #0x18                  	// #24
  40d450:	mul	x8, x9, x8
  40d454:	ldr	x9, [sp, #8]
  40d458:	add	x8, x9, x8
  40d45c:	ldr	x8, [x8]
  40d460:	ldur	x10, [x29, #-24]
  40d464:	str	x8, [x10]
  40d468:	mov	w8, #0x1                   	// #1
  40d46c:	stur	w8, [x29, #-4]
  40d470:	b	40d520 <sqrt@plt+0xbab0>
  40d474:	ldr	w8, [sp, #32]
  40d478:	add	w8, w8, #0x1
  40d47c:	str	w8, [sp, #32]
  40d480:	b	40d3c0 <sqrt@plt+0xb950>
  40d484:	ldur	w8, [x29, #-76]
  40d488:	cbz	w8, 40d51c <sqrt@plt+0xbaac>
  40d48c:	ldur	x0, [x29, #-16]
  40d490:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40d494:	add	x1, x1, #0xad2
  40d498:	bl	401920 <fopen@plt>
  40d49c:	str	x0, [sp, #24]
  40d4a0:	ldr	x8, [sp, #24]
  40d4a4:	cbz	x8, 40d51c <sqrt@plt+0xbaac>
  40d4a8:	ldr	x2, [sp, #24]
  40d4ac:	add	x8, sp, #0x25
  40d4b0:	mov	x0, x8
  40d4b4:	mov	w1, #0xfe                  	// #254
  40d4b8:	str	x8, [sp]
  40d4bc:	bl	401940 <fgets@plt>
  40d4c0:	ldr	x8, [sp, #24]
  40d4c4:	mov	x0, x8
  40d4c8:	bl	401750 <fclose@plt>
  40d4cc:	mov	w9, wzr
  40d4d0:	stur	wzr, [x29, #-76]
  40d4d4:	ldr	x8, [sp]
  40d4d8:	mov	x0, x8
  40d4dc:	mov	w1, w9
  40d4e0:	bl	401790 <strchr@plt>
  40d4e4:	str	x0, [sp, #16]
  40d4e8:	ldr	x8, [sp, #16]
  40d4ec:	mov	x10, #0xffffffffffffffff    	// #-1
  40d4f0:	add	x10, x8, x10
  40d4f4:	str	x10, [sp, #16]
  40d4f8:	ldurb	w9, [x8, #-1]
  40d4fc:	cmp	w9, #0xa
  40d500:	b.ne	40d510 <sqrt@plt+0xbaa0>  // b.any
  40d504:	ldr	x8, [sp, #16]
  40d508:	mov	w9, #0x0                   	// #0
  40d50c:	strb	w9, [x8]
  40d510:	add	x8, sp, #0x25
  40d514:	stur	x8, [x29, #-72]
  40d518:	b	40d2e4 <sqrt@plt+0xb874>
  40d51c:	stur	wzr, [x29, #-4]
  40d520:	ldur	w0, [x29, #-4]
  40d524:	ldr	x28, [sp, #384]
  40d528:	ldp	x29, x30, [sp, #368]
  40d52c:	add	sp, sp, #0x190
  40d530:	ret
  40d534:	sub	sp, sp, #0x30
  40d538:	stp	x29, x30, [sp, #32]
  40d53c:	add	x29, sp, #0x20
  40d540:	str	x0, [sp, #16]
  40d544:	ldr	x8, [sp, #16]
  40d548:	cbnz	x8, 40d558 <sqrt@plt+0xbae8>
  40d54c:	mov	x8, xzr
  40d550:	stur	x8, [x29, #-8]
  40d554:	b	40d600 <sqrt@plt+0xbb90>
  40d558:	ldr	x8, [sp, #16]
  40d55c:	ldrb	w1, [x8]
  40d560:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d564:	add	x0, x0, #0x5d1
  40d568:	bl	40956c <sqrt@plt+0x7afc>
  40d56c:	cbz	w0, 40d580 <sqrt@plt+0xbb10>
  40d570:	ldr	x8, [sp, #16]
  40d574:	add	x8, x8, #0x1
  40d578:	str	x8, [sp, #16]
  40d57c:	b	40d558 <sqrt@plt+0xbae8>
  40d580:	ldr	x0, [sp, #16]
  40d584:	mov	w8, wzr
  40d588:	mov	w1, w8
  40d58c:	bl	401790 <strchr@plt>
  40d590:	str	x0, [sp, #8]
  40d594:	ldr	x8, [sp, #8]
  40d598:	ldr	x9, [sp, #16]
  40d59c:	mov	w10, #0x0                   	// #0
  40d5a0:	cmp	x8, x9
  40d5a4:	str	w10, [sp, #4]
  40d5a8:	b.ls	40d5cc <sqrt@plt+0xbb5c>  // b.plast
  40d5ac:	ldr	x8, [sp, #8]
  40d5b0:	ldurb	w1, [x8, #-1]
  40d5b4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d5b8:	add	x0, x0, #0x5d1
  40d5bc:	bl	40956c <sqrt@plt+0x7afc>
  40d5c0:	cmp	w0, #0x0
  40d5c4:	cset	w9, ne  // ne = any
  40d5c8:	str	w9, [sp, #4]
  40d5cc:	ldr	w8, [sp, #4]
  40d5d0:	tbnz	w8, #0, 40d5d8 <sqrt@plt+0xbb68>
  40d5d4:	b	40d5ec <sqrt@plt+0xbb7c>
  40d5d8:	ldr	x8, [sp, #8]
  40d5dc:	mov	x9, #0xffffffffffffffff    	// #-1
  40d5e0:	add	x8, x8, x9
  40d5e4:	str	x8, [sp, #8]
  40d5e8:	b	40d594 <sqrt@plt+0xbb24>
  40d5ec:	ldr	x8, [sp, #8]
  40d5f0:	mov	w9, #0x0                   	// #0
  40d5f4:	strb	w9, [x8]
  40d5f8:	ldr	x8, [sp, #16]
  40d5fc:	stur	x8, [x29, #-8]
  40d600:	ldur	x0, [x29, #-8]
  40d604:	ldp	x29, x30, [sp, #32]
  40d608:	add	sp, sp, #0x30
  40d60c:	ret
  40d610:	sub	sp, sp, #0x30
  40d614:	stp	x29, x30, [sp, #32]
  40d618:	add	x29, sp, #0x20
  40d61c:	stur	w0, [x29, #-8]
  40d620:	stur	w1, [x29, #-12]
  40d624:	str	w2, [sp, #16]
  40d628:	str	w3, [sp, #12]
  40d62c:	ldur	w8, [x29, #-12]
  40d630:	cmp	w8, #0x0
  40d634:	cset	w8, lt  // lt = tstop
  40d638:	mov	w9, #0x0                   	// #0
  40d63c:	str	w9, [sp, #8]
  40d640:	tbnz	w8, #0, 40d66c <sqrt@plt+0xbbfc>
  40d644:	ldr	w8, [sp, #16]
  40d648:	cmp	w8, #0x0
  40d64c:	cset	w8, le
  40d650:	mov	w9, #0x0                   	// #0
  40d654:	str	w9, [sp, #8]
  40d658:	tbnz	w8, #0, 40d66c <sqrt@plt+0xbbfc>
  40d65c:	ldr	w8, [sp, #12]
  40d660:	cmp	w8, #0x0
  40d664:	cset	w8, gt
  40d668:	str	w8, [sp, #8]
  40d66c:	ldr	w8, [sp, #8]
  40d670:	and	w0, w8, #0x1
  40d674:	mov	w1, #0xfc                  	// #252
  40d678:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40d67c:	add	x2, x2, #0xbaa
  40d680:	bl	404300 <sqrt@plt+0x2890>
  40d684:	ldur	w8, [x29, #-12]
  40d688:	cbnz	w8, 40d694 <sqrt@plt+0xbc24>
  40d68c:	stur	wzr, [x29, #-4]
  40d690:	b	40d740 <sqrt@plt+0xbcd0>
  40d694:	ldur	w8, [x29, #-8]
  40d698:	cmp	w8, #0x0
  40d69c:	cset	w8, lt  // lt = tstop
  40d6a0:	tbnz	w8, #0, 40d6f4 <sqrt@plt+0xbc84>
  40d6a4:	ldur	w8, [x29, #-8]
  40d6a8:	scvtf	d0, w8
  40d6ac:	ldur	w8, [x29, #-12]
  40d6b0:	scvtf	d1, w8
  40d6b4:	fmul	d0, d0, d1
  40d6b8:	ldr	w8, [sp, #16]
  40d6bc:	scvtf	d1, w8
  40d6c0:	fdiv	d0, d0, d1
  40d6c4:	ldr	w8, [sp, #12]
  40d6c8:	scvtf	d1, w8
  40d6cc:	mov	x9, #0x400000000000        	// #70368744177664
  40d6d0:	movk	x9, #0x408f, lsl #48
  40d6d4:	fmov	d2, x9
  40d6d8:	fdiv	d1, d1, d2
  40d6dc:	fmul	d0, d0, d1
  40d6e0:	fmov	d1, #5.000000000000000000e-01
  40d6e4:	fadd	d0, d0, d1
  40d6e8:	fcvtzs	w8, d0
  40d6ec:	stur	w8, [x29, #-4]
  40d6f0:	b	40d740 <sqrt@plt+0xbcd0>
  40d6f4:	ldur	w8, [x29, #-8]
  40d6f8:	scvtf	d0, w8
  40d6fc:	ldur	w8, [x29, #-12]
  40d700:	scvtf	d1, w8
  40d704:	fmul	d0, d0, d1
  40d708:	ldr	w8, [sp, #16]
  40d70c:	scvtf	d1, w8
  40d710:	fdiv	d0, d0, d1
  40d714:	ldr	w8, [sp, #12]
  40d718:	scvtf	d1, w8
  40d71c:	mov	x9, #0x400000000000        	// #70368744177664
  40d720:	movk	x9, #0x408f, lsl #48
  40d724:	fmov	d2, x9
  40d728:	fdiv	d1, d1, d2
  40d72c:	fmul	d0, d0, d1
  40d730:	fmov	d1, #5.000000000000000000e-01
  40d734:	fsub	d0, d0, d1
  40d738:	fcvtzs	w8, d0
  40d73c:	stur	w8, [x29, #-4]
  40d740:	ldur	w0, [x29, #-4]
  40d744:	ldp	x29, x30, [sp, #32]
  40d748:	add	sp, sp, #0x30
  40d74c:	ret
  40d750:	sub	sp, sp, #0x30
  40d754:	stp	x29, x30, [sp, #32]
  40d758:	add	x29, sp, #0x20
  40d75c:	stur	w0, [x29, #-8]
  40d760:	stur	w1, [x29, #-12]
  40d764:	str	w2, [sp, #16]
  40d768:	ldur	w8, [x29, #-12]
  40d76c:	cmp	w8, #0x0
  40d770:	cset	w8, lt  // lt = tstop
  40d774:	mov	w9, #0x0                   	// #0
  40d778:	str	w9, [sp, #8]
  40d77c:	tbnz	w8, #0, 40d790 <sqrt@plt+0xbd20>
  40d780:	ldr	w8, [sp, #16]
  40d784:	cmp	w8, #0x0
  40d788:	cset	w8, gt
  40d78c:	str	w8, [sp, #8]
  40d790:	ldr	w8, [sp, #8]
  40d794:	and	w0, w8, #0x1
  40d798:	mov	w1, #0xea                  	// #234
  40d79c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x2390>
  40d7a0:	add	x2, x2, #0xbaa
  40d7a4:	bl	404300 <sqrt@plt+0x2890>
  40d7a8:	ldr	w8, [sp, #16]
  40d7ac:	mov	w9, #0x2                   	// #2
  40d7b0:	sdiv	w8, w8, w9
  40d7b4:	str	w8, [sp, #12]
  40d7b8:	ldur	w8, [x29, #-12]
  40d7bc:	cbnz	w8, 40d7c8 <sqrt@plt+0xbd58>
  40d7c0:	stur	wzr, [x29, #-4]
  40d7c4:	b	40d8cc <sqrt@plt+0xbe5c>
  40d7c8:	ldur	w8, [x29, #-8]
  40d7cc:	cmp	w8, #0x0
  40d7d0:	cset	w8, lt  // lt = tstop
  40d7d4:	tbnz	w8, #0, 40d850 <sqrt@plt+0xbde0>
  40d7d8:	ldur	w8, [x29, #-8]
  40d7dc:	ldr	w9, [sp, #12]
  40d7e0:	mov	w10, #0x7fffffff            	// #2147483647
  40d7e4:	subs	w9, w10, w9
  40d7e8:	ldur	w10, [x29, #-12]
  40d7ec:	sdiv	w9, w9, w10
  40d7f0:	cmp	w8, w9
  40d7f4:	b.gt	40d81c <sqrt@plt+0xbdac>
  40d7f8:	ldur	w8, [x29, #-8]
  40d7fc:	ldur	w9, [x29, #-12]
  40d800:	mul	w8, w8, w9
  40d804:	ldr	w9, [sp, #12]
  40d808:	add	w8, w8, w9
  40d80c:	ldr	w9, [sp, #16]
  40d810:	sdiv	w8, w8, w9
  40d814:	stur	w8, [x29, #-4]
  40d818:	b	40d8cc <sqrt@plt+0xbe5c>
  40d81c:	ldur	w8, [x29, #-8]
  40d820:	scvtf	d0, w8
  40d824:	ldur	w8, [x29, #-12]
  40d828:	scvtf	d1, w8
  40d82c:	fmul	d0, d0, d1
  40d830:	ldr	w8, [sp, #16]
  40d834:	scvtf	d1, w8
  40d838:	fdiv	d0, d0, d1
  40d83c:	fmov	d1, #5.000000000000000000e-01
  40d840:	fadd	d0, d0, d1
  40d844:	fcvtzs	w8, d0
  40d848:	stur	w8, [x29, #-4]
  40d84c:	b	40d8cc <sqrt@plt+0xbe5c>
  40d850:	ldur	w8, [x29, #-8]
  40d854:	mov	w9, wzr
  40d858:	subs	w8, w9, w8
  40d85c:	ldr	w9, [sp, #12]
  40d860:	mov	w10, #0x80000000            	// #-2147483648
  40d864:	subs	w9, w10, w9
  40d868:	ldur	w10, [x29, #-12]
  40d86c:	udiv	w9, w9, w10
  40d870:	cmp	w8, w9
  40d874:	b.hi	40d89c <sqrt@plt+0xbe2c>  // b.pmore
  40d878:	ldur	w8, [x29, #-8]
  40d87c:	ldur	w9, [x29, #-12]
  40d880:	mul	w8, w8, w9
  40d884:	ldr	w9, [sp, #12]
  40d888:	subs	w8, w8, w9
  40d88c:	ldr	w9, [sp, #16]
  40d890:	sdiv	w8, w8, w9
  40d894:	stur	w8, [x29, #-4]
  40d898:	b	40d8cc <sqrt@plt+0xbe5c>
  40d89c:	ldur	w8, [x29, #-8]
  40d8a0:	scvtf	d0, w8
  40d8a4:	ldur	w8, [x29, #-12]
  40d8a8:	scvtf	d1, w8
  40d8ac:	fmul	d0, d0, d1
  40d8b0:	ldr	w8, [sp, #16]
  40d8b4:	scvtf	d1, w8
  40d8b8:	fdiv	d0, d0, d1
  40d8bc:	fmov	d1, #5.000000000000000000e-01
  40d8c0:	fsub	d0, d0, d1
  40d8c4:	fcvtzs	w8, d0
  40d8c8:	stur	w8, [x29, #-4]
  40d8cc:	ldur	w0, [x29, #-4]
  40d8d0:	ldp	x29, x30, [sp, #32]
  40d8d4:	add	sp, sp, #0x30
  40d8d8:	ret
  40d8dc:	stp	x29, x30, [sp, #-32]!
  40d8e0:	str	x28, [sp, #16]
  40d8e4:	mov	x29, sp
  40d8e8:	sub	sp, sp, #0x1f0
  40d8ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40d8f0:	add	x0, x0, #0xbe4
  40d8f4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d8f8:	add	x8, x8, #0xc00
  40d8fc:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  40d900:	add	x9, x9, #0xc28
  40d904:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d908:	add	x10, x10, #0xc40
  40d90c:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d910:	add	x11, x11, #0xc48
  40d914:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d918:	add	x12, x12, #0xbd8
  40d91c:	adrp	x13, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40d920:	add	x13, x13, #0xc58
  40d924:	sub	x1, x29, #0x18
  40d928:	stur	wzr, [x29, #-8]
  40d92c:	str	x8, [sp, #192]
  40d930:	str	x9, [sp, #184]
  40d934:	str	x10, [sp, #176]
  40d938:	str	x11, [sp, #168]
  40d93c:	str	x12, [sp, #160]
  40d940:	str	x13, [sp, #152]
  40d944:	bl	40ea4c <sqrt@plt+0xcfdc>
  40d948:	stur	x0, [x29, #-16]
  40d94c:	cbnz	x0, 40d970 <sqrt@plt+0xbf00>
  40d950:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40d954:	add	x0, x0, #0xeb1
  40d958:	ldr	x1, [sp, #160]
  40d95c:	ldr	x2, [sp, #160]
  40d960:	ldr	x3, [sp, #160]
  40d964:	bl	409e68 <sqrt@plt+0x83f8>
  40d968:	stur	wzr, [x29, #-4]
  40d96c:	b	40e7fc <sqrt@plt+0xcd8c>
  40d970:	ldur	x1, [x29, #-16]
  40d974:	ldur	x2, [x29, #-24]
  40d978:	sub	x0, x29, #0x40
  40d97c:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40d980:	add	x8, x8, #0x2b8
  40d984:	blr	x8
  40d988:	mov	w9, #0x1                   	// #1
  40d98c:	stur	w9, [x29, #-40]
  40d990:	ldr	x8, [sp, #192]
  40d994:	str	wzr, [x8]
  40d998:	sub	x0, x29, #0x40
  40d99c:	bl	40a364 <sqrt@plt+0x88f4>
  40d9a0:	str	w0, [sp, #148]
  40d9a4:	b	40d9a8 <sqrt@plt+0xbf38>
  40d9a8:	ldr	w8, [sp, #148]
  40d9ac:	cbz	w8, 40e620 <sqrt@plt+0xcbb0>
  40d9b0:	sub	x8, x29, #0x40
  40d9b4:	ldr	x0, [x8, #32]
  40d9b8:	ldr	x1, [sp, #184]
  40d9bc:	bl	4017c0 <strtok@plt>
  40d9c0:	stur	x0, [x29, #-88]
  40d9c4:	stur	wzr, [x29, #-92]
  40d9c8:	stur	wzr, [x29, #-96]
  40d9cc:	ldur	w8, [x29, #-92]
  40d9d0:	mov	w9, #0x0                   	// #0
  40d9d4:	str	w9, [sp, #144]
  40d9d8:	cbnz	w8, 40d9f0 <sqrt@plt+0xbf80>
  40d9dc:	ldur	w8, [x29, #-96]
  40d9e0:	mov	w9, w8
  40d9e4:	cmp	x9, #0xa
  40d9e8:	cset	w8, cc  // cc = lo, ul, last
  40d9ec:	str	w8, [sp, #144]
  40d9f0:	ldr	w8, [sp, #144]
  40d9f4:	tbnz	w8, #0, 40d9fc <sqrt@plt+0xbf8c>
  40d9f8:	b	40da60 <sqrt@plt+0xbff0>
  40d9fc:	ldur	w8, [x29, #-96]
  40da00:	mov	w9, w8
  40da04:	mov	x10, #0x10                  	// #16
  40da08:	mul	x9, x10, x9
  40da0c:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  40da10:	add	x10, x10, #0x368
  40da14:	add	x9, x10, x9
  40da18:	ldr	x0, [x9]
  40da1c:	ldur	x1, [x29, #-88]
  40da20:	bl	401930 <strcmp@plt>
  40da24:	cbnz	w0, 40da50 <sqrt@plt+0xbfe0>
  40da28:	mov	w8, #0x1                   	// #1
  40da2c:	stur	w8, [x29, #-92]
  40da30:	b	40da50 <sqrt@plt+0xbfe0>
  40da34:	stur	x0, [x29, #-72]
  40da38:	stur	w1, [x29, #-76]
  40da3c:	sub	x0, x29, #0x40
  40da40:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40da44:	add	x8, x8, #0x300
  40da48:	blr	x8
  40da4c:	b	40e810 <sqrt@plt+0xcda0>
  40da50:	ldur	w8, [x29, #-96]
  40da54:	add	w8, w8, #0x1
  40da58:	stur	w8, [x29, #-96]
  40da5c:	b	40d9cc <sqrt@plt+0xbf5c>
  40da60:	ldur	w8, [x29, #-92]
  40da64:	cbz	w8, 40db50 <sqrt@plt+0xc0e0>
  40da68:	mov	x8, xzr
  40da6c:	mov	x0, x8
  40da70:	ldr	x1, [sp, #184]
  40da74:	bl	4017c0 <strtok@plt>
  40da78:	stur	x0, [x29, #-104]
  40da7c:	ldur	x8, [x29, #-104]
  40da80:	cbnz	x8, 40dac4 <sqrt@plt+0xc054>
  40da84:	ldur	x1, [x29, #-88]
  40da88:	sub	x0, x29, #0x78
  40da8c:	bl	409a90 <sqrt@plt+0x8020>
  40da90:	b	40da94 <sqrt@plt+0xc024>
  40da94:	sub	x0, x29, #0x40
  40da98:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40da9c:	add	x1, x1, #0xec8
  40daa0:	sub	x2, x29, #0x78
  40daa4:	ldr	x3, [sp, #160]
  40daa8:	ldr	x4, [sp, #160]
  40daac:	bl	40a580 <sqrt@plt+0x8b10>
  40dab0:	b	40dab4 <sqrt@plt+0xc044>
  40dab4:	stur	wzr, [x29, #-4]
  40dab8:	mov	w8, #0x1                   	// #1
  40dabc:	stur	w8, [x29, #-124]
  40dac0:	b	40e7ec <sqrt@plt+0xcd7c>
  40dac4:	ldur	w8, [x29, #-96]
  40dac8:	subs	w8, w8, #0x1
  40dacc:	mov	w9, w8
  40dad0:	ubfx	x9, x9, #0, #32
  40dad4:	mov	x10, #0x10                  	// #16
  40dad8:	mul	x9, x10, x9
  40dadc:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  40dae0:	add	x10, x10, #0x368
  40dae4:	add	x9, x10, x9
  40dae8:	ldr	x9, [x9, #8]
  40daec:	stur	x9, [x29, #-136]
  40daf0:	ldur	x0, [x29, #-104]
  40daf4:	ldur	x2, [x29, #-136]
  40daf8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  40dafc:	add	x1, x1, #0xb4f
  40db00:	bl	4018b0 <__isoc99_sscanf@plt>
  40db04:	cmp	w0, #0x1
  40db08:	b.eq	40db4c <sqrt@plt+0xc0dc>  // b.none
  40db0c:	ldur	x1, [x29, #-104]
  40db10:	sub	x0, x29, #0x98
  40db14:	bl	409a90 <sqrt@plt+0x8020>
  40db18:	b	40db1c <sqrt@plt+0xc0ac>
  40db1c:	sub	x0, x29, #0x40
  40db20:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40db24:	add	x1, x1, #0xee7
  40db28:	sub	x2, x29, #0x98
  40db2c:	ldr	x3, [sp, #160]
  40db30:	ldr	x4, [sp, #160]
  40db34:	bl	40a580 <sqrt@plt+0x8b10>
  40db38:	b	40db3c <sqrt@plt+0xc0cc>
  40db3c:	stur	wzr, [x29, #-4]
  40db40:	mov	w8, #0x1                   	// #1
  40db44:	stur	w8, [x29, #-124]
  40db48:	b	40e7ec <sqrt@plt+0xcd7c>
  40db4c:	b	40e61c <sqrt@plt+0xcbac>
  40db50:	ldur	x1, [x29, #-88]
  40db54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40db58:	add	x0, x0, #0xef7
  40db5c:	bl	401930 <strcmp@plt>
  40db60:	cbnz	w0, 40dbf0 <sqrt@plt+0xc180>
  40db64:	mov	x8, xzr
  40db68:	mov	x0, x8
  40db6c:	ldr	x1, [sp, #184]
  40db70:	bl	4017c0 <strtok@plt>
  40db74:	stur	x0, [x29, #-88]
  40db78:	ldur	x8, [x29, #-88]
  40db7c:	cbnz	x8, 40dbb0 <sqrt@plt+0xc140>
  40db80:	sub	x0, x29, #0x40
  40db84:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40db88:	add	x1, x1, #0xefe
  40db8c:	ldr	x2, [sp, #160]
  40db90:	ldr	x3, [sp, #160]
  40db94:	ldr	x4, [sp, #160]
  40db98:	bl	40a580 <sqrt@plt+0x8b10>
  40db9c:	b	40dba0 <sqrt@plt+0xc130>
  40dba0:	stur	wzr, [x29, #-4]
  40dba4:	mov	w8, #0x1                   	// #1
  40dba8:	stur	w8, [x29, #-124]
  40dbac:	b	40e7ec <sqrt@plt+0xcd7c>
  40dbb0:	ldur	x0, [x29, #-88]
  40dbb4:	bl	401700 <strlen@plt>
  40dbb8:	add	x0, x0, #0x1
  40dbbc:	bl	4016a0 <_Znam@plt>
  40dbc0:	str	x0, [sp, #136]
  40dbc4:	b	40dbc8 <sqrt@plt+0xc158>
  40dbc8:	ldr	x8, [sp, #136]
  40dbcc:	stur	x8, [x29, #-160]
  40dbd0:	ldur	x0, [x29, #-160]
  40dbd4:	ldur	x1, [x29, #-88]
  40dbd8:	bl	4017b0 <strcpy@plt>
  40dbdc:	ldur	x8, [x29, #-160]
  40dbe0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40dbe4:	add	x9, x9, #0xc50
  40dbe8:	str	x8, [x9]
  40dbec:	b	40e61c <sqrt@plt+0xcbac>
  40dbf0:	ldur	x1, [x29, #-88]
  40dbf4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40dbf8:	add	x0, x0, #0xf87
  40dbfc:	bl	401930 <strcmp@plt>
  40dc00:	cbnz	w0, 40de2c <sqrt@plt+0xc3bc>
  40dc04:	mov	x8, xzr
  40dc08:	mov	x0, x8
  40dc0c:	ldr	x1, [sp, #184]
  40dc10:	bl	4017c0 <strtok@plt>
  40dc14:	stur	x0, [x29, #-88]
  40dc18:	ldur	x8, [x29, #-88]
  40dc1c:	cbz	x8, 40dc4c <sqrt@plt+0xc1dc>
  40dc20:	ldur	x0, [x29, #-88]
  40dc24:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1390>
  40dc28:	add	x1, x1, #0xb4f
  40dc2c:	sub	x2, x29, #0x8
  40dc30:	bl	4018b0 <__isoc99_sscanf@plt>
  40dc34:	cmp	w0, #0x1
  40dc38:	b.ne	40dc4c <sqrt@plt+0xc1dc>  // b.any
  40dc3c:	ldur	w8, [x29, #-8]
  40dc40:	cmp	w8, #0x0
  40dc44:	cset	w8, gt
  40dc48:	tbnz	w8, #0, 40dc8c <sqrt@plt+0xc21c>
  40dc4c:	ldur	x1, [x29, #-88]
  40dc50:	sub	x0, x29, #0xb0
  40dc54:	bl	409a90 <sqrt@plt+0x8020>
  40dc58:	b	40dc5c <sqrt@plt+0xc1ec>
  40dc5c:	sub	x0, x29, #0x40
  40dc60:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40dc64:	add	x1, x1, #0xf22
  40dc68:	sub	x2, x29, #0xb0
  40dc6c:	ldr	x3, [sp, #160]
  40dc70:	ldr	x4, [sp, #160]
  40dc74:	bl	40a580 <sqrt@plt+0x8b10>
  40dc78:	b	40dc7c <sqrt@plt+0xc20c>
  40dc7c:	stur	wzr, [x29, #-4]
  40dc80:	mov	w8, #0x1                   	// #1
  40dc84:	stur	w8, [x29, #-124]
  40dc88:	b	40e7ec <sqrt@plt+0xcd7c>
  40dc8c:	ldur	w8, [x29, #-8]
  40dc90:	add	w8, w8, #0x1
  40dc94:	mov	w0, w8
  40dc98:	sxtw	x9, w0
  40dc9c:	mov	x10, #0x8                   	// #8
  40dca0:	mov	w11, #0x8                   	// #8
  40dca4:	smull	x12, w8, w11
  40dca8:	umulh	x9, x9, x10
  40dcac:	mov	x10, #0xffffffffffffffff    	// #-1
  40dcb0:	cmp	x9, #0x0
  40dcb4:	csel	x0, x10, x12, ne  // ne = any
  40dcb8:	bl	4016a0 <_Znam@plt>
  40dcbc:	str	x0, [sp, #128]
  40dcc0:	b	40dcc4 <sqrt@plt+0xc254>
  40dcc4:	ldr	x8, [sp, #128]
  40dcc8:	ldr	x9, [sp, #176]
  40dccc:	str	x8, [x9]
  40dcd0:	stur	wzr, [x29, #-180]
  40dcd4:	ldur	w8, [x29, #-180]
  40dcd8:	ldur	w9, [x29, #-8]
  40dcdc:	cmp	w8, w9
  40dce0:	b.ge	40ddbc <sqrt@plt+0xc34c>  // b.tcont
  40dce4:	mov	x8, xzr
  40dce8:	mov	x0, x8
  40dcec:	ldr	x1, [sp, #184]
  40dcf0:	bl	4017c0 <strtok@plt>
  40dcf4:	stur	x0, [x29, #-88]
  40dcf8:	ldur	x8, [x29, #-88]
  40dcfc:	cbnz	x8, 40dd60 <sqrt@plt+0xc2f0>
  40dd00:	sub	x0, x29, #0x40
  40dd04:	bl	40a364 <sqrt@plt+0x88f4>
  40dd08:	str	w0, [sp, #124]
  40dd0c:	b	40dd10 <sqrt@plt+0xc2a0>
  40dd10:	ldr	w8, [sp, #124]
  40dd14:	cbnz	w8, 40dd48 <sqrt@plt+0xc2d8>
  40dd18:	sub	x0, x29, #0x40
  40dd1c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40dd20:	add	x1, x1, #0xf3b
  40dd24:	ldr	x2, [sp, #160]
  40dd28:	ldr	x3, [sp, #160]
  40dd2c:	ldr	x4, [sp, #160]
  40dd30:	bl	40a580 <sqrt@plt+0x8b10>
  40dd34:	b	40dd38 <sqrt@plt+0xc2c8>
  40dd38:	stur	wzr, [x29, #-4]
  40dd3c:	mov	w8, #0x1                   	// #1
  40dd40:	stur	w8, [x29, #-124]
  40dd44:	b	40e7ec <sqrt@plt+0xcd7c>
  40dd48:	sub	x8, x29, #0x40
  40dd4c:	ldr	x0, [x8, #32]
  40dd50:	ldr	x1, [sp, #184]
  40dd54:	bl	4017c0 <strtok@plt>
  40dd58:	stur	x0, [x29, #-88]
  40dd5c:	b	40dcf8 <sqrt@plt+0xc288>
  40dd60:	ldur	x0, [x29, #-88]
  40dd64:	bl	401700 <strlen@plt>
  40dd68:	add	x0, x0, #0x1
  40dd6c:	bl	4016a0 <_Znam@plt>
  40dd70:	str	x0, [sp, #112]
  40dd74:	b	40dd78 <sqrt@plt+0xc308>
  40dd78:	ldr	x8, [sp, #112]
  40dd7c:	stur	x8, [x29, #-192]
  40dd80:	ldur	x0, [x29, #-192]
  40dd84:	ldur	x1, [x29, #-88]
  40dd88:	bl	4017b0 <strcpy@plt>
  40dd8c:	ldur	x8, [x29, #-192]
  40dd90:	ldr	x9, [sp, #176]
  40dd94:	ldr	x10, [x9]
  40dd98:	ldursw	x11, [x29, #-180]
  40dd9c:	mov	x12, #0x8                   	// #8
  40dda0:	mul	x11, x12, x11
  40dda4:	add	x10, x10, x11
  40dda8:	str	x8, [x10]
  40ddac:	ldur	w8, [x29, #-180]
  40ddb0:	add	w8, w8, #0x1
  40ddb4:	stur	w8, [x29, #-180]
  40ddb8:	b	40dcd4 <sqrt@plt+0xc264>
  40ddbc:	mov	x8, xzr
  40ddc0:	mov	x0, x8
  40ddc4:	ldr	x1, [sp, #184]
  40ddc8:	bl	4017c0 <strtok@plt>
  40ddcc:	stur	x0, [x29, #-88]
  40ddd0:	ldur	x8, [x29, #-88]
  40ddd4:	cbz	x8, 40de08 <sqrt@plt+0xc398>
  40ddd8:	sub	x0, x29, #0x40
  40dddc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40dde0:	add	x1, x1, #0xf63
  40dde4:	ldr	x2, [sp, #160]
  40dde8:	ldr	x3, [sp, #160]
  40ddec:	ldr	x4, [sp, #160]
  40ddf0:	bl	40a580 <sqrt@plt+0x8b10>
  40ddf4:	b	40ddf8 <sqrt@plt+0xc388>
  40ddf8:	stur	wzr, [x29, #-4]
  40ddfc:	mov	w8, #0x1                   	// #1
  40de00:	stur	w8, [x29, #-124]
  40de04:	b	40e7ec <sqrt@plt+0xcd7c>
  40de08:	ldr	x8, [sp, #176]
  40de0c:	ldr	x9, [x8]
  40de10:	ldursw	x10, [x29, #-8]
  40de14:	mov	x11, #0x8                   	// #8
  40de18:	mul	x10, x11, x10
  40de1c:	add	x9, x9, x10
  40de20:	mov	x10, xzr
  40de24:	str	x10, [x9]
  40de28:	b	40e61c <sqrt@plt+0xcbac>
  40de2c:	ldur	x1, [x29, #-88]
  40de30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40de34:	add	x0, x0, #0xf8d
  40de38:	bl	401930 <strcmp@plt>
  40de3c:	cbnz	w0, 40df70 <sqrt@plt+0xc500>
  40de40:	mov	x8, xzr
  40de44:	mov	x0, x8
  40de48:	ldr	x1, [sp, #184]
  40de4c:	bl	4017c0 <strtok@plt>
  40de50:	stur	x0, [x29, #-88]
  40de54:	ldur	x8, [x29, #-88]
  40de58:	cbnz	x8, 40de8c <sqrt@plt+0xc41c>
  40de5c:	sub	x0, x29, #0x40
  40de60:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40de64:	add	x1, x1, #0xf97
  40de68:	ldr	x2, [sp, #160]
  40de6c:	ldr	x3, [sp, #160]
  40de70:	ldr	x4, [sp, #160]
  40de74:	bl	40a580 <sqrt@plt+0x8b10>
  40de78:	b	40de7c <sqrt@plt+0xc40c>
  40de7c:	stur	wzr, [x29, #-4]
  40de80:	mov	w8, #0x1                   	// #1
  40de84:	stur	w8, [x29, #-124]
  40de88:	b	40e7ec <sqrt@plt+0xcd7c>
  40de8c:	stur	wzr, [x29, #-196]
  40de90:	ldur	x8, [x29, #-88]
  40de94:	cbz	x8, 40df34 <sqrt@plt+0xc4c4>
  40de98:	ldur	x0, [x29, #-88]
  40de9c:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40dea0:	add	x1, x1, #0xc10
  40dea4:	sub	x2, x29, #0xd8
  40dea8:	sub	x3, x29, #0xd0
  40deac:	bl	40d2a8 <sqrt@plt+0xb838>
  40deb0:	str	w0, [sp, #108]
  40deb4:	b	40deb8 <sqrt@plt+0xc448>
  40deb8:	ldr	w8, [sp, #108]
  40debc:	cbz	w8, 40df1c <sqrt@plt+0xc4ac>
  40dec0:	ldur	d0, [x29, #-208]
  40dec4:	ldr	x8, [sp, #192]
  40dec8:	ldr	w9, [x8]
  40decc:	scvtf	d1, w9
  40ded0:	fmul	d0, d0, d1
  40ded4:	fmov	d1, #5.000000000000000000e-01
  40ded8:	fadd	d0, d0, d1
  40dedc:	fcvtzs	w9, d0
  40dee0:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40dee4:	add	x10, x10, #0xc08
  40dee8:	str	w9, [x10]
  40deec:	ldur	d0, [x29, #-216]
  40def0:	ldr	w9, [x8]
  40def4:	scvtf	d2, w9
  40def8:	fmul	d0, d0, d2
  40defc:	fadd	d0, d0, d1
  40df00:	fcvtzs	w9, d0
  40df04:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40df08:	add	x10, x10, #0xc0c
  40df0c:	str	w9, [x10]
  40df10:	mov	w9, #0x1                   	// #1
  40df14:	stur	w9, [x29, #-196]
  40df18:	b	40df34 <sqrt@plt+0xc4c4>
  40df1c:	mov	x8, xzr
  40df20:	mov	x0, x8
  40df24:	ldr	x1, [sp, #184]
  40df28:	bl	4017c0 <strtok@plt>
  40df2c:	stur	x0, [x29, #-88]
  40df30:	b	40de90 <sqrt@plt+0xc420>
  40df34:	ldur	w8, [x29, #-196]
  40df38:	cbnz	w8, 40df6c <sqrt@plt+0xc4fc>
  40df3c:	sub	x0, x29, #0x40
  40df40:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40df44:	add	x1, x1, #0xfbe
  40df48:	ldr	x2, [sp, #160]
  40df4c:	ldr	x3, [sp, #160]
  40df50:	ldr	x4, [sp, #160]
  40df54:	bl	40a580 <sqrt@plt+0x8b10>
  40df58:	b	40df5c <sqrt@plt+0xc4ec>
  40df5c:	stur	wzr, [x29, #-4]
  40df60:	mov	w8, #0x1                   	// #1
  40df64:	stur	w8, [x29, #-124]
  40df68:	b	40e7ec <sqrt@plt+0xcd7c>
  40df6c:	b	40e61c <sqrt@plt+0xcbac>
  40df70:	ldur	x1, [x29, #-88]
  40df74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40df78:	add	x0, x0, #0xfcd
  40df7c:	bl	401930 <strcmp@plt>
  40df80:	cbnz	w0, 40df98 <sqrt@plt+0xc528>
  40df84:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40df88:	add	x8, x8, #0xc28
  40df8c:	mov	w9, #0x1                   	// #1
  40df90:	str	w9, [x8]
  40df94:	b	40e61c <sqrt@plt+0xcbac>
  40df98:	ldur	x1, [x29, #-88]
  40df9c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40dfa0:	add	x0, x0, #0xfe1
  40dfa4:	bl	401930 <strcmp@plt>
  40dfa8:	cbnz	w0, 40dfc0 <sqrt@plt+0xc550>
  40dfac:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40dfb0:	add	x8, x8, #0xc24
  40dfb4:	mov	w9, #0x1                   	// #1
  40dfb8:	str	w9, [x8]
  40dfbc:	b	40e61c <sqrt@plt+0xcbac>
  40dfc0:	ldur	x1, [x29, #-88]
  40dfc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40dfc8:	add	x0, x0, #0x41
  40dfcc:	bl	401930 <strcmp@plt>
  40dfd0:	cbnz	w0, 40e268 <sqrt@plt+0xc7f8>
  40dfd4:	mov	w8, #0x10                  	// #16
  40dfd8:	stur	w8, [x29, #-220]
  40dfdc:	ldursw	x9, [x29, #-220]
  40dfe0:	mov	x10, #0x4                   	// #4
  40dfe4:	mul	x11, x9, x10
  40dfe8:	umulh	x9, x9, x10
  40dfec:	mov	x10, #0xffffffffffffffff    	// #-1
  40dff0:	cmp	x9, #0x0
  40dff4:	csel	x0, x10, x11, ne  // ne = any
  40dff8:	bl	4016a0 <_Znam@plt>
  40dffc:	str	x0, [sp, #96]
  40e000:	b	40e004 <sqrt@plt+0xc594>
  40e004:	ldr	x8, [sp, #96]
  40e008:	ldr	x9, [sp, #168]
  40e00c:	str	x8, [x9]
  40e010:	stur	wzr, [x29, #-224]
  40e014:	mov	x8, xzr
  40e018:	mov	x0, x8
  40e01c:	ldr	x1, [sp, #184]
  40e020:	bl	4017c0 <strtok@plt>
  40e024:	stur	x0, [x29, #-88]
  40e028:	ldur	x8, [x29, #-88]
  40e02c:	cbnz	x8, 40e090 <sqrt@plt+0xc620>
  40e030:	sub	x0, x29, #0x40
  40e034:	bl	40a364 <sqrt@plt+0x88f4>
  40e038:	str	w0, [sp, #92]
  40e03c:	b	40e040 <sqrt@plt+0xc5d0>
  40e040:	ldr	w8, [sp, #92]
  40e044:	cbnz	w8, 40e078 <sqrt@plt+0xc608>
  40e048:	sub	x0, x29, #0x40
  40e04c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40e050:	add	x1, x1, #0xff0
  40e054:	ldr	x2, [sp, #160]
  40e058:	ldr	x3, [sp, #160]
  40e05c:	ldr	x4, [sp, #160]
  40e060:	bl	40a580 <sqrt@plt+0x8b10>
  40e064:	b	40e068 <sqrt@plt+0xc5f8>
  40e068:	stur	wzr, [x29, #-4]
  40e06c:	mov	w8, #0x1                   	// #1
  40e070:	stur	w8, [x29, #-124]
  40e074:	b	40e7ec <sqrt@plt+0xcd7c>
  40e078:	sub	x8, x29, #0x40
  40e07c:	ldr	x0, [x8, #32]
  40e080:	ldr	x1, [sp, #184]
  40e084:	bl	4017c0 <strtok@plt>
  40e088:	stur	x0, [x29, #-88]
  40e08c:	b	40e028 <sqrt@plt+0xc5b8>
  40e090:	ldur	x0, [x29, #-88]
  40e094:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e098:	add	x1, x1, #0x18
  40e09c:	sub	x2, x29, #0xe4
  40e0a0:	sub	x3, x29, #0xe8
  40e0a4:	bl	4018b0 <__isoc99_sscanf@plt>
  40e0a8:	cmp	w0, #0x1
  40e0ac:	str	w0, [sp, #88]
  40e0b0:	b.eq	40e0c8 <sqrt@plt+0xc658>  // b.none
  40e0b4:	b	40e0b8 <sqrt@plt+0xc648>
  40e0b8:	ldr	w8, [sp, #88]
  40e0bc:	cmp	w8, #0x2
  40e0c0:	b.eq	40e0d0 <sqrt@plt+0xc660>  // b.none
  40e0c4:	b	40e0f4 <sqrt@plt+0xc684>
  40e0c8:	ldur	w8, [x29, #-228]
  40e0cc:	stur	w8, [x29, #-232]
  40e0d0:	ldur	w8, [x29, #-228]
  40e0d4:	ldur	w9, [x29, #-232]
  40e0d8:	cmp	w8, w9
  40e0dc:	b.gt	40e0f4 <sqrt@plt+0xc684>
  40e0e0:	ldur	w8, [x29, #-228]
  40e0e4:	cmp	w8, #0x0
  40e0e8:	cset	w8, lt  // lt = tstop
  40e0ec:	tbnz	w8, #0, 40e0f4 <sqrt@plt+0xc684>
  40e0f0:	b	40e134 <sqrt@plt+0xc6c4>
  40e0f4:	ldur	x1, [x29, #-88]
  40e0f8:	add	x0, sp, #0xf8
  40e0fc:	bl	409a90 <sqrt@plt+0x8020>
  40e100:	b	40e104 <sqrt@plt+0xc694>
  40e104:	sub	x0, x29, #0x40
  40e108:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e10c:	add	x1, x1, #0x1e
  40e110:	add	x2, sp, #0xf8
  40e114:	ldr	x3, [sp, #160]
  40e118:	ldr	x4, [sp, #160]
  40e11c:	bl	40a580 <sqrt@plt+0x8b10>
  40e120:	b	40e124 <sqrt@plt+0xc6b4>
  40e124:	stur	wzr, [x29, #-4]
  40e128:	mov	w8, #0x1                   	// #1
  40e12c:	stur	w8, [x29, #-124]
  40e130:	b	40e7ec <sqrt@plt+0xcd7c>
  40e134:	ldur	w8, [x29, #-224]
  40e138:	add	w8, w8, #0x2
  40e13c:	ldur	w9, [x29, #-220]
  40e140:	cmp	w8, w9
  40e144:	b.le	40e1d8 <sqrt@plt+0xc768>
  40e148:	ldr	x8, [sp, #168]
  40e14c:	ldr	x9, [x8]
  40e150:	str	x9, [sp, #240]
  40e154:	ldur	w10, [x29, #-220]
  40e158:	mov	w11, #0x2                   	// #2
  40e15c:	mul	w10, w10, w11
  40e160:	mov	w0, w10
  40e164:	sxtw	x9, w0
  40e168:	mov	x12, #0x4                   	// #4
  40e16c:	mov	w11, #0x4                   	// #4
  40e170:	smull	x13, w10, w11
  40e174:	umulh	x9, x9, x12
  40e178:	mov	x12, #0xffffffffffffffff    	// #-1
  40e17c:	cmp	x9, #0x0
  40e180:	csel	x0, x12, x13, ne  // ne = any
  40e184:	bl	4016a0 <_Znam@plt>
  40e188:	str	x0, [sp, #80]
  40e18c:	b	40e190 <sqrt@plt+0xc720>
  40e190:	ldr	x8, [sp, #80]
  40e194:	ldr	x9, [sp, #168]
  40e198:	str	x8, [x9]
  40e19c:	ldr	x0, [x9]
  40e1a0:	ldr	x1, [sp, #240]
  40e1a4:	ldursw	x10, [x29, #-220]
  40e1a8:	mov	x11, #0x4                   	// #4
  40e1ac:	mul	x2, x10, x11
  40e1b0:	bl	4016c0 <memcpy@plt>
  40e1b4:	ldur	w12, [x29, #-220]
  40e1b8:	mov	w13, #0x2                   	// #2
  40e1bc:	mul	w12, w12, w13
  40e1c0:	stur	w12, [x29, #-220]
  40e1c4:	ldr	x8, [sp, #240]
  40e1c8:	str	x8, [sp, #72]
  40e1cc:	cbz	x8, 40e1d8 <sqrt@plt+0xc768>
  40e1d0:	ldr	x0, [sp, #72]
  40e1d4:	bl	4018f0 <_ZdaPv@plt>
  40e1d8:	ldur	w8, [x29, #-228]
  40e1dc:	ldr	x9, [sp, #168]
  40e1e0:	ldr	x10, [x9]
  40e1e4:	ldursw	x11, [x29, #-224]
  40e1e8:	mov	w12, w11
  40e1ec:	add	w12, w12, #0x1
  40e1f0:	stur	w12, [x29, #-224]
  40e1f4:	str	w8, [x10, x11, lsl #2]
  40e1f8:	ldur	w8, [x29, #-228]
  40e1fc:	cbnz	w8, 40e204 <sqrt@plt+0xc794>
  40e200:	b	40e228 <sqrt@plt+0xc7b8>
  40e204:	ldur	w8, [x29, #-232]
  40e208:	ldr	x9, [sp, #168]
  40e20c:	ldr	x10, [x9]
  40e210:	ldursw	x11, [x29, #-224]
  40e214:	mov	w12, w11
  40e218:	add	w12, w12, #0x1
  40e21c:	stur	w12, [x29, #-224]
  40e220:	str	w8, [x10, x11, lsl #2]
  40e224:	b	40e014 <sqrt@plt+0xc5a4>
  40e228:	ldur	w8, [x29, #-224]
  40e22c:	cmp	w8, #0x1
  40e230:	b.ne	40e264 <sqrt@plt+0xc7f4>  // b.any
  40e234:	sub	x0, x29, #0x40
  40e238:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e23c:	add	x1, x1, #0x32
  40e240:	ldr	x2, [sp, #160]
  40e244:	ldr	x3, [sp, #160]
  40e248:	ldr	x4, [sp, #160]
  40e24c:	bl	40a580 <sqrt@plt+0x8b10>
  40e250:	b	40e254 <sqrt@plt+0xc7e4>
  40e254:	stur	wzr, [x29, #-4]
  40e258:	mov	w8, #0x1                   	// #1
  40e25c:	stur	w8, [x29, #-124]
  40e260:	b	40e7ec <sqrt@plt+0xcd7c>
  40e264:	b	40e61c <sqrt@plt+0xcbac>
  40e268:	ldur	x1, [x29, #-88]
  40e26c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40e270:	add	x0, x0, #0x47
  40e274:	bl	401930 <strcmp@plt>
  40e278:	cbnz	w0, 40e48c <sqrt@plt+0xca1c>
  40e27c:	mov	w8, #0x5                   	// #5
  40e280:	str	w8, [sp, #236]
  40e284:	ldrsw	x9, [sp, #236]
  40e288:	mov	x10, #0x8                   	// #8
  40e28c:	mul	x11, x9, x10
  40e290:	umulh	x9, x9, x10
  40e294:	mov	x10, #0xffffffffffffffff    	// #-1
  40e298:	cmp	x9, #0x0
  40e29c:	csel	x0, x10, x11, ne  // ne = any
  40e2a0:	bl	4016a0 <_Znam@plt>
  40e2a4:	str	x0, [sp, #64]
  40e2a8:	b	40e2ac <sqrt@plt+0xc83c>
  40e2ac:	ldr	x8, [sp, #64]
  40e2b0:	ldr	x9, [sp, #152]
  40e2b4:	str	x8, [x9]
  40e2b8:	str	wzr, [sp, #232]
  40e2bc:	ldr	w8, [sp, #232]
  40e2c0:	ldr	w9, [sp, #236]
  40e2c4:	cmp	w8, w9
  40e2c8:	b.ge	40e2fc <sqrt@plt+0xc88c>  // b.tcont
  40e2cc:	ldr	x8, [sp, #152]
  40e2d0:	ldr	x9, [x8]
  40e2d4:	ldrsw	x10, [sp, #232]
  40e2d8:	mov	x11, #0x8                   	// #8
  40e2dc:	mul	x10, x11, x10
  40e2e0:	add	x9, x9, x10
  40e2e4:	mov	x10, xzr
  40e2e8:	str	x10, [x9]
  40e2ec:	ldr	w8, [sp, #232]
  40e2f0:	add	w8, w8, #0x1
  40e2f4:	str	w8, [sp, #232]
  40e2f8:	b	40e2bc <sqrt@plt+0xc84c>
  40e2fc:	str	wzr, [sp, #228]
  40e300:	mov	x8, xzr
  40e304:	mov	x0, x8
  40e308:	ldr	x1, [sp, #184]
  40e30c:	bl	4017c0 <strtok@plt>
  40e310:	stur	x0, [x29, #-88]
  40e314:	ldur	x8, [x29, #-88]
  40e318:	cbnz	x8, 40e320 <sqrt@plt+0xc8b0>
  40e31c:	b	40e488 <sqrt@plt+0xca18>
  40e320:	ldr	w8, [sp, #228]
  40e324:	add	w8, w8, #0x1
  40e328:	ldr	w9, [sp, #236]
  40e32c:	cmp	w8, w9
  40e330:	b.lt	40e42c <sqrt@plt+0xc9bc>  // b.tstop
  40e334:	ldr	x8, [sp, #152]
  40e338:	ldr	x9, [x8]
  40e33c:	str	x9, [sp, #216]
  40e340:	ldr	w10, [sp, #236]
  40e344:	mov	w11, #0x2                   	// #2
  40e348:	mul	w10, w10, w11
  40e34c:	str	w10, [sp, #236]
  40e350:	ldrsw	x9, [sp, #236]
  40e354:	mov	x12, #0x8                   	// #8
  40e358:	mul	x13, x9, x12
  40e35c:	umulh	x9, x9, x12
  40e360:	mov	x12, #0xffffffffffffffff    	// #-1
  40e364:	cmp	x9, #0x0
  40e368:	csel	x0, x12, x13, ne  // ne = any
  40e36c:	bl	4016a0 <_Znam@plt>
  40e370:	str	x0, [sp, #56]
  40e374:	b	40e378 <sqrt@plt+0xc908>
  40e378:	ldr	x8, [sp, #56]
  40e37c:	ldr	x9, [sp, #152]
  40e380:	str	x8, [x9]
  40e384:	str	wzr, [sp, #232]
  40e388:	ldr	w8, [sp, #232]
  40e38c:	ldr	w9, [sp, #228]
  40e390:	cmp	w8, w9
  40e394:	b.ge	40e3d8 <sqrt@plt+0xc968>  // b.tcont
  40e398:	ldr	x8, [sp, #216]
  40e39c:	ldrsw	x9, [sp, #232]
  40e3a0:	mov	x10, #0x8                   	// #8
  40e3a4:	mul	x9, x10, x9
  40e3a8:	add	x8, x8, x9
  40e3ac:	ldr	x8, [x8]
  40e3b0:	ldr	x9, [sp, #152]
  40e3b4:	ldr	x11, [x9]
  40e3b8:	ldrsw	x12, [sp, #232]
  40e3bc:	mul	x10, x10, x12
  40e3c0:	add	x10, x11, x10
  40e3c4:	str	x8, [x10]
  40e3c8:	ldr	w8, [sp, #232]
  40e3cc:	add	w8, w8, #0x1
  40e3d0:	str	w8, [sp, #232]
  40e3d4:	b	40e388 <sqrt@plt+0xc918>
  40e3d8:	ldr	w8, [sp, #232]
  40e3dc:	ldr	w9, [sp, #236]
  40e3e0:	cmp	w8, w9
  40e3e4:	b.ge	40e418 <sqrt@plt+0xc9a8>  // b.tcont
  40e3e8:	ldr	x8, [sp, #152]
  40e3ec:	ldr	x9, [x8]
  40e3f0:	ldrsw	x10, [sp, #232]
  40e3f4:	mov	x11, #0x8                   	// #8
  40e3f8:	mul	x10, x11, x10
  40e3fc:	add	x9, x9, x10
  40e400:	mov	x10, xzr
  40e404:	str	x10, [x9]
  40e408:	ldr	w8, [sp, #232]
  40e40c:	add	w8, w8, #0x1
  40e410:	str	w8, [sp, #232]
  40e414:	b	40e3d8 <sqrt@plt+0xc968>
  40e418:	ldr	x8, [sp, #216]
  40e41c:	str	x8, [sp, #48]
  40e420:	cbz	x8, 40e42c <sqrt@plt+0xc9bc>
  40e424:	ldr	x0, [sp, #48]
  40e428:	bl	4018f0 <_ZdaPv@plt>
  40e42c:	ldur	x0, [x29, #-88]
  40e430:	bl	401700 <strlen@plt>
  40e434:	add	x0, x0, #0x1
  40e438:	bl	4016a0 <_Znam@plt>
  40e43c:	str	x0, [sp, #40]
  40e440:	b	40e444 <sqrt@plt+0xc9d4>
  40e444:	ldr	x8, [sp, #40]
  40e448:	str	x8, [sp, #208]
  40e44c:	ldr	x0, [sp, #208]
  40e450:	ldur	x1, [x29, #-88]
  40e454:	bl	4017b0 <strcpy@plt>
  40e458:	ldr	x8, [sp, #208]
  40e45c:	ldr	x9, [sp, #152]
  40e460:	ldr	x10, [x9]
  40e464:	ldrsw	x11, [sp, #228]
  40e468:	mov	w12, w11
  40e46c:	add	w12, w12, #0x1
  40e470:	str	w12, [sp, #228]
  40e474:	mov	x13, #0x8                   	// #8
  40e478:	mul	x11, x13, x11
  40e47c:	add	x10, x10, x11
  40e480:	str	x8, [x10]
  40e484:	b	40e300 <sqrt@plt+0xc890>
  40e488:	b	40e61c <sqrt@plt+0xcbac>
  40e48c:	ldur	x1, [x29, #-88]
  40e490:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40e494:	add	x0, x0, #0x4e
  40e498:	bl	401930 <strcmp@plt>
  40e49c:	cbnz	w0, 40e4b4 <sqrt@plt+0xca44>
  40e4a0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4a4:	add	x8, x8, #0xc20
  40e4a8:	mov	w9, #0x1                   	// #1
  40e4ac:	str	w9, [x8]
  40e4b0:	b	40e61c <sqrt@plt+0xcbac>
  40e4b4:	ldur	x1, [x29, #-88]
  40e4b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40e4bc:	add	x0, x0, #0x57
  40e4c0:	bl	401930 <strcmp@plt>
  40e4c4:	cbnz	w0, 40e4dc <sqrt@plt+0xca6c>
  40e4c8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4cc:	add	x8, x8, #0xc2c
  40e4d0:	mov	w9, #0x1                   	// #1
  40e4d4:	str	w9, [x8]
  40e4d8:	b	40e61c <sqrt@plt+0xcbac>
  40e4dc:	ldur	x1, [x29, #-88]
  40e4e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40e4e4:	add	x0, x0, #0x70
  40e4e8:	bl	401930 <strcmp@plt>
  40e4ec:	cbnz	w0, 40e504 <sqrt@plt+0xca94>
  40e4f0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4f4:	add	x8, x8, #0xc30
  40e4f8:	mov	w9, #0x1                   	// #1
  40e4fc:	str	w9, [x8]
  40e500:	b	40e61c <sqrt@plt+0xcbac>
  40e504:	ldur	x1, [x29, #-88]
  40e508:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  40e50c:	add	x0, x0, #0x78
  40e510:	bl	401930 <strcmp@plt>
  40e514:	cbnz	w0, 40e588 <sqrt@plt+0xcb18>
  40e518:	mov	x8, xzr
  40e51c:	mov	x0, x8
  40e520:	ldr	x1, [sp, #184]
  40e524:	bl	4017c0 <strtok@plt>
  40e528:	stur	x0, [x29, #-88]
  40e52c:	ldur	x8, [x29, #-88]
  40e530:	cbnz	x8, 40e564 <sqrt@plt+0xcaf4>
  40e534:	sub	x0, x29, #0x40
  40e538:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e53c:	add	x1, x1, #0x88
  40e540:	ldr	x2, [sp, #160]
  40e544:	ldr	x3, [sp, #160]
  40e548:	ldr	x4, [sp, #160]
  40e54c:	bl	40a580 <sqrt@plt+0x8b10>
  40e550:	b	40e554 <sqrt@plt+0xcae4>
  40e554:	stur	wzr, [x29, #-4]
  40e558:	mov	w8, #0x1                   	// #1
  40e55c:	stur	w8, [x29, #-124]
  40e560:	b	40e7ec <sqrt@plt+0xcd7c>
  40e564:	ldur	x0, [x29, #-88]
  40e568:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  40e56c:	str	x0, [sp, #32]
  40e570:	b	40e574 <sqrt@plt+0xcb04>
  40e574:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e578:	add	x8, x8, #0xc38
  40e57c:	ldr	x9, [sp, #32]
  40e580:	str	x9, [x8]
  40e584:	b	40e61c <sqrt@plt+0xcbac>
  40e588:	ldur	x1, [x29, #-88]
  40e58c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  40e590:	add	x0, x0, #0xcf6
  40e594:	bl	401930 <strcmp@plt>
  40e598:	cbnz	w0, 40e5a0 <sqrt@plt+0xcb30>
  40e59c:	b	40e620 <sqrt@plt+0xcbb0>
  40e5a0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e5a4:	add	x8, x8, #0xc60
  40e5a8:	ldr	x8, [x8]
  40e5ac:	cbz	x8, 40e61c <sqrt@plt+0xcbac>
  40e5b0:	ldur	x8, [x29, #-88]
  40e5b4:	str	x8, [sp, #200]
  40e5b8:	mov	x8, xzr
  40e5bc:	mov	x0, x8
  40e5c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e5c4:	add	x1, x1, #0x2c8
  40e5c8:	bl	4017c0 <strtok@plt>
  40e5cc:	stur	x0, [x29, #-88]
  40e5d0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e5d4:	add	x8, x8, #0xc60
  40e5d8:	ldr	x8, [x8]
  40e5dc:	ldr	x0, [sp, #200]
  40e5e0:	ldur	x9, [x29, #-88]
  40e5e4:	str	x0, [sp, #24]
  40e5e8:	mov	x0, x9
  40e5ec:	str	x8, [sp, #16]
  40e5f0:	bl	40d534 <sqrt@plt+0xbac4>
  40e5f4:	str	x0, [sp, #8]
  40e5f8:	b	40e5fc <sqrt@plt+0xcb8c>
  40e5fc:	sub	x8, x29, #0x40
  40e600:	ldr	x2, [x8, #8]
  40e604:	ldur	w3, [x29, #-48]
  40e608:	ldr	x0, [sp, #24]
  40e60c:	ldr	x1, [sp, #8]
  40e610:	ldr	x8, [sp, #16]
  40e614:	blr	x8
  40e618:	b	40e61c <sqrt@plt+0xcbac>
  40e61c:	b	40d998 <sqrt@plt+0xbf28>
  40e620:	ldr	x8, [sp, #192]
  40e624:	ldr	w9, [x8]
  40e628:	cbnz	w9, 40e65c <sqrt@plt+0xcbec>
  40e62c:	sub	x0, x29, #0x40
  40e630:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e634:	add	x1, x1, #0xb5
  40e638:	ldr	x2, [sp, #160]
  40e63c:	ldr	x3, [sp, #160]
  40e640:	ldr	x4, [sp, #160]
  40e644:	bl	40a580 <sqrt@plt+0x8b10>
  40e648:	b	40e64c <sqrt@plt+0xcbdc>
  40e64c:	stur	wzr, [x29, #-4]
  40e650:	mov	w8, #0x1                   	// #1
  40e654:	stur	w8, [x29, #-124]
  40e658:	b	40e7ec <sqrt@plt+0xcd7c>
  40e65c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e660:	add	x8, x8, #0xc04
  40e664:	ldr	w9, [x8]
  40e668:	cbnz	w9, 40e69c <sqrt@plt+0xcc2c>
  40e66c:	sub	x0, x29, #0x40
  40e670:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e674:	add	x1, x1, #0xcb
  40e678:	ldr	x2, [sp, #160]
  40e67c:	ldr	x3, [sp, #160]
  40e680:	ldr	x4, [sp, #160]
  40e684:	bl	40a580 <sqrt@plt+0x8b10>
  40e688:	b	40e68c <sqrt@plt+0xcc1c>
  40e68c:	stur	wzr, [x29, #-4]
  40e690:	mov	w8, #0x1                   	// #1
  40e694:	stur	w8, [x29, #-124]
  40e698:	b	40e7ec <sqrt@plt+0xcd7c>
  40e69c:	ldr	x8, [sp, #176]
  40e6a0:	ldr	x9, [x8]
  40e6a4:	cbnz	x9, 40e6d8 <sqrt@plt+0xcc68>
  40e6a8:	sub	x0, x29, #0x40
  40e6ac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e6b0:	add	x1, x1, #0xe7
  40e6b4:	ldr	x2, [sp, #160]
  40e6b8:	ldr	x3, [sp, #160]
  40e6bc:	ldr	x4, [sp, #160]
  40e6c0:	bl	40a580 <sqrt@plt+0x8b10>
  40e6c4:	b	40e6c8 <sqrt@plt+0xcc58>
  40e6c8:	stur	wzr, [x29, #-4]
  40e6cc:	mov	w8, #0x1                   	// #1
  40e6d0:	stur	w8, [x29, #-124]
  40e6d4:	b	40e7ec <sqrt@plt+0xcd7c>
  40e6d8:	ldr	x8, [sp, #168]
  40e6dc:	ldr	x9, [x8]
  40e6e0:	cbnz	x9, 40e714 <sqrt@plt+0xcca4>
  40e6e4:	sub	x0, x29, #0x40
  40e6e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e6ec:	add	x1, x1, #0xff
  40e6f0:	ldr	x2, [sp, #160]
  40e6f4:	ldr	x3, [sp, #160]
  40e6f8:	ldr	x4, [sp, #160]
  40e6fc:	bl	40a580 <sqrt@plt+0x8b10>
  40e700:	b	40e704 <sqrt@plt+0xcc94>
  40e704:	stur	wzr, [x29, #-4]
  40e708:	mov	w8, #0x1                   	// #1
  40e70c:	stur	w8, [x29, #-124]
  40e710:	b	40e7ec <sqrt@plt+0xcd7c>
  40e714:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40e718:	add	x8, x8, #0x410
  40e71c:	ldr	w9, [x8]
  40e720:	cmp	w9, #0x1
  40e724:	b.ge	40e758 <sqrt@plt+0xcce8>  // b.tcont
  40e728:	sub	x0, x29, #0x40
  40e72c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e730:	add	x1, x1, #0x117
  40e734:	ldr	x2, [sp, #160]
  40e738:	ldr	x3, [sp, #160]
  40e73c:	ldr	x4, [sp, #160]
  40e740:	bl	40a580 <sqrt@plt+0x8b10>
  40e744:	b	40e748 <sqrt@plt+0xccd8>
  40e748:	stur	wzr, [x29, #-4]
  40e74c:	mov	w8, #0x1                   	// #1
  40e750:	stur	w8, [x29, #-124]
  40e754:	b	40e7ec <sqrt@plt+0xcd7c>
  40e758:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40e75c:	add	x8, x8, #0x408
  40e760:	ldr	w9, [x8]
  40e764:	cmp	w9, #0x1
  40e768:	b.ge	40e79c <sqrt@plt+0xcd2c>  // b.tcont
  40e76c:	sub	x0, x29, #0x40
  40e770:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e774:	add	x1, x1, #0x12d
  40e778:	ldr	x2, [sp, #160]
  40e77c:	ldr	x3, [sp, #160]
  40e780:	ldr	x4, [sp, #160]
  40e784:	bl	40a580 <sqrt@plt+0x8b10>
  40e788:	b	40e78c <sqrt@plt+0xcd1c>
  40e78c:	stur	wzr, [x29, #-4]
  40e790:	mov	w8, #0x1                   	// #1
  40e794:	stur	w8, [x29, #-124]
  40e798:	b	40e7ec <sqrt@plt+0xcd7c>
  40e79c:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  40e7a0:	add	x8, x8, #0x40c
  40e7a4:	ldr	w9, [x8]
  40e7a8:	cmp	w9, #0x1
  40e7ac:	b.ge	40e7e0 <sqrt@plt+0xcd70>  // b.tcont
  40e7b0:	sub	x0, x29, #0x40
  40e7b4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40e7b8:	add	x1, x1, #0x13d
  40e7bc:	ldr	x2, [sp, #160]
  40e7c0:	ldr	x3, [sp, #160]
  40e7c4:	ldr	x4, [sp, #160]
  40e7c8:	bl	40a580 <sqrt@plt+0x8b10>
  40e7cc:	b	40e7d0 <sqrt@plt+0xcd60>
  40e7d0:	stur	wzr, [x29, #-4]
  40e7d4:	mov	w8, #0x1                   	// #1
  40e7d8:	stur	w8, [x29, #-124]
  40e7dc:	b	40e7ec <sqrt@plt+0xcd7c>
  40e7e0:	mov	w8, #0x1                   	// #1
  40e7e4:	stur	w8, [x29, #-4]
  40e7e8:	stur	w8, [x29, #-124]
  40e7ec:	sub	x0, x29, #0x40
  40e7f0:	adrp	x8, 40a000 <sqrt@plt+0x8590>
  40e7f4:	add	x8, x8, #0x300
  40e7f8:	blr	x8
  40e7fc:	ldur	w0, [x29, #-4]
  40e800:	add	sp, sp, #0x1f0
  40e804:	ldr	x28, [sp, #16]
  40e808:	ldp	x29, x30, [sp], #32
  40e80c:	ret
  40e810:	ldur	x0, [x29, #-72]
  40e814:	bl	401a00 <_Unwind_Resume@plt>
  40e818:	sub	sp, sp, #0x30
  40e81c:	str	x0, [sp, #40]
  40e820:	str	x1, [sp, #32]
  40e824:	str	x2, [sp, #24]
  40e828:	str	x3, [sp, #16]
  40e82c:	str	w4, [sp, #12]
  40e830:	add	sp, sp, #0x30
  40e834:	ret
  40e838:	sub	sp, sp, #0x10
  40e83c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e840:	add	x8, x8, #0xc60
  40e844:	str	x0, [sp, #8]
  40e848:	ldr	x9, [x8]
  40e84c:	str	x9, [sp]
  40e850:	ldr	x9, [sp, #8]
  40e854:	str	x9, [x8]
  40e858:	ldr	x0, [sp]
  40e85c:	add	sp, sp, #0x10
  40e860:	ret
  40e864:	sub	sp, sp, #0x10
  40e868:	str	w0, [sp, #12]
  40e86c:	ldr	w8, [sp, #12]
  40e870:	cmp	w8, #0x0
  40e874:	cset	w8, lt  // lt = tstop
  40e878:	mov	w9, #0x0                   	// #0
  40e87c:	str	w9, [sp, #8]
  40e880:	tbnz	w8, #0, 40e8a4 <sqrt@plt+0xce34>
  40e884:	ldrsw	x8, [sp, #12]
  40e888:	adrp	x9, 42b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e88c:	add	x9, x9, #0xf20
  40e890:	add	x8, x9, x8
  40e894:	ldrb	w10, [x8]
  40e898:	cmp	w10, #0x0
  40e89c:	cset	w10, ne  // ne = any
  40e8a0:	str	w10, [sp, #8]
  40e8a4:	ldr	w8, [sp, #8]
  40e8a8:	and	w0, w8, #0x1
  40e8ac:	add	sp, sp, #0x10
  40e8b0:	ret
  40e8b4:	sub	sp, sp, #0x10
  40e8b8:	str	x0, [sp, #8]
  40e8bc:	ldr	x8, [sp, #8]
  40e8c0:	ldr	w0, [x8]
  40e8c4:	add	sp, sp, #0x10
  40e8c8:	ret
  40e8cc:	sub	sp, sp, #0x10
  40e8d0:	str	x0, [sp, #8]
  40e8d4:	ldr	x8, [sp, #8]
  40e8d8:	ldr	w0, [x8, #4]
  40e8dc:	add	sp, sp, #0x10
  40e8e0:	ret
  40e8e4:	sub	sp, sp, #0x40
  40e8e8:	stp	x29, x30, [sp, #48]
  40e8ec:	add	x29, sp, #0x30
  40e8f0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40e8f4:	add	x8, x8, #0xc04
  40e8f8:	stur	x0, [x29, #-16]
  40e8fc:	stur	w1, [x29, #-20]
  40e900:	str	w2, [sp, #24]
  40e904:	ldur	x9, [x29, #-16]
  40e908:	ldr	w10, [x9, #56]
  40e90c:	str	x8, [sp, #16]
  40e910:	str	x9, [sp, #8]
  40e914:	cbz	w10, 40e93c <sqrt@plt+0xcecc>
  40e918:	ldur	w0, [x29, #-20]
  40e91c:	ldr	w1, [sp, #24]
  40e920:	ldr	x8, [sp, #16]
  40e924:	ldr	w2, [x8]
  40e928:	ldr	x9, [sp, #8]
  40e92c:	ldr	w3, [x9, #56]
  40e930:	bl	40d610 <sqrt@plt+0xbba0>
  40e934:	stur	w0, [x29, #-4]
  40e938:	b	40e97c <sqrt@plt+0xcf0c>
  40e93c:	ldr	w8, [sp, #24]
  40e940:	ldr	x9, [sp, #16]
  40e944:	ldr	w10, [x9]
  40e948:	cmp	w8, w10
  40e94c:	b.ne	40e95c <sqrt@plt+0xceec>  // b.any
  40e950:	ldur	w8, [x29, #-20]
  40e954:	str	w8, [sp, #4]
  40e958:	b	40e974 <sqrt@plt+0xcf04>
  40e95c:	ldur	w0, [x29, #-20]
  40e960:	ldr	w1, [sp, #24]
  40e964:	ldr	x8, [sp, #16]
  40e968:	ldr	w2, [x8]
  40e96c:	bl	40d750 <sqrt@plt+0xbce0>
  40e970:	str	w0, [sp, #4]
  40e974:	ldr	w8, [sp, #4]
  40e978:	stur	w8, [x29, #-4]
  40e97c:	ldur	w0, [x29, #-4]
  40e980:	ldp	x29, x30, [sp, #48]
  40e984:	add	sp, sp, #0x40
  40e988:	ret
  40e98c:	sub	sp, sp, #0x30
  40e990:	stp	x29, x30, [sp, #32]
  40e994:	add	x29, sp, #0x20
  40e998:	mov	w8, #0x1f7                 	// #503
  40e99c:	stur	x0, [x29, #-8]
  40e9a0:	str	x1, [sp, #16]
  40e9a4:	ldur	x0, [x29, #-8]
  40e9a8:	str	w8, [sp, #8]
  40e9ac:	bl	40e8b4 <sqrt@plt+0xce44>
  40e9b0:	ldr	x9, [sp, #16]
  40e9b4:	str	w0, [sp, #4]
  40e9b8:	mov	x0, x9
  40e9bc:	bl	40e8b4 <sqrt@plt+0xce44>
  40e9c0:	ldr	w8, [sp, #4]
  40e9c4:	add	w10, w0, w8, lsl #10
  40e9c8:	ldr	w11, [sp, #8]
  40e9cc:	sdiv	w12, w10, w11
  40e9d0:	mul	w12, w12, w11
  40e9d4:	subs	w10, w10, w12
  40e9d8:	str	w10, [sp, #12]
  40e9dc:	ldr	w10, [sp, #12]
  40e9e0:	cmp	w10, #0x0
  40e9e4:	cset	w10, ge  // ge = tcont
  40e9e8:	tbnz	w10, #0, 40ea00 <sqrt@plt+0xcf90>
  40e9ec:	ldr	w8, [sp, #12]
  40e9f0:	mov	w9, wzr
  40e9f4:	subs	w8, w9, w8
  40e9f8:	str	w8, [sp]
  40e9fc:	b	40ea08 <sqrt@plt+0xcf98>
  40ea00:	ldr	w8, [sp, #12]
  40ea04:	str	w8, [sp]
  40ea08:	ldr	w8, [sp]
  40ea0c:	mov	w0, w8
  40ea10:	ldp	x29, x30, [sp, #32]
  40ea14:	add	sp, sp, #0x30
  40ea18:	ret
  40ea1c:	sub	sp, sp, #0x20
  40ea20:	stp	x29, x30, [sp, #16]
  40ea24:	add	x29, sp, #0x10
  40ea28:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40ea2c:	add	x8, x8, #0xbf0
  40ea30:	str	x0, [sp, #8]
  40ea34:	ldr	x1, [sp, #8]
  40ea38:	mov	x0, x8
  40ea3c:	bl	4133c4 <_ZdlPvm@@Base+0x754>
  40ea40:	ldp	x29, x30, [sp, #16]
  40ea44:	add	sp, sp, #0x20
  40ea48:	ret
  40ea4c:	sub	sp, sp, #0x60
  40ea50:	stp	x29, x30, [sp, #80]
  40ea54:	add	x29, sp, #0x50
  40ea58:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40ea5c:	add	x8, x8, #0x78
  40ea60:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3390>
  40ea64:	add	x9, x9, #0x1f2
  40ea68:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  40ea6c:	add	x10, x10, #0xbf0
  40ea70:	stur	x0, [x29, #-8]
  40ea74:	stur	x1, [x29, #-16]
  40ea78:	ldur	x0, [x29, #-8]
  40ea7c:	str	x8, [sp, #40]
  40ea80:	str	x9, [sp, #32]
  40ea84:	str	x10, [sp, #24]
  40ea88:	bl	401700 <strlen@plt>
  40ea8c:	ldr	x8, [sp, #40]
  40ea90:	ldr	x9, [x8]
  40ea94:	str	x0, [sp, #16]
  40ea98:	mov	x0, x9
  40ea9c:	bl	401700 <strlen@plt>
  40eaa0:	ldr	x8, [sp, #16]
  40eaa4:	add	x9, x8, x0
  40eaa8:	add	x0, x9, #0x5
  40eaac:	bl	4016a0 <_Znam@plt>
  40eab0:	stur	x0, [x29, #-24]
  40eab4:	ldur	x0, [x29, #-24]
  40eab8:	ldr	x8, [sp, #40]
  40eabc:	ldr	x2, [x8]
  40eac0:	ldur	x3, [x29, #-8]
  40eac4:	ldr	x1, [sp, #32]
  40eac8:	bl	4017d0 <sprintf@plt>
  40eacc:	ldur	x1, [x29, #-24]
  40ead0:	ldur	x2, [x29, #-16]
  40ead4:	ldr	x8, [sp, #24]
  40ead8:	mov	x0, x8
  40eadc:	bl	413564 <_ZdlPvm@@Base+0x8f4>
  40eae0:	stur	x0, [x29, #-32]
  40eae4:	ldur	x8, [x29, #-24]
  40eae8:	str	x8, [sp, #8]
  40eaec:	cbz	x8, 40eaf8 <sqrt@plt+0xd088>
  40eaf0:	ldr	x0, [sp, #8]
  40eaf4:	bl	4018f0 <_ZdaPv@plt>
  40eaf8:	ldur	x0, [x29, #-32]
  40eafc:	ldp	x29, x30, [sp, #80]
  40eb00:	add	sp, sp, #0x60
  40eb04:	ret
  40eb08:	sub	sp, sp, #0x40
  40eb0c:	str	x0, [sp, #48]
  40eb10:	str	x1, [sp, #40]
  40eb14:	ldr	x8, [sp, #48]
  40eb18:	ldr	w9, [x8]
  40eb1c:	ldr	x8, [sp, #48]
  40eb20:	ldr	w10, [x8, #8]
  40eb24:	add	w9, w9, w10
  40eb28:	scvtf	d0, w9
  40eb2c:	str	d0, [sp, #32]
  40eb30:	ldr	x8, [sp, #48]
  40eb34:	ldr	w9, [x8, #4]
  40eb38:	ldr	x8, [sp, #48]
  40eb3c:	ldr	w10, [x8, #12]
  40eb40:	add	w9, w9, w10
  40eb44:	scvtf	d0, w9
  40eb48:	str	d0, [sp, #24]
  40eb4c:	ldr	d0, [sp, #32]
  40eb50:	ldr	d1, [sp, #32]
  40eb54:	fmul	d0, d0, d1
  40eb58:	ldr	d1, [sp, #24]
  40eb5c:	ldr	d2, [sp, #24]
  40eb60:	fmul	d1, d1, d2
  40eb64:	fadd	d0, d0, d1
  40eb68:	str	d0, [sp, #16]
  40eb6c:	ldr	d0, [sp, #16]
  40eb70:	fcmp	d0, #0.0
  40eb74:	cset	w9, ne  // ne = any
  40eb78:	tbnz	w9, #0, 40eb80 <sqrt@plt+0xd110>
  40eb7c:	b	40ec24 <sqrt@plt+0xd1b4>
  40eb80:	ldr	x8, [sp, #48]
  40eb84:	ldr	w9, [x8]
  40eb88:	scvtf	d0, w9
  40eb8c:	ldr	x8, [sp, #40]
  40eb90:	str	d0, [x8]
  40eb94:	ldr	x8, [sp, #48]
  40eb98:	ldr	w9, [x8, #4]
  40eb9c:	scvtf	d0, w9
  40eba0:	ldr	x8, [sp, #40]
  40eba4:	str	d0, [x8, #8]
  40eba8:	ldr	x8, [sp, #40]
  40ebac:	ldr	d0, [x8]
  40ebb0:	ldr	d1, [sp, #32]
  40ebb4:	fmul	d0, d0, d1
  40ebb8:	ldr	x8, [sp, #40]
  40ebbc:	ldr	d1, [x8, #8]
  40ebc0:	ldr	d2, [sp, #24]
  40ebc4:	fmul	d1, d1, d2
  40ebc8:	fadd	d0, d0, d1
  40ebcc:	ldr	d1, [sp, #16]
  40ebd0:	fdiv	d0, d0, d1
  40ebd4:	fmov	d1, #5.000000000000000000e-01
  40ebd8:	fsub	d0, d1, d0
  40ebdc:	str	d0, [sp, #8]
  40ebe0:	ldr	d0, [sp, #8]
  40ebe4:	ldr	d1, [sp, #32]
  40ebe8:	fmul	d0, d0, d1
  40ebec:	ldr	x8, [sp, #40]
  40ebf0:	ldr	d1, [x8]
  40ebf4:	fadd	d0, d1, d0
  40ebf8:	str	d0, [x8]
  40ebfc:	ldr	d0, [sp, #8]
  40ec00:	ldr	d1, [sp, #24]
  40ec04:	fmul	d0, d0, d1
  40ec08:	ldr	x8, [sp, #40]
  40ec0c:	ldr	d1, [x8, #8]
  40ec10:	fadd	d0, d1, d0
  40ec14:	str	d0, [x8, #8]
  40ec18:	mov	w9, #0x1                   	// #1
  40ec1c:	str	w9, [sp, #60]
  40ec20:	b	40ec28 <sqrt@plt+0xd1b8>
  40ec24:	str	wzr, [sp, #60]
  40ec28:	ldr	w0, [sp, #60]
  40ec2c:	add	sp, sp, #0x40
  40ec30:	ret
  40ec34:	sub	sp, sp, #0x90
  40ec38:	stp	x29, x30, [sp, #128]
  40ec3c:	add	x29, sp, #0x80
  40ec40:	ldr	x8, [x29, #16]
  40ec44:	ldr	x9, [x29, #24]
  40ec48:	stur	w0, [x29, #-4]
  40ec4c:	stur	w1, [x29, #-8]
  40ec50:	stur	w2, [x29, #-12]
  40ec54:	stur	w3, [x29, #-16]
  40ec58:	stur	w4, [x29, #-20]
  40ec5c:	stur	w5, [x29, #-24]
  40ec60:	stur	d0, [x29, #-32]
  40ec64:	stur	d1, [x29, #-40]
  40ec68:	stur	x6, [x29, #-48]
  40ec6c:	stur	x7, [x29, #-56]
  40ec70:	str	x8, [sp, #64]
  40ec74:	str	x9, [sp, #56]
  40ec78:	ldur	d0, [x29, #-32]
  40ec7c:	ldur	d1, [x29, #-32]
  40ec80:	fmul	d0, d0, d1
  40ec84:	ldur	d1, [x29, #-40]
  40ec88:	ldur	d2, [x29, #-40]
  40ec8c:	fmul	d1, d1, d2
  40ec90:	fadd	d0, d0, d1
  40ec94:	bl	401a70 <sqrt@plt>
  40ec98:	fcvtzs	w10, d0
  40ec9c:	str	w10, [sp, #52]
  40eca0:	ldur	w10, [x29, #-4]
  40eca4:	ldur	w11, [x29, #-12]
  40eca8:	add	w10, w10, w11
  40ecac:	str	w10, [sp, #48]
  40ecb0:	ldur	w10, [x29, #-8]
  40ecb4:	ldur	w11, [x29, #-16]
  40ecb8:	add	w10, w10, w11
  40ecbc:	str	w10, [sp, #44]
  40ecc0:	ldr	w10, [sp, #48]
  40ecc4:	ldur	w11, [x29, #-20]
  40ecc8:	add	w10, w10, w11
  40eccc:	str	w10, [sp, #40]
  40ecd0:	ldr	w10, [sp, #44]
  40ecd4:	ldur	w11, [x29, #-24]
  40ecd8:	add	w10, w10, w11
  40ecdc:	str	w10, [sp, #36]
  40ece0:	ldr	w10, [sp, #40]
  40ece4:	ldr	w11, [sp, #48]
  40ece8:	subs	w10, w10, w11
  40ecec:	str	w10, [sp, #32]
  40ecf0:	ldr	w10, [sp, #36]
  40ecf4:	ldr	w11, [sp, #44]
  40ecf8:	subs	w10, w10, w11
  40ecfc:	str	w10, [sp, #28]
  40ed00:	ldur	w10, [x29, #-4]
  40ed04:	ldr	w11, [sp, #48]
  40ed08:	subs	w10, w10, w11
  40ed0c:	str	w10, [sp, #24]
  40ed10:	ldur	w10, [x29, #-8]
  40ed14:	ldr	w11, [sp, #44]
  40ed18:	subs	w10, w10, w11
  40ed1c:	str	w10, [sp, #20]
  40ed20:	ldr	w10, [sp, #32]
  40ed24:	ldur	x8, [x29, #-56]
  40ed28:	str	w10, [x8]
  40ed2c:	ldur	x8, [x29, #-48]
  40ed30:	str	w10, [x8]
  40ed34:	ldr	w10, [sp, #28]
  40ed38:	ldr	x8, [sp, #56]
  40ed3c:	str	w10, [x8]
  40ed40:	ldr	x8, [sp, #64]
  40ed44:	str	w10, [x8]
  40ed48:	ldr	w10, [sp, #24]
  40ed4c:	ldur	x8, [x29, #-56]
  40ed50:	ldr	w11, [x8]
  40ed54:	cmp	w10, w11
  40ed58:	b.le	40ed6c <sqrt@plt+0xd2fc>
  40ed5c:	ldr	w8, [sp, #24]
  40ed60:	ldur	x9, [x29, #-56]
  40ed64:	str	w8, [x9]
  40ed68:	b	40ed8c <sqrt@plt+0xd31c>
  40ed6c:	ldr	w8, [sp, #24]
  40ed70:	ldur	x9, [x29, #-48]
  40ed74:	ldr	w10, [x9]
  40ed78:	cmp	w8, w10
  40ed7c:	b.ge	40ed8c <sqrt@plt+0xd31c>  // b.tcont
  40ed80:	ldr	w8, [sp, #24]
  40ed84:	ldur	x9, [x29, #-48]
  40ed88:	str	w8, [x9]
  40ed8c:	ldr	w8, [sp, #20]
  40ed90:	ldr	x9, [sp, #56]
  40ed94:	ldr	w10, [x9]
  40ed98:	cmp	w8, w10
  40ed9c:	b.le	40edb0 <sqrt@plt+0xd340>
  40eda0:	ldr	w8, [sp, #20]
  40eda4:	ldr	x9, [sp, #56]
  40eda8:	str	w8, [x9]
  40edac:	b	40edd0 <sqrt@plt+0xd360>
  40edb0:	ldr	w8, [sp, #20]
  40edb4:	ldr	x9, [sp, #64]
  40edb8:	ldr	w10, [x9]
  40edbc:	cmp	w8, w10
  40edc0:	b.ge	40edd0 <sqrt@plt+0xd360>  // b.tcont
  40edc4:	ldr	w8, [sp, #20]
  40edc8:	ldr	x9, [sp, #64]
  40edcc:	str	w8, [x9]
  40edd0:	ldr	w8, [sp, #32]
  40edd4:	cmp	w8, #0x0
  40edd8:	cset	w8, lt  // lt = tstop
  40eddc:	tbnz	w8, #0, 40edfc <sqrt@plt+0xd38c>
  40ede0:	ldr	w8, [sp, #28]
  40ede4:	mov	w9, wzr
  40ede8:	mov	w10, #0x3                   	// #3
  40edec:	cmp	w8, #0x0
  40edf0:	csel	w8, w9, w10, ge  // ge = tcont
  40edf4:	str	w8, [sp, #16]
  40edf8:	b	40ee14 <sqrt@plt+0xd3a4>
  40edfc:	ldr	w8, [sp, #28]
  40ee00:	mov	w9, #0x2                   	// #2
  40ee04:	mov	w10, #0x1                   	// #1
  40ee08:	cmp	w8, #0x0
  40ee0c:	csel	w8, w10, w9, ge  // ge = tcont
  40ee10:	str	w8, [sp, #16]
  40ee14:	ldr	w8, [sp, #24]
  40ee18:	cmp	w8, #0x0
  40ee1c:	cset	w8, lt  // lt = tstop
  40ee20:	tbnz	w8, #0, 40ee40 <sqrt@plt+0xd3d0>
  40ee24:	ldr	w8, [sp, #20]
  40ee28:	mov	w9, wzr
  40ee2c:	mov	w10, #0x3                   	// #3
  40ee30:	cmp	w8, #0x0
  40ee34:	csel	w8, w9, w10, ge  // ge = tcont
  40ee38:	str	w8, [sp, #12]
  40ee3c:	b	40ee58 <sqrt@plt+0xd3e8>
  40ee40:	ldr	w8, [sp, #20]
  40ee44:	mov	w9, #0x2                   	// #2
  40ee48:	mov	w10, #0x1                   	// #1
  40ee4c:	cmp	w8, #0x0
  40ee50:	csel	w8, w10, w9, ge  // ge = tcont
  40ee54:	str	w8, [sp, #12]
  40ee58:	ldr	w8, [sp, #16]
  40ee5c:	ldr	w9, [sp, #12]
  40ee60:	cmp	w8, w9
  40ee64:	b.gt	40eeb0 <sqrt@plt+0xd440>
  40ee68:	ldr	w8, [sp, #16]
  40ee6c:	ldr	w9, [sp, #12]
  40ee70:	cmp	w8, w9
  40ee74:	b.ne	40eebc <sqrt@plt+0xd44c>  // b.any
  40ee78:	ldr	w8, [sp, #32]
  40ee7c:	scvtf	d0, w8
  40ee80:	ldr	w8, [sp, #20]
  40ee84:	scvtf	d1, w8
  40ee88:	fmul	d0, d0, d1
  40ee8c:	ldr	w8, [sp, #24]
  40ee90:	scvtf	d1, w8
  40ee94:	ldr	w8, [sp, #28]
  40ee98:	scvtf	d2, w8
  40ee9c:	fmul	d1, d1, d2
  40eea0:	fcmp	d0, d1
  40eea4:	cset	w8, mi  // mi = first
  40eea8:	tbnz	w8, #0, 40eeb0 <sqrt@plt+0xd440>
  40eeac:	b	40eebc <sqrt@plt+0xd44c>
  40eeb0:	ldr	w8, [sp, #12]
  40eeb4:	add	w8, w8, #0x4
  40eeb8:	str	w8, [sp, #12]
  40eebc:	ldr	w8, [sp, #16]
  40eec0:	str	w8, [sp, #8]
  40eec4:	ldr	w8, [sp, #8]
  40eec8:	ldr	w9, [sp, #12]
  40eecc:	cmp	w8, w9
  40eed0:	b.ge	40ef74 <sqrt@plt+0xd504>  // b.tcont
  40eed4:	ldr	w8, [sp, #8]
  40eed8:	mov	w9, #0x4                   	// #4
  40eedc:	sdiv	w10, w8, w9
  40eee0:	mul	w9, w10, w9
  40eee4:	subs	w8, w8, w9
  40eee8:	subs	w8, w8, #0x0
  40eeec:	mov	w11, w8
  40eef0:	ubfx	x11, x11, #0, #32
  40eef4:	cmp	x11, #0x3
  40eef8:	str	x11, [sp]
  40eefc:	b.hi	40ef64 <sqrt@plt+0xd4f4>  // b.pmore
  40ef00:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3390>
  40ef04:	add	x8, x8, #0x1fc
  40ef08:	ldr	x11, [sp]
  40ef0c:	ldrsw	x10, [x8, x11, lsl #2]
  40ef10:	add	x9, x8, x10
  40ef14:	br	x9
  40ef18:	ldr	w8, [sp, #52]
  40ef1c:	ldr	x9, [sp, #56]
  40ef20:	str	w8, [x9]
  40ef24:	b	40ef64 <sqrt@plt+0xd4f4>
  40ef28:	ldr	w8, [sp, #52]
  40ef2c:	mov	w9, wzr
  40ef30:	subs	w8, w9, w8
  40ef34:	ldur	x10, [x29, #-48]
  40ef38:	str	w8, [x10]
  40ef3c:	b	40ef64 <sqrt@plt+0xd4f4>
  40ef40:	ldr	w8, [sp, #52]
  40ef44:	mov	w9, wzr
  40ef48:	subs	w8, w9, w8
  40ef4c:	ldr	x10, [sp, #64]
  40ef50:	str	w8, [x10]
  40ef54:	b	40ef64 <sqrt@plt+0xd4f4>
  40ef58:	ldr	w8, [sp, #52]
  40ef5c:	ldur	x9, [x29, #-56]
  40ef60:	str	w8, [x9]
  40ef64:	ldr	w8, [sp, #8]
  40ef68:	add	w8, w8, #0x1
  40ef6c:	str	w8, [sp, #8]
  40ef70:	b	40eec4 <sqrt@plt+0xd454>
  40ef74:	ldr	w8, [sp, #48]
  40ef78:	ldur	x9, [x29, #-48]
  40ef7c:	ldr	w10, [x9]
  40ef80:	add	w8, w10, w8
  40ef84:	str	w8, [x9]
  40ef88:	ldr	w8, [sp, #48]
  40ef8c:	ldur	x9, [x29, #-56]
  40ef90:	ldr	w10, [x9]
  40ef94:	add	w8, w10, w8
  40ef98:	str	w8, [x9]
  40ef9c:	ldr	w8, [sp, #44]
  40efa0:	ldr	x9, [sp, #64]
  40efa4:	ldr	w10, [x9]
  40efa8:	add	w8, w10, w8
  40efac:	str	w8, [x9]
  40efb0:	ldr	w8, [sp, #44]
  40efb4:	ldr	x9, [sp, #56]
  40efb8:	ldr	w10, [x9]
  40efbc:	add	w8, w10, w8
  40efc0:	str	w8, [x9]
  40efc4:	ldp	x29, x30, [sp, #128]
  40efc8:	add	sp, sp, #0x90
  40efcc:	ret
  40efd0:	sub	sp, sp, #0xe0
  40efd4:	stp	x29, x30, [sp, #208]
  40efd8:	add	x29, sp, #0xd0
  40efdc:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40efe0:	add	x8, x8, #0x48
  40efe4:	stur	w0, [x29, #-8]
  40efe8:	stur	x1, [x29, #-16]
  40efec:	stur	x2, [x29, #-24]
  40eff0:	stur	x3, [x29, #-32]
  40eff4:	stur	x4, [x29, #-40]
  40eff8:	stur	w5, [x29, #-44]
  40effc:	stur	w6, [x29, #-48]
  40f000:	stur	x7, [x29, #-56]
  40f004:	ldur	x9, [x29, #-56]
  40f008:	ldr	w10, [x9, #4]
  40f00c:	stur	w10, [x29, #-60]
  40f010:	ldur	x9, [x29, #-24]
  40f014:	ldrb	w10, [x9]
  40f018:	cmp	w10, #0x3a
  40f01c:	str	x8, [sp, #40]
  40f020:	b.ne	40f028 <sqrt@plt+0xd5b8>  // b.any
  40f024:	stur	wzr, [x29, #-60]
  40f028:	ldur	w8, [x29, #-8]
  40f02c:	cmp	w8, #0x1
  40f030:	b.ge	40f040 <sqrt@plt+0xd5d0>  // b.tcont
  40f034:	mov	w8, #0xffffffff            	// #-1
  40f038:	stur	w8, [x29, #-4]
  40f03c:	b	410188 <sqrt@plt+0xe718>
  40f040:	ldur	x8, [x29, #-56]
  40f044:	mov	x9, xzr
  40f048:	str	x9, [x8, #16]
  40f04c:	ldur	x8, [x29, #-56]
  40f050:	ldr	w10, [x8]
  40f054:	cbz	w10, 40f064 <sqrt@plt+0xd5f4>
  40f058:	ldur	x8, [x29, #-56]
  40f05c:	ldr	w9, [x8, #24]
  40f060:	cbnz	w9, 40f0a4 <sqrt@plt+0xd634>
  40f064:	ldur	x8, [x29, #-56]
  40f068:	ldr	w9, [x8]
  40f06c:	cbnz	w9, 40f07c <sqrt@plt+0xd60c>
  40f070:	ldur	x8, [x29, #-56]
  40f074:	mov	w9, #0x1                   	// #1
  40f078:	str	w9, [x8]
  40f07c:	ldur	w0, [x29, #-8]
  40f080:	ldur	x1, [x29, #-16]
  40f084:	ldur	x2, [x29, #-24]
  40f088:	ldur	w3, [x29, #-48]
  40f08c:	ldur	x4, [x29, #-56]
  40f090:	bl	410198 <sqrt@plt+0xe728>
  40f094:	stur	x0, [x29, #-24]
  40f098:	ldur	x8, [x29, #-56]
  40f09c:	mov	w9, #0x1                   	// #1
  40f0a0:	str	w9, [x8, #24]
  40f0a4:	ldur	x8, [x29, #-56]
  40f0a8:	ldr	x8, [x8, #32]
  40f0ac:	cbz	x8, 40f0c0 <sqrt@plt+0xd650>
  40f0b0:	ldur	x8, [x29, #-56]
  40f0b4:	ldr	x8, [x8, #32]
  40f0b8:	ldrb	w9, [x8]
  40f0bc:	cbnz	w9, 40f470 <sqrt@plt+0xda00>
  40f0c0:	ldur	x8, [x29, #-56]
  40f0c4:	ldr	w9, [x8, #52]
  40f0c8:	ldur	x8, [x29, #-56]
  40f0cc:	ldr	w10, [x8]
  40f0d0:	cmp	w9, w10
  40f0d4:	b.le	40f0e8 <sqrt@plt+0xd678>
  40f0d8:	ldur	x8, [x29, #-56]
  40f0dc:	ldr	w9, [x8]
  40f0e0:	ldur	x8, [x29, #-56]
  40f0e4:	str	w9, [x8, #52]
  40f0e8:	ldur	x8, [x29, #-56]
  40f0ec:	ldr	w9, [x8, #48]
  40f0f0:	ldur	x8, [x29, #-56]
  40f0f4:	ldr	w10, [x8]
  40f0f8:	cmp	w9, w10
  40f0fc:	b.le	40f110 <sqrt@plt+0xd6a0>
  40f100:	ldur	x8, [x29, #-56]
  40f104:	ldr	w9, [x8]
  40f108:	ldur	x8, [x29, #-56]
  40f10c:	str	w9, [x8, #48]
  40f110:	ldur	x8, [x29, #-56]
  40f114:	ldr	w9, [x8, #40]
  40f118:	cmp	w9, #0x1
  40f11c:	b.ne	40f238 <sqrt@plt+0xd7c8>  // b.any
  40f120:	ldur	x8, [x29, #-56]
  40f124:	ldr	w9, [x8, #48]
  40f128:	ldur	x8, [x29, #-56]
  40f12c:	ldr	w10, [x8, #52]
  40f130:	cmp	w9, w10
  40f134:	b.eq	40f160 <sqrt@plt+0xd6f0>  // b.none
  40f138:	ldur	x8, [x29, #-56]
  40f13c:	ldr	w9, [x8, #52]
  40f140:	ldur	x8, [x29, #-56]
  40f144:	ldr	w10, [x8]
  40f148:	cmp	w9, w10
  40f14c:	b.eq	40f160 <sqrt@plt+0xd6f0>  // b.none
  40f150:	ldur	x0, [x29, #-16]
  40f154:	ldur	x1, [x29, #-56]
  40f158:	bl	4102a8 <sqrt@plt+0xe838>
  40f15c:	b	40f188 <sqrt@plt+0xd718>
  40f160:	ldur	x8, [x29, #-56]
  40f164:	ldr	w9, [x8, #52]
  40f168:	ldur	x8, [x29, #-56]
  40f16c:	ldr	w10, [x8]
  40f170:	cmp	w9, w10
  40f174:	b.eq	40f188 <sqrt@plt+0xd718>  // b.none
  40f178:	ldur	x8, [x29, #-56]
  40f17c:	ldr	w9, [x8]
  40f180:	ldur	x8, [x29, #-56]
  40f184:	str	w9, [x8, #48]
  40f188:	ldur	x8, [x29, #-56]
  40f18c:	ldr	w9, [x8]
  40f190:	ldur	w10, [x29, #-8]
  40f194:	mov	w11, #0x0                   	// #0
  40f198:	cmp	w9, w10
  40f19c:	str	w11, [sp, #36]
  40f1a0:	b.ge	40f208 <sqrt@plt+0xd798>  // b.tcont
  40f1a4:	ldur	x8, [x29, #-16]
  40f1a8:	ldur	x9, [x29, #-56]
  40f1ac:	ldrsw	x9, [x9]
  40f1b0:	mov	x10, #0x8                   	// #8
  40f1b4:	mul	x9, x10, x9
  40f1b8:	add	x8, x8, x9
  40f1bc:	ldr	x8, [x8]
  40f1c0:	ldrb	w11, [x8]
  40f1c4:	mov	w12, #0x1                   	// #1
  40f1c8:	cmp	w11, #0x2d
  40f1cc:	str	w12, [sp, #32]
  40f1d0:	b.ne	40f200 <sqrt@plt+0xd790>  // b.any
  40f1d4:	ldur	x8, [x29, #-16]
  40f1d8:	ldur	x9, [x29, #-56]
  40f1dc:	ldrsw	x9, [x9]
  40f1e0:	mov	x10, #0x8                   	// #8
  40f1e4:	mul	x9, x10, x9
  40f1e8:	add	x8, x8, x9
  40f1ec:	ldr	x8, [x8]
  40f1f0:	ldrb	w11, [x8, #1]
  40f1f4:	cmp	w11, #0x0
  40f1f8:	cset	w11, eq  // eq = none
  40f1fc:	str	w11, [sp, #32]
  40f200:	ldr	w8, [sp, #32]
  40f204:	str	w8, [sp, #36]
  40f208:	ldr	w8, [sp, #36]
  40f20c:	tbnz	w8, #0, 40f214 <sqrt@plt+0xd7a4>
  40f210:	b	40f228 <sqrt@plt+0xd7b8>
  40f214:	ldur	x8, [x29, #-56]
  40f218:	ldr	w9, [x8]
  40f21c:	add	w9, w9, #0x1
  40f220:	str	w9, [x8]
  40f224:	b	40f188 <sqrt@plt+0xd718>
  40f228:	ldur	x8, [x29, #-56]
  40f22c:	ldr	w9, [x8]
  40f230:	ldur	x8, [x29, #-56]
  40f234:	str	w9, [x8, #52]
  40f238:	ldur	x8, [x29, #-56]
  40f23c:	ldr	w9, [x8]
  40f240:	ldur	w10, [x29, #-8]
  40f244:	cmp	w9, w10
  40f248:	b.eq	40f308 <sqrt@plt+0xd898>  // b.none
  40f24c:	ldur	x8, [x29, #-16]
  40f250:	ldur	x9, [x29, #-56]
  40f254:	ldrsw	x9, [x9]
  40f258:	mov	x10, #0x8                   	// #8
  40f25c:	mul	x9, x10, x9
  40f260:	add	x8, x8, x9
  40f264:	ldr	x0, [x8]
  40f268:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2390>
  40f26c:	add	x1, x1, #0xd61
  40f270:	bl	401930 <strcmp@plt>
  40f274:	cbnz	w0, 40f308 <sqrt@plt+0xd898>
  40f278:	ldur	x8, [x29, #-56]
  40f27c:	ldr	w9, [x8]
  40f280:	add	w9, w9, #0x1
  40f284:	str	w9, [x8]
  40f288:	ldur	x8, [x29, #-56]
  40f28c:	ldr	w9, [x8, #48]
  40f290:	ldur	x8, [x29, #-56]
  40f294:	ldr	w10, [x8, #52]
  40f298:	cmp	w9, w10
  40f29c:	b.eq	40f2c8 <sqrt@plt+0xd858>  // b.none
  40f2a0:	ldur	x8, [x29, #-56]
  40f2a4:	ldr	w9, [x8, #52]
  40f2a8:	ldur	x8, [x29, #-56]
  40f2ac:	ldr	w10, [x8]
  40f2b0:	cmp	w9, w10
  40f2b4:	b.eq	40f2c8 <sqrt@plt+0xd858>  // b.none
  40f2b8:	ldur	x0, [x29, #-16]
  40f2bc:	ldur	x1, [x29, #-56]
  40f2c0:	bl	4102a8 <sqrt@plt+0xe838>
  40f2c4:	b	40f2f0 <sqrt@plt+0xd880>
  40f2c8:	ldur	x8, [x29, #-56]
  40f2cc:	ldr	w9, [x8, #48]
  40f2d0:	ldur	x8, [x29, #-56]
  40f2d4:	ldr	w10, [x8, #52]
  40f2d8:	cmp	w9, w10
  40f2dc:	b.ne	40f2f0 <sqrt@plt+0xd880>  // b.any
  40f2e0:	ldur	x8, [x29, #-56]
  40f2e4:	ldr	w9, [x8]
  40f2e8:	ldur	x8, [x29, #-56]
  40f2ec:	str	w9, [x8, #48]
  40f2f0:	ldur	w8, [x29, #-8]
  40f2f4:	ldur	x9, [x29, #-56]
  40f2f8:	str	w8, [x9, #52]
  40f2fc:	ldur	w8, [x29, #-8]
  40f300:	ldur	x9, [x29, #-56]
  40f304:	str	w8, [x9]
  40f308:	ldur	x8, [x29, #-56]
  40f30c:	ldr	w9, [x8]
  40f310:	ldur	w10, [x29, #-8]
  40f314:	cmp	w9, w10
  40f318:	b.ne	40f350 <sqrt@plt+0xd8e0>  // b.any
  40f31c:	ldur	x8, [x29, #-56]
  40f320:	ldr	w9, [x8, #48]
  40f324:	ldur	x8, [x29, #-56]
  40f328:	ldr	w10, [x8, #52]
  40f32c:	cmp	w9, w10
  40f330:	b.eq	40f344 <sqrt@plt+0xd8d4>  // b.none
  40f334:	ldur	x8, [x29, #-56]
  40f338:	ldr	w9, [x8, #48]
  40f33c:	ldur	x8, [x29, #-56]
  40f340:	str	w9, [x8]
  40f344:	mov	w8, #0xffffffff            	// #-1
  40f348:	stur	w8, [x29, #-4]
  40f34c:	b	410188 <sqrt@plt+0xe718>
  40f350:	ldur	x8, [x29, #-16]
  40f354:	ldur	x9, [x29, #-56]
  40f358:	ldrsw	x9, [x9]
  40f35c:	mov	x10, #0x8                   	// #8
  40f360:	mul	x9, x10, x9
  40f364:	add	x8, x8, x9
  40f368:	ldr	x8, [x8]
  40f36c:	ldrb	w11, [x8]
  40f370:	cmp	w11, #0x2d
  40f374:	b.ne	40f39c <sqrt@plt+0xd92c>  // b.any
  40f378:	ldur	x8, [x29, #-16]
  40f37c:	ldur	x9, [x29, #-56]
  40f380:	ldrsw	x9, [x9]
  40f384:	mov	x10, #0x8                   	// #8
  40f388:	mul	x9, x10, x9
  40f38c:	add	x8, x8, x9
  40f390:	ldr	x8, [x8]
  40f394:	ldrb	w11, [x8, #1]
  40f398:	cbnz	w11, 40f3f0 <sqrt@plt+0xd980>
  40f39c:	ldur	x8, [x29, #-56]
  40f3a0:	ldr	w9, [x8, #40]
  40f3a4:	cbnz	w9, 40f3b4 <sqrt@plt+0xd944>
  40f3a8:	mov	w8, #0xffffffff            	// #-1
  40f3ac:	stur	w8, [x29, #-4]
  40f3b0:	b	410188 <sqrt@plt+0xe718>
  40f3b4:	ldur	x8, [x29, #-16]
  40f3b8:	ldur	x9, [x29, #-56]
  40f3bc:	ldrsw	x10, [x9]
  40f3c0:	mov	w11, w10
  40f3c4:	mov	w12, #0x1                   	// #1
  40f3c8:	add	w11, w11, #0x1
  40f3cc:	str	w11, [x9]
  40f3d0:	mov	x9, #0x8                   	// #8
  40f3d4:	mul	x9, x9, x10
  40f3d8:	add	x8, x8, x9
  40f3dc:	ldr	x8, [x8]
  40f3e0:	ldur	x9, [x29, #-56]
  40f3e4:	str	x8, [x9, #16]
  40f3e8:	stur	w12, [x29, #-4]
  40f3ec:	b	410188 <sqrt@plt+0xe718>
  40f3f0:	ldur	x8, [x29, #-16]
  40f3f4:	ldur	x9, [x29, #-56]
  40f3f8:	ldrsw	x9, [x9]
  40f3fc:	mov	x10, #0x8                   	// #8
  40f400:	mul	x9, x10, x9
  40f404:	add	x8, x8, x9
  40f408:	ldr	x8, [x8]
  40f40c:	add	x8, x8, #0x1
  40f410:	ldur	x9, [x29, #-32]
  40f414:	mov	w11, #0x0                   	// #0
  40f418:	str	x8, [sp, #24]
  40f41c:	str	w11, [sp, #20]
  40f420:	cbz	x9, 40f450 <sqrt@plt+0xd9e0>
  40f424:	ldur	x8, [x29, #-16]
  40f428:	ldur	x9, [x29, #-56]
  40f42c:	ldrsw	x9, [x9]
  40f430:	mov	x10, #0x8                   	// #8
  40f434:	mul	x9, x10, x9
  40f438:	add	x8, x8, x9
  40f43c:	ldr	x8, [x8]
  40f440:	ldrb	w11, [x8, #1]
  40f444:	cmp	w11, #0x2d
  40f448:	cset	w11, eq  // eq = none
  40f44c:	str	w11, [sp, #20]
  40f450:	ldr	w8, [sp, #20]
  40f454:	and	w8, w8, #0x1
  40f458:	mov	w0, w8
  40f45c:	sxtw	x9, w0
  40f460:	ldr	x10, [sp, #24]
  40f464:	add	x9, x10, x9
  40f468:	ldur	x11, [x29, #-56]
  40f46c:	str	x9, [x11, #32]
  40f470:	ldur	x8, [x29, #-32]
  40f474:	cbz	x8, 40fab4 <sqrt@plt+0xe044>
  40f478:	ldur	x8, [x29, #-16]
  40f47c:	ldur	x9, [x29, #-56]
  40f480:	ldrsw	x9, [x9]
  40f484:	mov	x10, #0x8                   	// #8
  40f488:	mul	x9, x10, x9
  40f48c:	add	x8, x8, x9
  40f490:	ldr	x8, [x8]
  40f494:	ldrb	w11, [x8, #1]
  40f498:	cmp	w11, #0x2d
  40f49c:	b.eq	40f4f8 <sqrt@plt+0xda88>  // b.none
  40f4a0:	ldur	w8, [x29, #-44]
  40f4a4:	cbz	w8, 40fab4 <sqrt@plt+0xe044>
  40f4a8:	ldur	x8, [x29, #-16]
  40f4ac:	ldur	x9, [x29, #-56]
  40f4b0:	ldrsw	x9, [x9]
  40f4b4:	mov	x10, #0x8                   	// #8
  40f4b8:	mul	x9, x10, x9
  40f4bc:	add	x8, x8, x9
  40f4c0:	ldr	x8, [x8]
  40f4c4:	ldrb	w11, [x8, #2]
  40f4c8:	cbnz	w11, 40f4f8 <sqrt@plt+0xda88>
  40f4cc:	ldur	x0, [x29, #-24]
  40f4d0:	ldur	x8, [x29, #-16]
  40f4d4:	ldur	x9, [x29, #-56]
  40f4d8:	ldrsw	x9, [x9]
  40f4dc:	mov	x10, #0x8                   	// #8
  40f4e0:	mul	x9, x10, x9
  40f4e4:	add	x8, x8, x9
  40f4e8:	ldr	x8, [x8]
  40f4ec:	ldrb	w1, [x8, #1]
  40f4f0:	bl	401790 <strchr@plt>
  40f4f4:	cbnz	x0, 40fab4 <sqrt@plt+0xe044>
  40f4f8:	mov	x8, xzr
  40f4fc:	stur	x8, [x29, #-88]
  40f500:	stur	wzr, [x29, #-92]
  40f504:	stur	wzr, [x29, #-96]
  40f508:	mov	w9, #0xffffffff            	// #-1
  40f50c:	stur	w9, [x29, #-100]
  40f510:	ldur	x8, [x29, #-56]
  40f514:	ldr	x8, [x8, #32]
  40f518:	stur	x8, [x29, #-72]
  40f51c:	ldur	x8, [x29, #-72]
  40f520:	ldrb	w9, [x8]
  40f524:	mov	w10, #0x0                   	// #0
  40f528:	str	w10, [sp, #16]
  40f52c:	cbz	w9, 40f544 <sqrt@plt+0xdad4>
  40f530:	ldur	x8, [x29, #-72]
  40f534:	ldrb	w9, [x8]
  40f538:	cmp	w9, #0x3d
  40f53c:	cset	w9, ne  // ne = any
  40f540:	str	w9, [sp, #16]
  40f544:	ldr	w8, [sp, #16]
  40f548:	tbnz	w8, #0, 40f550 <sqrt@plt+0xdae0>
  40f54c:	b	40f560 <sqrt@plt+0xdaf0>
  40f550:	ldur	x8, [x29, #-72]
  40f554:	add	x8, x8, #0x1
  40f558:	stur	x8, [x29, #-72]
  40f55c:	b	40f51c <sqrt@plt+0xdaac>
  40f560:	ldur	x8, [x29, #-32]
  40f564:	stur	x8, [x29, #-80]
  40f568:	str	wzr, [sp, #104]
  40f56c:	ldur	x8, [x29, #-80]
  40f570:	ldr	x8, [x8]
  40f574:	cbz	x8, 40f678 <sqrt@plt+0xdc08>
  40f578:	ldur	x8, [x29, #-80]
  40f57c:	ldr	x0, [x8]
  40f580:	ldur	x8, [x29, #-56]
  40f584:	ldr	x1, [x8, #32]
  40f588:	ldur	x8, [x29, #-72]
  40f58c:	ldur	x9, [x29, #-56]
  40f590:	ldr	x9, [x9, #32]
  40f594:	subs	x2, x8, x9
  40f598:	bl	401860 <strncmp@plt>
  40f59c:	cbnz	w0, 40f65c <sqrt@plt+0xdbec>
  40f5a0:	ldur	x8, [x29, #-72]
  40f5a4:	ldur	x9, [x29, #-56]
  40f5a8:	ldr	x9, [x9, #32]
  40f5ac:	subs	x8, x8, x9
  40f5b0:	ldur	x9, [x29, #-80]
  40f5b4:	ldr	x0, [x9]
  40f5b8:	str	w8, [sp, #12]
  40f5bc:	bl	401700 <strlen@plt>
  40f5c0:	ldr	w8, [sp, #12]
  40f5c4:	cmp	w8, w0
  40f5c8:	b.ne	40f5e8 <sqrt@plt+0xdb78>  // b.any
  40f5cc:	ldur	x8, [x29, #-80]
  40f5d0:	stur	x8, [x29, #-88]
  40f5d4:	ldr	w9, [sp, #104]
  40f5d8:	stur	w9, [x29, #-100]
  40f5dc:	mov	w9, #0x1                   	// #1
  40f5e0:	stur	w9, [x29, #-92]
  40f5e4:	b	40f678 <sqrt@plt+0xdc08>
  40f5e8:	ldur	x8, [x29, #-88]
  40f5ec:	cbnz	x8, 40f604 <sqrt@plt+0xdb94>
  40f5f0:	ldur	x8, [x29, #-80]
  40f5f4:	stur	x8, [x29, #-88]
  40f5f8:	ldr	w9, [sp, #104]
  40f5fc:	stur	w9, [x29, #-100]
  40f600:	b	40f65c <sqrt@plt+0xdbec>
  40f604:	ldur	w8, [x29, #-44]
  40f608:	cbnz	w8, 40f654 <sqrt@plt+0xdbe4>
  40f60c:	ldur	x8, [x29, #-88]
  40f610:	ldr	w9, [x8, #8]
  40f614:	ldur	x8, [x29, #-80]
  40f618:	ldr	w10, [x8, #8]
  40f61c:	cmp	w9, w10
  40f620:	b.ne	40f654 <sqrt@plt+0xdbe4>  // b.any
  40f624:	ldur	x8, [x29, #-88]
  40f628:	ldr	x8, [x8, #16]
  40f62c:	ldur	x9, [x29, #-80]
  40f630:	ldr	x9, [x9, #16]
  40f634:	cmp	x8, x9
  40f638:	b.ne	40f654 <sqrt@plt+0xdbe4>  // b.any
  40f63c:	ldur	x8, [x29, #-88]
  40f640:	ldr	w9, [x8, #24]
  40f644:	ldur	x8, [x29, #-80]
  40f648:	ldr	w10, [x8, #24]
  40f64c:	cmp	w9, w10
  40f650:	b.eq	40f65c <sqrt@plt+0xdbec>  // b.none
  40f654:	mov	w8, #0x1                   	// #1
  40f658:	stur	w8, [x29, #-96]
  40f65c:	ldur	x8, [x29, #-80]
  40f660:	add	x8, x8, #0x20
  40f664:	stur	x8, [x29, #-80]
  40f668:	ldr	w9, [sp, #104]
  40f66c:	add	w9, w9, #0x1
  40f670:	str	w9, [sp, #104]
  40f674:	b	40f56c <sqrt@plt+0xdafc>
  40f678:	ldur	w8, [x29, #-96]
  40f67c:	cbz	w8, 40f708 <sqrt@plt+0xdc98>
  40f680:	ldur	w8, [x29, #-92]
  40f684:	cbnz	w8, 40f708 <sqrt@plt+0xdc98>
  40f688:	ldur	w8, [x29, #-60]
  40f68c:	cbz	w8, 40f6c8 <sqrt@plt+0xdc58>
  40f690:	ldr	x8, [sp, #40]
  40f694:	ldr	x0, [x8]
  40f698:	ldur	x9, [x29, #-16]
  40f69c:	ldr	x2, [x9]
  40f6a0:	ldur	x9, [x29, #-16]
  40f6a4:	ldur	x10, [x29, #-56]
  40f6a8:	ldrsw	x10, [x10]
  40f6ac:	mov	x11, #0x8                   	// #8
  40f6b0:	mul	x10, x11, x10
  40f6b4:	add	x9, x9, x10
  40f6b8:	ldr	x3, [x9]
  40f6bc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40f6c0:	add	x1, x1, #0x20c
  40f6c4:	bl	401710 <fprintf@plt>
  40f6c8:	ldur	x8, [x29, #-56]
  40f6cc:	ldr	x0, [x8, #32]
  40f6d0:	bl	401700 <strlen@plt>
  40f6d4:	ldur	x8, [x29, #-56]
  40f6d8:	ldr	x9, [x8, #32]
  40f6dc:	add	x9, x9, x0
  40f6e0:	str	x9, [x8, #32]
  40f6e4:	ldur	x8, [x29, #-56]
  40f6e8:	ldr	w10, [x8]
  40f6ec:	add	w10, w10, #0x1
  40f6f0:	str	w10, [x8]
  40f6f4:	ldur	x8, [x29, #-56]
  40f6f8:	str	wzr, [x8, #8]
  40f6fc:	mov	w10, #0x3f                  	// #63
  40f700:	stur	w10, [x29, #-4]
  40f704:	b	410188 <sqrt@plt+0xe718>
  40f708:	ldur	x8, [x29, #-88]
  40f70c:	cbz	x8, 40f99c <sqrt@plt+0xdf2c>
  40f710:	ldur	w8, [x29, #-100]
  40f714:	str	w8, [sp, #104]
  40f718:	ldur	x9, [x29, #-56]
  40f71c:	ldr	w8, [x9]
  40f720:	add	w8, w8, #0x1
  40f724:	str	w8, [x9]
  40f728:	ldur	x9, [x29, #-72]
  40f72c:	ldrb	w8, [x9]
  40f730:	cbz	w8, 40f844 <sqrt@plt+0xddd4>
  40f734:	ldur	x8, [x29, #-88]
  40f738:	ldr	w9, [x8, #8]
  40f73c:	cbz	w9, 40f754 <sqrt@plt+0xdce4>
  40f740:	ldur	x8, [x29, #-72]
  40f744:	add	x8, x8, #0x1
  40f748:	ldur	x9, [x29, #-56]
  40f74c:	str	x8, [x9, #16]
  40f750:	b	40f840 <sqrt@plt+0xddd0>
  40f754:	ldur	w8, [x29, #-60]
  40f758:	cbz	w8, 40f808 <sqrt@plt+0xdd98>
  40f75c:	ldur	x8, [x29, #-16]
  40f760:	ldur	x9, [x29, #-56]
  40f764:	ldr	w10, [x9]
  40f768:	subs	w10, w10, #0x1
  40f76c:	mov	w0, w10
  40f770:	sxtw	x9, w0
  40f774:	mov	x11, #0x8                   	// #8
  40f778:	mul	x9, x11, x9
  40f77c:	add	x8, x8, x9
  40f780:	ldr	x8, [x8]
  40f784:	ldrb	w10, [x8, #1]
  40f788:	cmp	w10, #0x2d
  40f78c:	b.ne	40f7b8 <sqrt@plt+0xdd48>  // b.any
  40f790:	ldr	x8, [sp, #40]
  40f794:	ldr	x0, [x8]
  40f798:	ldur	x9, [x29, #-16]
  40f79c:	ldr	x2, [x9]
  40f7a0:	ldur	x9, [x29, #-88]
  40f7a4:	ldr	x3, [x9]
  40f7a8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40f7ac:	add	x1, x1, #0x22a
  40f7b0:	bl	401710 <fprintf@plt>
  40f7b4:	b	40f808 <sqrt@plt+0xdd98>
  40f7b8:	ldr	x8, [sp, #40]
  40f7bc:	ldr	x0, [x8]
  40f7c0:	ldur	x9, [x29, #-16]
  40f7c4:	ldr	x2, [x9]
  40f7c8:	ldur	x9, [x29, #-16]
  40f7cc:	ldur	x10, [x29, #-56]
  40f7d0:	ldr	w11, [x10]
  40f7d4:	subs	w11, w11, #0x1
  40f7d8:	mov	w1, w11
  40f7dc:	sxtw	x10, w1
  40f7e0:	mov	x12, #0x8                   	// #8
  40f7e4:	mul	x10, x12, x10
  40f7e8:	add	x9, x9, x10
  40f7ec:	ldr	x9, [x9]
  40f7f0:	ldrb	w3, [x9]
  40f7f4:	ldur	x9, [x29, #-88]
  40f7f8:	ldr	x4, [x9]
  40f7fc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40f800:	add	x1, x1, #0x257
  40f804:	bl	401710 <fprintf@plt>
  40f808:	ldur	x8, [x29, #-56]
  40f80c:	ldr	x0, [x8, #32]
  40f810:	bl	401700 <strlen@plt>
  40f814:	ldur	x8, [x29, #-56]
  40f818:	ldr	x9, [x8, #32]
  40f81c:	add	x9, x9, x0
  40f820:	str	x9, [x8, #32]
  40f824:	ldur	x8, [x29, #-88]
  40f828:	ldr	w10, [x8, #24]
  40f82c:	ldur	x8, [x29, #-56]
  40f830:	str	w10, [x8, #8]
  40f834:	mov	w10, #0x3f                  	// #63
  40f838:	stur	w10, [x29, #-4]
  40f83c:	b	410188 <sqrt@plt+0xe718>
  40f840:	b	40f934 <sqrt@plt+0xdec4>
  40f844:	ldur	x8, [x29, #-88]
  40f848:	ldr	w9, [x8, #8]
  40f84c:	cmp	w9, #0x1
  40f850:	b.ne	40f934 <sqrt@plt+0xdec4>  // b.any
  40f854:	ldur	x8, [x29, #-56]
  40f858:	ldr	w9, [x8]
  40f85c:	ldur	w10, [x29, #-8]
  40f860:	cmp	w9, w10
  40f864:	b.ge	40f89c <sqrt@plt+0xde2c>  // b.tcont
  40f868:	ldur	x8, [x29, #-16]
  40f86c:	ldur	x9, [x29, #-56]
  40f870:	ldrsw	x10, [x9]
  40f874:	mov	w11, w10
  40f878:	add	w11, w11, #0x1
  40f87c:	str	w11, [x9]
  40f880:	mov	x9, #0x8                   	// #8
  40f884:	mul	x9, x9, x10
  40f888:	add	x8, x8, x9
  40f88c:	ldr	x8, [x8]
  40f890:	ldur	x9, [x29, #-56]
  40f894:	str	x8, [x9, #16]
  40f898:	b	40f934 <sqrt@plt+0xdec4>
  40f89c:	ldur	w8, [x29, #-60]
  40f8a0:	cbz	w8, 40f8e8 <sqrt@plt+0xde78>
  40f8a4:	ldr	x8, [sp, #40]
  40f8a8:	ldr	x0, [x8]
  40f8ac:	ldur	x9, [x29, #-16]
  40f8b0:	ldr	x2, [x9]
  40f8b4:	ldur	x9, [x29, #-16]
  40f8b8:	ldur	x10, [x29, #-56]
  40f8bc:	ldr	w11, [x10]
  40f8c0:	subs	w11, w11, #0x1
  40f8c4:	mov	w1, w11
  40f8c8:	sxtw	x10, w1
  40f8cc:	mov	x12, #0x8                   	// #8
  40f8d0:	mul	x10, x12, x10
  40f8d4:	add	x9, x9, x10
  40f8d8:	ldr	x3, [x9]
  40f8dc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40f8e0:	add	x1, x1, #0x284
  40f8e4:	bl	401710 <fprintf@plt>
  40f8e8:	ldur	x8, [x29, #-56]
  40f8ec:	ldr	x0, [x8, #32]
  40f8f0:	bl	401700 <strlen@plt>
  40f8f4:	ldur	x8, [x29, #-56]
  40f8f8:	ldr	x9, [x8, #32]
  40f8fc:	add	x9, x9, x0
  40f900:	str	x9, [x8, #32]
  40f904:	ldur	x8, [x29, #-88]
  40f908:	ldr	w10, [x8, #24]
  40f90c:	ldur	x8, [x29, #-56]
  40f910:	str	w10, [x8, #8]
  40f914:	ldur	x8, [x29, #-24]
  40f918:	ldrb	w10, [x8]
  40f91c:	mov	w11, #0x3a                  	// #58
  40f920:	mov	w12, #0x3f                  	// #63
  40f924:	cmp	w10, #0x3a
  40f928:	csel	w10, w11, w12, eq  // eq = none
  40f92c:	stur	w10, [x29, #-4]
  40f930:	b	410188 <sqrt@plt+0xe718>
  40f934:	ldur	x8, [x29, #-56]
  40f938:	ldr	x0, [x8, #32]
  40f93c:	bl	401700 <strlen@plt>
  40f940:	ldur	x8, [x29, #-56]
  40f944:	ldr	x9, [x8, #32]
  40f948:	add	x9, x9, x0
  40f94c:	str	x9, [x8, #32]
  40f950:	ldur	x8, [x29, #-40]
  40f954:	cbz	x8, 40f964 <sqrt@plt+0xdef4>
  40f958:	ldr	w8, [sp, #104]
  40f95c:	ldur	x9, [x29, #-40]
  40f960:	str	w8, [x9]
  40f964:	ldur	x8, [x29, #-88]
  40f968:	ldr	x8, [x8, #16]
  40f96c:	cbz	x8, 40f98c <sqrt@plt+0xdf1c>
  40f970:	ldur	x8, [x29, #-88]
  40f974:	ldr	w9, [x8, #24]
  40f978:	ldur	x8, [x29, #-88]
  40f97c:	ldr	x8, [x8, #16]
  40f980:	str	w9, [x8]
  40f984:	stur	wzr, [x29, #-4]
  40f988:	b	410188 <sqrt@plt+0xe718>
  40f98c:	ldur	x8, [x29, #-88]
  40f990:	ldr	w9, [x8, #24]
  40f994:	stur	w9, [x29, #-4]
  40f998:	b	410188 <sqrt@plt+0xe718>
  40f99c:	ldur	w8, [x29, #-44]
  40f9a0:	cbz	w8, 40f9e4 <sqrt@plt+0xdf74>
  40f9a4:	ldur	x8, [x29, #-16]
  40f9a8:	ldur	x9, [x29, #-56]
  40f9ac:	ldrsw	x9, [x9]
  40f9b0:	mov	x10, #0x8                   	// #8
  40f9b4:	mul	x9, x10, x9
  40f9b8:	add	x8, x8, x9
  40f9bc:	ldr	x8, [x8]
  40f9c0:	ldrb	w11, [x8, #1]
  40f9c4:	cmp	w11, #0x2d
  40f9c8:	b.eq	40f9e4 <sqrt@plt+0xdf74>  // b.none
  40f9cc:	ldur	x0, [x29, #-24]
  40f9d0:	ldur	x8, [x29, #-56]
  40f9d4:	ldr	x8, [x8, #32]
  40f9d8:	ldrb	w1, [x8]
  40f9dc:	bl	401790 <strchr@plt>
  40f9e0:	cbnz	x0, 40fab4 <sqrt@plt+0xe044>
  40f9e4:	ldur	w8, [x29, #-60]
  40f9e8:	cbz	w8, 40fa80 <sqrt@plt+0xe010>
  40f9ec:	ldur	x8, [x29, #-16]
  40f9f0:	ldur	x9, [x29, #-56]
  40f9f4:	ldrsw	x9, [x9]
  40f9f8:	mov	x10, #0x8                   	// #8
  40f9fc:	mul	x9, x10, x9
  40fa00:	add	x8, x8, x9
  40fa04:	ldr	x8, [x8]
  40fa08:	ldrb	w11, [x8, #1]
  40fa0c:	cmp	w11, #0x2d
  40fa10:	b.ne	40fa3c <sqrt@plt+0xdfcc>  // b.any
  40fa14:	ldr	x8, [sp, #40]
  40fa18:	ldr	x0, [x8]
  40fa1c:	ldur	x9, [x29, #-16]
  40fa20:	ldr	x2, [x9]
  40fa24:	ldur	x9, [x29, #-56]
  40fa28:	ldr	x3, [x9, #32]
  40fa2c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fa30:	add	x1, x1, #0x2aa
  40fa34:	bl	401710 <fprintf@plt>
  40fa38:	b	40fa80 <sqrt@plt+0xe010>
  40fa3c:	ldr	x8, [sp, #40]
  40fa40:	ldr	x0, [x8]
  40fa44:	ldur	x9, [x29, #-16]
  40fa48:	ldr	x2, [x9]
  40fa4c:	ldur	x9, [x29, #-16]
  40fa50:	ldur	x10, [x29, #-56]
  40fa54:	ldrsw	x10, [x10]
  40fa58:	mov	x11, #0x8                   	// #8
  40fa5c:	mul	x10, x11, x10
  40fa60:	add	x9, x9, x10
  40fa64:	ldr	x9, [x9]
  40fa68:	ldrb	w3, [x9]
  40fa6c:	ldur	x9, [x29, #-56]
  40fa70:	ldr	x4, [x9, #32]
  40fa74:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fa78:	add	x1, x1, #0x2ca
  40fa7c:	bl	401710 <fprintf@plt>
  40fa80:	ldur	x8, [x29, #-56]
  40fa84:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3390>
  40fa88:	add	x9, x9, #0x2c9
  40fa8c:	str	x9, [x8, #32]
  40fa90:	ldur	x8, [x29, #-56]
  40fa94:	ldr	w10, [x8]
  40fa98:	add	w10, w10, #0x1
  40fa9c:	str	w10, [x8]
  40faa0:	ldur	x8, [x29, #-56]
  40faa4:	str	wzr, [x8, #8]
  40faa8:	mov	w10, #0x3f                  	// #63
  40faac:	stur	w10, [x29, #-4]
  40fab0:	b	410188 <sqrt@plt+0xe718>
  40fab4:	ldur	x8, [x29, #-56]
  40fab8:	ldr	x9, [x8, #32]
  40fabc:	add	x10, x9, #0x1
  40fac0:	str	x10, [x8, #32]
  40fac4:	ldrb	w11, [x9]
  40fac8:	strb	w11, [sp, #103]
  40facc:	ldur	x0, [x29, #-24]
  40fad0:	ldrb	w1, [sp, #103]
  40fad4:	bl	401790 <strchr@plt>
  40fad8:	str	x0, [sp, #88]
  40fadc:	ldur	x8, [x29, #-56]
  40fae0:	ldr	x8, [x8, #32]
  40fae4:	ldrb	w11, [x8]
  40fae8:	cbnz	w11, 40fafc <sqrt@plt+0xe08c>
  40faec:	ldur	x8, [x29, #-56]
  40faf0:	ldr	w9, [x8]
  40faf4:	add	w9, w9, #0x1
  40faf8:	str	w9, [x8]
  40fafc:	ldr	x8, [sp, #88]
  40fb00:	cbz	x8, 40fb10 <sqrt@plt+0xe0a0>
  40fb04:	ldrb	w8, [sp, #103]
  40fb08:	cmp	w8, #0x3a
  40fb0c:	b.ne	40fb80 <sqrt@plt+0xe110>  // b.any
  40fb10:	ldur	w8, [x29, #-60]
  40fb14:	cbz	w8, 40fb68 <sqrt@plt+0xe0f8>
  40fb18:	ldur	x8, [x29, #-56]
  40fb1c:	ldr	w9, [x8, #44]
  40fb20:	cbz	w9, 40fb48 <sqrt@plt+0xe0d8>
  40fb24:	ldr	x8, [sp, #40]
  40fb28:	ldr	x0, [x8]
  40fb2c:	ldur	x9, [x29, #-16]
  40fb30:	ldr	x2, [x9]
  40fb34:	ldrb	w3, [sp, #103]
  40fb38:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fb3c:	add	x1, x1, #0x2ea
  40fb40:	bl	401710 <fprintf@plt>
  40fb44:	b	40fb68 <sqrt@plt+0xe0f8>
  40fb48:	ldr	x8, [sp, #40]
  40fb4c:	ldr	x0, [x8]
  40fb50:	ldur	x9, [x29, #-16]
  40fb54:	ldr	x2, [x9]
  40fb58:	ldrb	w3, [sp, #103]
  40fb5c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fb60:	add	x1, x1, #0x304
  40fb64:	bl	401710 <fprintf@plt>
  40fb68:	ldrb	w8, [sp, #103]
  40fb6c:	ldur	x9, [x29, #-56]
  40fb70:	str	w8, [x9, #8]
  40fb74:	mov	w8, #0x3f                  	// #63
  40fb78:	stur	w8, [x29, #-4]
  40fb7c:	b	410188 <sqrt@plt+0xe718>
  40fb80:	ldr	x8, [sp, #88]
  40fb84:	ldrb	w9, [x8]
  40fb88:	cmp	w9, #0x57
  40fb8c:	b.ne	410030 <sqrt@plt+0xe5c0>  // b.any
  40fb90:	ldr	x8, [sp, #88]
  40fb94:	ldrb	w9, [x8, #1]
  40fb98:	cmp	w9, #0x3b
  40fb9c:	b.ne	410030 <sqrt@plt+0xe5c0>  // b.any
  40fba0:	mov	x8, xzr
  40fba4:	str	x8, [sp, #64]
  40fba8:	str	wzr, [sp, #60]
  40fbac:	str	wzr, [sp, #56]
  40fbb0:	str	wzr, [sp, #52]
  40fbb4:	ldur	x8, [x29, #-56]
  40fbb8:	ldr	x8, [x8, #32]
  40fbbc:	ldrb	w9, [x8]
  40fbc0:	cbz	w9, 40fbe8 <sqrt@plt+0xe178>
  40fbc4:	ldur	x8, [x29, #-56]
  40fbc8:	ldr	x8, [x8, #32]
  40fbcc:	ldur	x9, [x29, #-56]
  40fbd0:	str	x8, [x9, #16]
  40fbd4:	ldur	x8, [x29, #-56]
  40fbd8:	ldr	w10, [x8]
  40fbdc:	add	w10, w10, #0x1
  40fbe0:	str	w10, [x8]
  40fbe4:	b	40fc90 <sqrt@plt+0xe220>
  40fbe8:	ldur	x8, [x29, #-56]
  40fbec:	ldr	w9, [x8]
  40fbf0:	ldur	w10, [x29, #-8]
  40fbf4:	cmp	w9, w10
  40fbf8:	b.ne	40fc60 <sqrt@plt+0xe1f0>  // b.any
  40fbfc:	ldur	w8, [x29, #-60]
  40fc00:	cbz	w8, 40fc24 <sqrt@plt+0xe1b4>
  40fc04:	ldr	x8, [sp, #40]
  40fc08:	ldr	x0, [x8]
  40fc0c:	ldur	x9, [x29, #-16]
  40fc10:	ldr	x2, [x9]
  40fc14:	ldrb	w3, [sp, #103]
  40fc18:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fc1c:	add	x1, x1, #0x31e
  40fc20:	bl	401710 <fprintf@plt>
  40fc24:	ldrb	w8, [sp, #103]
  40fc28:	ldur	x9, [x29, #-56]
  40fc2c:	str	w8, [x9, #8]
  40fc30:	ldur	x9, [x29, #-24]
  40fc34:	ldrb	w8, [x9]
  40fc38:	cmp	w8, #0x3a
  40fc3c:	b.ne	40fc4c <sqrt@plt+0xe1dc>  // b.any
  40fc40:	mov	w8, #0x3a                  	// #58
  40fc44:	strb	w8, [sp, #103]
  40fc48:	b	40fc54 <sqrt@plt+0xe1e4>
  40fc4c:	mov	w8, #0x3f                  	// #63
  40fc50:	strb	w8, [sp, #103]
  40fc54:	ldrb	w8, [sp, #103]
  40fc58:	stur	w8, [x29, #-4]
  40fc5c:	b	410188 <sqrt@plt+0xe718>
  40fc60:	ldur	x8, [x29, #-16]
  40fc64:	ldur	x9, [x29, #-56]
  40fc68:	ldrsw	x10, [x9]
  40fc6c:	mov	w11, w10
  40fc70:	add	w11, w11, #0x1
  40fc74:	str	w11, [x9]
  40fc78:	mov	x9, #0x8                   	// #8
  40fc7c:	mul	x9, x9, x10
  40fc80:	add	x8, x8, x9
  40fc84:	ldr	x8, [x8]
  40fc88:	ldur	x9, [x29, #-56]
  40fc8c:	str	x8, [x9, #16]
  40fc90:	ldur	x8, [x29, #-56]
  40fc94:	ldr	x8, [x8, #16]
  40fc98:	str	x8, [sp, #80]
  40fc9c:	ldur	x9, [x29, #-56]
  40fca0:	str	x8, [x9, #32]
  40fca4:	ldr	x8, [sp, #80]
  40fca8:	ldrb	w9, [x8]
  40fcac:	mov	w10, #0x0                   	// #0
  40fcb0:	str	w10, [sp, #8]
  40fcb4:	cbz	w9, 40fccc <sqrt@plt+0xe25c>
  40fcb8:	ldr	x8, [sp, #80]
  40fcbc:	ldrb	w9, [x8]
  40fcc0:	cmp	w9, #0x3d
  40fcc4:	cset	w9, ne  // ne = any
  40fcc8:	str	w9, [sp, #8]
  40fccc:	ldr	w8, [sp, #8]
  40fcd0:	tbnz	w8, #0, 40fcd8 <sqrt@plt+0xe268>
  40fcd4:	b	40fce8 <sqrt@plt+0xe278>
  40fcd8:	ldr	x8, [sp, #80]
  40fcdc:	add	x8, x8, #0x1
  40fce0:	str	x8, [sp, #80]
  40fce4:	b	40fca4 <sqrt@plt+0xe234>
  40fce8:	ldur	x8, [x29, #-32]
  40fcec:	str	x8, [sp, #72]
  40fcf0:	str	wzr, [sp, #48]
  40fcf4:	ldr	x8, [sp, #72]
  40fcf8:	ldr	x8, [x8]
  40fcfc:	cbz	x8, 40fdb4 <sqrt@plt+0xe344>
  40fd00:	ldr	x8, [sp, #72]
  40fd04:	ldr	x0, [x8]
  40fd08:	ldur	x8, [x29, #-56]
  40fd0c:	ldr	x1, [x8, #32]
  40fd10:	ldr	x8, [sp, #80]
  40fd14:	ldur	x9, [x29, #-56]
  40fd18:	ldr	x9, [x9, #32]
  40fd1c:	subs	x2, x8, x9
  40fd20:	bl	401860 <strncmp@plt>
  40fd24:	cbnz	w0, 40fd98 <sqrt@plt+0xe328>
  40fd28:	ldr	x8, [sp, #80]
  40fd2c:	ldur	x9, [x29, #-56]
  40fd30:	ldr	x9, [x9, #32]
  40fd34:	subs	x8, x8, x9
  40fd38:	and	x8, x8, #0xffffffff
  40fd3c:	ldr	x9, [sp, #72]
  40fd40:	ldr	x0, [x9]
  40fd44:	str	x8, [sp]
  40fd48:	bl	401700 <strlen@plt>
  40fd4c:	ldr	x8, [sp]
  40fd50:	cmp	x8, x0
  40fd54:	b.ne	40fd74 <sqrt@plt+0xe304>  // b.any
  40fd58:	ldr	x8, [sp, #72]
  40fd5c:	str	x8, [sp, #64]
  40fd60:	ldr	w9, [sp, #48]
  40fd64:	str	w9, [sp, #52]
  40fd68:	mov	w9, #0x1                   	// #1
  40fd6c:	str	w9, [sp, #60]
  40fd70:	b	40fdb4 <sqrt@plt+0xe344>
  40fd74:	ldr	x8, [sp, #64]
  40fd78:	cbnz	x8, 40fd90 <sqrt@plt+0xe320>
  40fd7c:	ldr	x8, [sp, #72]
  40fd80:	str	x8, [sp, #64]
  40fd84:	ldr	w9, [sp, #48]
  40fd88:	str	w9, [sp, #52]
  40fd8c:	b	40fd98 <sqrt@plt+0xe328>
  40fd90:	mov	w8, #0x1                   	// #1
  40fd94:	str	w8, [sp, #56]
  40fd98:	ldr	x8, [sp, #72]
  40fd9c:	add	x8, x8, #0x20
  40fda0:	str	x8, [sp, #72]
  40fda4:	ldr	w9, [sp, #48]
  40fda8:	add	w9, w9, #0x1
  40fdac:	str	w9, [sp, #48]
  40fdb0:	b	40fcf4 <sqrt@plt+0xe284>
  40fdb4:	ldr	w8, [sp, #56]
  40fdb8:	cbz	w8, 40fe3c <sqrt@plt+0xe3cc>
  40fdbc:	ldr	w8, [sp, #60]
  40fdc0:	cbnz	w8, 40fe3c <sqrt@plt+0xe3cc>
  40fdc4:	ldur	w8, [x29, #-60]
  40fdc8:	cbz	w8, 40fe04 <sqrt@plt+0xe394>
  40fdcc:	ldr	x8, [sp, #40]
  40fdd0:	ldr	x0, [x8]
  40fdd4:	ldur	x9, [x29, #-16]
  40fdd8:	ldr	x2, [x9]
  40fddc:	ldur	x9, [x29, #-16]
  40fde0:	ldur	x10, [x29, #-56]
  40fde4:	ldrsw	x10, [x10]
  40fde8:	mov	x11, #0x8                   	// #8
  40fdec:	mul	x10, x11, x10
  40fdf0:	add	x9, x9, x10
  40fdf4:	ldr	x3, [x9]
  40fdf8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fdfc:	add	x1, x1, #0x345
  40fe00:	bl	401710 <fprintf@plt>
  40fe04:	ldur	x8, [x29, #-56]
  40fe08:	ldr	x0, [x8, #32]
  40fe0c:	bl	401700 <strlen@plt>
  40fe10:	ldur	x8, [x29, #-56]
  40fe14:	ldr	x9, [x8, #32]
  40fe18:	add	x9, x9, x0
  40fe1c:	str	x9, [x8, #32]
  40fe20:	ldur	x8, [x29, #-56]
  40fe24:	ldr	w10, [x8]
  40fe28:	add	w10, w10, #0x1
  40fe2c:	str	w10, [x8]
  40fe30:	mov	w10, #0x3f                  	// #63
  40fe34:	stur	w10, [x29, #-4]
  40fe38:	b	410188 <sqrt@plt+0xe718>
  40fe3c:	ldr	x8, [sp, #64]
  40fe40:	cbz	x8, 410018 <sqrt@plt+0xe5a8>
  40fe44:	ldr	w8, [sp, #52]
  40fe48:	str	w8, [sp, #48]
  40fe4c:	ldr	x9, [sp, #80]
  40fe50:	ldrb	w8, [x9]
  40fe54:	cbz	w8, 40fed0 <sqrt@plt+0xe460>
  40fe58:	ldr	x8, [sp, #64]
  40fe5c:	ldr	w9, [x8, #8]
  40fe60:	cbz	w9, 40fe78 <sqrt@plt+0xe408>
  40fe64:	ldr	x8, [sp, #80]
  40fe68:	add	x8, x8, #0x1
  40fe6c:	ldur	x9, [x29, #-56]
  40fe70:	str	x8, [x9, #16]
  40fe74:	b	40fecc <sqrt@plt+0xe45c>
  40fe78:	ldur	w8, [x29, #-60]
  40fe7c:	cbz	w8, 40fea4 <sqrt@plt+0xe434>
  40fe80:	ldr	x8, [sp, #40]
  40fe84:	ldr	x0, [x8]
  40fe88:	ldur	x9, [x29, #-16]
  40fe8c:	ldr	x2, [x9]
  40fe90:	ldr	x9, [sp, #64]
  40fe94:	ldr	x3, [x9]
  40fe98:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40fe9c:	add	x1, x1, #0x366
  40fea0:	bl	401710 <fprintf@plt>
  40fea4:	ldur	x8, [x29, #-56]
  40fea8:	ldr	x0, [x8, #32]
  40feac:	bl	401700 <strlen@plt>
  40feb0:	ldur	x8, [x29, #-56]
  40feb4:	ldr	x9, [x8, #32]
  40feb8:	add	x9, x9, x0
  40febc:	str	x9, [x8, #32]
  40fec0:	mov	w10, #0x3f                  	// #63
  40fec4:	stur	w10, [x29, #-4]
  40fec8:	b	410188 <sqrt@plt+0xe718>
  40fecc:	b	40ffb0 <sqrt@plt+0xe540>
  40fed0:	ldr	x8, [sp, #64]
  40fed4:	ldr	w9, [x8, #8]
  40fed8:	cmp	w9, #0x1
  40fedc:	b.ne	40ffb0 <sqrt@plt+0xe540>  // b.any
  40fee0:	ldur	x8, [x29, #-56]
  40fee4:	ldr	w9, [x8]
  40fee8:	ldur	w10, [x29, #-8]
  40feec:	cmp	w9, w10
  40fef0:	b.ge	40ff28 <sqrt@plt+0xe4b8>  // b.tcont
  40fef4:	ldur	x8, [x29, #-16]
  40fef8:	ldur	x9, [x29, #-56]
  40fefc:	ldrsw	x10, [x9]
  40ff00:	mov	w11, w10
  40ff04:	add	w11, w11, #0x1
  40ff08:	str	w11, [x9]
  40ff0c:	mov	x9, #0x8                   	// #8
  40ff10:	mul	x9, x9, x10
  40ff14:	add	x8, x8, x9
  40ff18:	ldr	x8, [x8]
  40ff1c:	ldur	x9, [x29, #-56]
  40ff20:	str	x8, [x9, #16]
  40ff24:	b	40ffb0 <sqrt@plt+0xe540>
  40ff28:	ldur	w8, [x29, #-60]
  40ff2c:	cbz	w8, 40ff74 <sqrt@plt+0xe504>
  40ff30:	ldr	x8, [sp, #40]
  40ff34:	ldr	x0, [x8]
  40ff38:	ldur	x9, [x29, #-16]
  40ff3c:	ldr	x2, [x9]
  40ff40:	ldur	x9, [x29, #-16]
  40ff44:	ldur	x10, [x29, #-56]
  40ff48:	ldr	w11, [x10]
  40ff4c:	subs	w11, w11, #0x1
  40ff50:	mov	w1, w11
  40ff54:	sxtw	x10, w1
  40ff58:	mov	x12, #0x8                   	// #8
  40ff5c:	mul	x10, x12, x10
  40ff60:	add	x9, x9, x10
  40ff64:	ldr	x3, [x9]
  40ff68:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  40ff6c:	add	x1, x1, #0x284
  40ff70:	bl	401710 <fprintf@plt>
  40ff74:	ldur	x8, [x29, #-56]
  40ff78:	ldr	x0, [x8, #32]
  40ff7c:	bl	401700 <strlen@plt>
  40ff80:	ldur	x8, [x29, #-56]
  40ff84:	ldr	x9, [x8, #32]
  40ff88:	add	x9, x9, x0
  40ff8c:	str	x9, [x8, #32]
  40ff90:	ldur	x8, [x29, #-24]
  40ff94:	ldrb	w10, [x8]
  40ff98:	mov	w11, #0x3a                  	// #58
  40ff9c:	mov	w12, #0x3f                  	// #63
  40ffa0:	cmp	w10, #0x3a
  40ffa4:	csel	w10, w11, w12, eq  // eq = none
  40ffa8:	stur	w10, [x29, #-4]
  40ffac:	b	410188 <sqrt@plt+0xe718>
  40ffb0:	ldur	x8, [x29, #-56]
  40ffb4:	ldr	x0, [x8, #32]
  40ffb8:	bl	401700 <strlen@plt>
  40ffbc:	ldur	x8, [x29, #-56]
  40ffc0:	ldr	x9, [x8, #32]
  40ffc4:	add	x9, x9, x0
  40ffc8:	str	x9, [x8, #32]
  40ffcc:	ldur	x8, [x29, #-40]
  40ffd0:	cbz	x8, 40ffe0 <sqrt@plt+0xe570>
  40ffd4:	ldr	w8, [sp, #48]
  40ffd8:	ldur	x9, [x29, #-40]
  40ffdc:	str	w8, [x9]
  40ffe0:	ldr	x8, [sp, #64]
  40ffe4:	ldr	x8, [x8, #16]
  40ffe8:	cbz	x8, 410008 <sqrt@plt+0xe598>
  40ffec:	ldr	x8, [sp, #64]
  40fff0:	ldr	w9, [x8, #24]
  40fff4:	ldr	x8, [sp, #64]
  40fff8:	ldr	x8, [x8, #16]
  40fffc:	str	w9, [x8]
  410000:	stur	wzr, [x29, #-4]
  410004:	b	410188 <sqrt@plt+0xe718>
  410008:	ldr	x8, [sp, #64]
  41000c:	ldr	w9, [x8, #24]
  410010:	stur	w9, [x29, #-4]
  410014:	b	410188 <sqrt@plt+0xe718>
  410018:	ldur	x8, [x29, #-56]
  41001c:	mov	x9, xzr
  410020:	str	x9, [x8, #32]
  410024:	mov	w10, #0x57                  	// #87
  410028:	stur	w10, [x29, #-4]
  41002c:	b	410188 <sqrt@plt+0xe718>
  410030:	ldr	x8, [sp, #88]
  410034:	ldrb	w9, [x8, #1]
  410038:	cmp	w9, #0x3a
  41003c:	b.ne	410180 <sqrt@plt+0xe710>  // b.any
  410040:	ldr	x8, [sp, #88]
  410044:	ldrb	w9, [x8, #2]
  410048:	cmp	w9, #0x3a
  41004c:	b.ne	4100a0 <sqrt@plt+0xe630>  // b.any
  410050:	ldur	x8, [x29, #-56]
  410054:	ldr	x8, [x8, #32]
  410058:	ldrb	w9, [x8]
  41005c:	cbz	w9, 410084 <sqrt@plt+0xe614>
  410060:	ldur	x8, [x29, #-56]
  410064:	ldr	x8, [x8, #32]
  410068:	ldur	x9, [x29, #-56]
  41006c:	str	x8, [x9, #16]
  410070:	ldur	x8, [x29, #-56]
  410074:	ldr	w10, [x8]
  410078:	add	w10, w10, #0x1
  41007c:	str	w10, [x8]
  410080:	b	410090 <sqrt@plt+0xe620>
  410084:	ldur	x8, [x29, #-56]
  410088:	mov	x9, xzr
  41008c:	str	x9, [x8, #16]
  410090:	ldur	x8, [x29, #-56]
  410094:	mov	x9, xzr
  410098:	str	x9, [x8, #32]
  41009c:	b	410180 <sqrt@plt+0xe710>
  4100a0:	ldur	x8, [x29, #-56]
  4100a4:	ldr	x8, [x8, #32]
  4100a8:	ldrb	w9, [x8]
  4100ac:	cbz	w9, 4100d4 <sqrt@plt+0xe664>
  4100b0:	ldur	x8, [x29, #-56]
  4100b4:	ldr	x8, [x8, #32]
  4100b8:	ldur	x9, [x29, #-56]
  4100bc:	str	x8, [x9, #16]
  4100c0:	ldur	x8, [x29, #-56]
  4100c4:	ldr	w10, [x8]
  4100c8:	add	w10, w10, #0x1
  4100cc:	str	w10, [x8]
  4100d0:	b	410174 <sqrt@plt+0xe704>
  4100d4:	ldur	x8, [x29, #-56]
  4100d8:	ldr	w9, [x8]
  4100dc:	ldur	w10, [x29, #-8]
  4100e0:	cmp	w9, w10
  4100e4:	b.ne	410144 <sqrt@plt+0xe6d4>  // b.any
  4100e8:	ldur	w8, [x29, #-60]
  4100ec:	cbz	w8, 410110 <sqrt@plt+0xe6a0>
  4100f0:	ldr	x8, [sp, #40]
  4100f4:	ldr	x0, [x8]
  4100f8:	ldur	x9, [x29, #-16]
  4100fc:	ldr	x2, [x9]
  410100:	ldrb	w3, [sp, #103]
  410104:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  410108:	add	x1, x1, #0x31e
  41010c:	bl	401710 <fprintf@plt>
  410110:	ldrb	w8, [sp, #103]
  410114:	ldur	x9, [x29, #-56]
  410118:	str	w8, [x9, #8]
  41011c:	ldur	x9, [x29, #-24]
  410120:	ldrb	w8, [x9]
  410124:	cmp	w8, #0x3a
  410128:	b.ne	410138 <sqrt@plt+0xe6c8>  // b.any
  41012c:	mov	w8, #0x3a                  	// #58
  410130:	strb	w8, [sp, #103]
  410134:	b	410140 <sqrt@plt+0xe6d0>
  410138:	mov	w8, #0x3f                  	// #63
  41013c:	strb	w8, [sp, #103]
  410140:	b	410174 <sqrt@plt+0xe704>
  410144:	ldur	x8, [x29, #-16]
  410148:	ldur	x9, [x29, #-56]
  41014c:	ldrsw	x10, [x9]
  410150:	mov	w11, w10
  410154:	add	w11, w11, #0x1
  410158:	str	w11, [x9]
  41015c:	mov	x9, #0x8                   	// #8
  410160:	mul	x9, x9, x10
  410164:	add	x8, x8, x9
  410168:	ldr	x8, [x8]
  41016c:	ldur	x9, [x29, #-56]
  410170:	str	x8, [x9, #16]
  410174:	ldur	x8, [x29, #-56]
  410178:	mov	x9, xzr
  41017c:	str	x9, [x8, #32]
  410180:	ldrb	w8, [sp, #103]
  410184:	stur	w8, [x29, #-4]
  410188:	ldur	w0, [x29, #-4]
  41018c:	ldp	x29, x30, [sp, #208]
  410190:	add	sp, sp, #0xe0
  410194:	ret
  410198:	sub	sp, sp, #0x40
  41019c:	stp	x29, x30, [sp, #48]
  4101a0:	add	x29, sp, #0x30
  4101a4:	mov	x8, xzr
  4101a8:	stur	w0, [x29, #-4]
  4101ac:	stur	x1, [x29, #-16]
  4101b0:	str	x2, [sp, #24]
  4101b4:	str	w3, [sp, #20]
  4101b8:	str	x4, [sp, #8]
  4101bc:	ldr	x9, [sp, #8]
  4101c0:	ldr	w10, [x9]
  4101c4:	ldr	x9, [sp, #8]
  4101c8:	str	w10, [x9, #52]
  4101cc:	ldr	x9, [sp, #8]
  4101d0:	str	w10, [x9, #48]
  4101d4:	ldr	x9, [sp, #8]
  4101d8:	str	x8, [x9, #32]
  4101dc:	ldr	w10, [sp, #20]
  4101e0:	mov	w11, #0x1                   	// #1
  4101e4:	str	w11, [sp, #4]
  4101e8:	cbnz	w10, 410210 <sqrt@plt+0xe7a0>
  4101ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  4101f0:	add	x0, x0, #0x394
  4101f4:	bl	4019b0 <getenv@plt>
  4101f8:	cmp	x0, #0x0
  4101fc:	cset	w8, ne  // ne = any
  410200:	mov	w9, #0x1                   	// #1
  410204:	eor	w8, w8, #0x1
  410208:	eor	w8, w8, w9
  41020c:	str	w8, [sp, #4]
  410210:	ldr	w8, [sp, #4]
  410214:	and	w8, w8, #0x1
  410218:	ldr	x9, [sp, #8]
  41021c:	str	w8, [x9, #44]
  410220:	ldr	x9, [sp, #24]
  410224:	ldrb	w8, [x9]
  410228:	cmp	w8, #0x2d
  41022c:	b.ne	41024c <sqrt@plt+0xe7dc>  // b.any
  410230:	ldr	x8, [sp, #8]
  410234:	mov	w9, #0x2                   	// #2
  410238:	str	w9, [x8, #40]
  41023c:	ldr	x8, [sp, #24]
  410240:	add	x8, x8, #0x1
  410244:	str	x8, [sp, #24]
  410248:	b	410298 <sqrt@plt+0xe828>
  41024c:	ldr	x8, [sp, #24]
  410250:	ldrb	w9, [x8]
  410254:	cmp	w9, #0x2b
  410258:	b.ne	410274 <sqrt@plt+0xe804>  // b.any
  41025c:	ldr	x8, [sp, #8]
  410260:	str	wzr, [x8, #40]
  410264:	ldr	x8, [sp, #24]
  410268:	add	x8, x8, #0x1
  41026c:	str	x8, [sp, #24]
  410270:	b	410298 <sqrt@plt+0xe828>
  410274:	ldr	x8, [sp, #8]
  410278:	ldr	w9, [x8, #44]
  41027c:	cbz	w9, 41028c <sqrt@plt+0xe81c>
  410280:	ldr	x8, [sp, #8]
  410284:	str	wzr, [x8, #40]
  410288:	b	410298 <sqrt@plt+0xe828>
  41028c:	ldr	x8, [sp, #8]
  410290:	mov	w9, #0x1                   	// #1
  410294:	str	w9, [x8, #40]
  410298:	ldr	x0, [sp, #24]
  41029c:	ldp	x29, x30, [sp, #48]
  4102a0:	add	sp, sp, #0x40
  4102a4:	ret
  4102a8:	sub	sp, sp, #0x40
  4102ac:	str	x0, [sp, #56]
  4102b0:	str	x1, [sp, #48]
  4102b4:	ldr	x8, [sp, #48]
  4102b8:	ldr	w9, [x8, #48]
  4102bc:	str	w9, [sp, #44]
  4102c0:	ldr	x8, [sp, #48]
  4102c4:	ldr	w9, [x8, #52]
  4102c8:	str	w9, [sp, #40]
  4102cc:	ldr	x8, [sp, #48]
  4102d0:	ldr	w9, [x8]
  4102d4:	str	w9, [sp, #36]
  4102d8:	ldr	w8, [sp, #36]
  4102dc:	ldr	w9, [sp, #40]
  4102e0:	mov	w10, #0x0                   	// #0
  4102e4:	cmp	w8, w9
  4102e8:	str	w10, [sp, #4]
  4102ec:	b.le	410304 <sqrt@plt+0xe894>
  4102f0:	ldr	w8, [sp, #40]
  4102f4:	ldr	w9, [sp, #44]
  4102f8:	cmp	w8, w9
  4102fc:	cset	w8, gt
  410300:	str	w8, [sp, #4]
  410304:	ldr	w8, [sp, #4]
  410308:	tbnz	w8, #0, 410310 <sqrt@plt+0xe8a0>
  41030c:	b	410518 <sqrt@plt+0xeaa8>
  410310:	ldr	w8, [sp, #36]
  410314:	ldr	w9, [sp, #40]
  410318:	subs	w8, w8, w9
  41031c:	ldr	w9, [sp, #40]
  410320:	ldr	w10, [sp, #44]
  410324:	subs	w9, w9, w10
  410328:	cmp	w8, w9
  41032c:	b.le	410434 <sqrt@plt+0xe9c4>
  410330:	ldr	w8, [sp, #40]
  410334:	ldr	w9, [sp, #44]
  410338:	subs	w8, w8, w9
  41033c:	str	w8, [sp, #20]
  410340:	str	wzr, [sp, #16]
  410344:	ldr	w8, [sp, #16]
  410348:	ldr	w9, [sp, #20]
  41034c:	cmp	w8, w9
  410350:	b.ge	410420 <sqrt@plt+0xe9b0>  // b.tcont
  410354:	ldr	x8, [sp, #56]
  410358:	ldr	w9, [sp, #44]
  41035c:	ldr	w10, [sp, #16]
  410360:	add	w9, w9, w10
  410364:	mov	w0, w9
  410368:	sxtw	x11, w0
  41036c:	mov	x12, #0x8                   	// #8
  410370:	mul	x11, x12, x11
  410374:	add	x8, x8, x11
  410378:	ldr	x8, [x8]
  41037c:	str	x8, [sp, #24]
  410380:	ldr	x8, [sp, #56]
  410384:	ldr	w9, [sp, #36]
  410388:	ldr	w10, [sp, #40]
  41038c:	ldr	w13, [sp, #44]
  410390:	subs	w10, w10, w13
  410394:	subs	w9, w9, w10
  410398:	ldr	w10, [sp, #16]
  41039c:	add	w9, w9, w10
  4103a0:	mov	w0, w9
  4103a4:	sxtw	x11, w0
  4103a8:	mul	x11, x12, x11
  4103ac:	add	x8, x8, x11
  4103b0:	ldr	x8, [x8]
  4103b4:	ldr	x11, [sp, #56]
  4103b8:	ldr	w9, [sp, #44]
  4103bc:	ldr	w10, [sp, #16]
  4103c0:	add	w9, w9, w10
  4103c4:	mov	w0, w9
  4103c8:	sxtw	x14, w0
  4103cc:	mul	x14, x12, x14
  4103d0:	add	x11, x11, x14
  4103d4:	str	x8, [x11]
  4103d8:	ldr	x8, [sp, #24]
  4103dc:	ldr	x11, [sp, #56]
  4103e0:	ldr	w9, [sp, #36]
  4103e4:	ldr	w10, [sp, #40]
  4103e8:	ldr	w13, [sp, #44]
  4103ec:	subs	w10, w10, w13
  4103f0:	subs	w9, w9, w10
  4103f4:	ldr	w10, [sp, #16]
  4103f8:	add	w9, w9, w10
  4103fc:	mov	w0, w9
  410400:	sxtw	x14, w0
  410404:	mul	x12, x12, x14
  410408:	add	x11, x11, x12
  41040c:	str	x8, [x11]
  410410:	ldr	w8, [sp, #16]
  410414:	add	w8, w8, #0x1
  410418:	str	w8, [sp, #16]
  41041c:	b	410344 <sqrt@plt+0xe8d4>
  410420:	ldr	w8, [sp, #20]
  410424:	ldr	w9, [sp, #36]
  410428:	subs	w8, w9, w8
  41042c:	str	w8, [sp, #36]
  410430:	b	410514 <sqrt@plt+0xeaa4>
  410434:	ldr	w8, [sp, #36]
  410438:	ldr	w9, [sp, #40]
  41043c:	subs	w8, w8, w9
  410440:	str	w8, [sp, #12]
  410444:	str	wzr, [sp, #8]
  410448:	ldr	w8, [sp, #8]
  41044c:	ldr	w9, [sp, #12]
  410450:	cmp	w8, w9
  410454:	b.ge	410504 <sqrt@plt+0xea94>  // b.tcont
  410458:	ldr	x8, [sp, #56]
  41045c:	ldr	w9, [sp, #44]
  410460:	ldr	w10, [sp, #8]
  410464:	add	w9, w9, w10
  410468:	mov	w0, w9
  41046c:	sxtw	x11, w0
  410470:	mov	x12, #0x8                   	// #8
  410474:	mul	x11, x12, x11
  410478:	add	x8, x8, x11
  41047c:	ldr	x8, [x8]
  410480:	str	x8, [sp, #24]
  410484:	ldr	x8, [sp, #56]
  410488:	ldr	w9, [sp, #40]
  41048c:	ldr	w10, [sp, #8]
  410490:	add	w9, w9, w10
  410494:	mov	w0, w9
  410498:	sxtw	x11, w0
  41049c:	mul	x11, x12, x11
  4104a0:	add	x8, x8, x11
  4104a4:	ldr	x8, [x8]
  4104a8:	ldr	x11, [sp, #56]
  4104ac:	ldr	w9, [sp, #44]
  4104b0:	ldr	w10, [sp, #8]
  4104b4:	add	w9, w9, w10
  4104b8:	mov	w0, w9
  4104bc:	sxtw	x13, w0
  4104c0:	mul	x13, x12, x13
  4104c4:	add	x11, x11, x13
  4104c8:	str	x8, [x11]
  4104cc:	ldr	x8, [sp, #24]
  4104d0:	ldr	x11, [sp, #56]
  4104d4:	ldr	w9, [sp, #40]
  4104d8:	ldr	w10, [sp, #8]
  4104dc:	add	w9, w9, w10
  4104e0:	mov	w0, w9
  4104e4:	sxtw	x13, w0
  4104e8:	mul	x12, x12, x13
  4104ec:	add	x11, x11, x12
  4104f0:	str	x8, [x11]
  4104f4:	ldr	w8, [sp, #8]
  4104f8:	add	w8, w8, #0x1
  4104fc:	str	w8, [sp, #8]
  410500:	b	410448 <sqrt@plt+0xe9d8>
  410504:	ldr	w8, [sp, #12]
  410508:	ldr	w9, [sp, #44]
  41050c:	add	w8, w9, w8
  410510:	str	w8, [sp, #44]
  410514:	b	4102d8 <sqrt@plt+0xe868>
  410518:	ldr	x8, [sp, #48]
  41051c:	ldr	w9, [x8]
  410520:	ldr	x8, [sp, #48]
  410524:	ldr	w10, [x8, #52]
  410528:	subs	w9, w9, w10
  41052c:	ldr	x8, [sp, #48]
  410530:	ldr	w10, [x8, #48]
  410534:	add	w9, w10, w9
  410538:	str	w9, [x8, #48]
  41053c:	ldr	x8, [sp, #48]
  410540:	ldr	w9, [x8]
  410544:	ldr	x8, [sp, #48]
  410548:	str	w9, [x8, #52]
  41054c:	add	sp, sp, #0x40
  410550:	ret
  410554:	sub	sp, sp, #0x70
  410558:	stp	x29, x30, [sp, #96]
  41055c:	add	x29, sp, #0x60
  410560:	adrp	x8, 42a000 <_Znam@GLIBCXX_3.4>
  410564:	add	x8, x8, #0x414
  410568:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  41056c:	add	x9, x9, #0xc68
  410570:	adrp	x10, 42a000 <_Znam@GLIBCXX_3.4>
  410574:	add	x10, x10, #0x418
  410578:	adrp	x11, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  41057c:	add	x11, x11, #0x138
  410580:	adrp	x12, 42a000 <_Znam@GLIBCXX_3.4>
  410584:	add	x12, x12, #0x41c
  410588:	stur	w0, [x29, #-4]
  41058c:	stur	x1, [x29, #-16]
  410590:	stur	x2, [x29, #-24]
  410594:	stur	x3, [x29, #-32]
  410598:	stur	x4, [x29, #-40]
  41059c:	stur	w5, [x29, #-44]
  4105a0:	str	w6, [sp, #48]
  4105a4:	ldr	w13, [x8]
  4105a8:	str	w13, [x9]
  4105ac:	ldr	w13, [x10]
  4105b0:	str	w13, [x9, #4]
  4105b4:	ldur	w0, [x29, #-4]
  4105b8:	ldur	x1, [x29, #-16]
  4105bc:	ldur	x2, [x29, #-24]
  4105c0:	ldur	x3, [x29, #-32]
  4105c4:	ldur	x4, [x29, #-40]
  4105c8:	ldur	w5, [x29, #-44]
  4105cc:	ldr	w6, [sp, #48]
  4105d0:	mov	x7, x9
  4105d4:	str	x8, [sp, #32]
  4105d8:	str	x9, [sp, #24]
  4105dc:	str	x11, [sp, #16]
  4105e0:	str	x12, [sp, #8]
  4105e4:	bl	40efd0 <sqrt@plt+0xd560>
  4105e8:	str	w0, [sp, #44]
  4105ec:	ldr	x8, [sp, #24]
  4105f0:	ldr	w13, [x8]
  4105f4:	ldr	x9, [sp, #32]
  4105f8:	str	w13, [x9]
  4105fc:	ldr	x10, [x8, #16]
  410600:	ldr	x11, [sp, #16]
  410604:	str	x10, [x11]
  410608:	ldr	w13, [x8, #8]
  41060c:	ldr	x10, [sp, #8]
  410610:	str	w13, [x10]
  410614:	ldr	w0, [sp, #44]
  410618:	ldp	x29, x30, [sp, #96]
  41061c:	add	sp, sp, #0x70
  410620:	ret
  410624:	sub	sp, sp, #0x30
  410628:	stp	x29, x30, [sp, #32]
  41062c:	add	x29, sp, #0x20
  410630:	mov	x8, xzr
  410634:	mov	x3, x8
  410638:	mov	w9, wzr
  41063c:	mov	w6, #0x1                   	// #1
  410640:	stur	w0, [x29, #-4]
  410644:	str	x1, [sp, #16]
  410648:	str	x2, [sp, #8]
  41064c:	ldur	w0, [x29, #-4]
  410650:	ldr	x1, [sp, #16]
  410654:	ldr	x2, [sp, #8]
  410658:	mov	x4, x8
  41065c:	mov	w5, w9
  410660:	bl	410554 <sqrt@plt+0xeae4>
  410664:	ldp	x29, x30, [sp, #32]
  410668:	add	sp, sp, #0x30
  41066c:	ret
  410670:	sub	sp, sp, #0x40
  410674:	stp	x29, x30, [sp, #48]
  410678:	add	x29, sp, #0x30
  41067c:	mov	w8, wzr
  410680:	stur	w0, [x29, #-4]
  410684:	stur	x1, [x29, #-16]
  410688:	str	x2, [sp, #24]
  41068c:	str	x3, [sp, #16]
  410690:	str	x4, [sp, #8]
  410694:	ldur	w0, [x29, #-4]
  410698:	ldur	x1, [x29, #-16]
  41069c:	ldr	x2, [sp, #24]
  4106a0:	ldr	x3, [sp, #16]
  4106a4:	ldr	x4, [sp, #8]
  4106a8:	mov	w5, w8
  4106ac:	mov	w6, w8
  4106b0:	bl	410554 <sqrt@plt+0xeae4>
  4106b4:	ldp	x29, x30, [sp, #48]
  4106b8:	add	sp, sp, #0x40
  4106bc:	ret
  4106c0:	sub	sp, sp, #0x40
  4106c4:	stp	x29, x30, [sp, #48]
  4106c8:	add	x29, sp, #0x30
  4106cc:	mov	w8, wzr
  4106d0:	stur	w0, [x29, #-4]
  4106d4:	stur	x1, [x29, #-16]
  4106d8:	str	x2, [sp, #24]
  4106dc:	str	x3, [sp, #16]
  4106e0:	str	x4, [sp, #8]
  4106e4:	str	x5, [sp]
  4106e8:	ldur	w0, [x29, #-4]
  4106ec:	ldur	x1, [x29, #-16]
  4106f0:	ldr	x2, [sp, #24]
  4106f4:	ldr	x3, [sp, #16]
  4106f8:	ldr	x4, [sp, #8]
  4106fc:	ldr	x7, [sp]
  410700:	mov	w5, w8
  410704:	mov	w6, w8
  410708:	bl	40efd0 <sqrt@plt+0xd560>
  41070c:	ldp	x29, x30, [sp, #48]
  410710:	add	sp, sp, #0x40
  410714:	ret
  410718:	sub	sp, sp, #0x40
  41071c:	stp	x29, x30, [sp, #48]
  410720:	add	x29, sp, #0x30
  410724:	mov	w5, #0x1                   	// #1
  410728:	mov	w8, wzr
  41072c:	stur	w0, [x29, #-4]
  410730:	stur	x1, [x29, #-16]
  410734:	str	x2, [sp, #24]
  410738:	str	x3, [sp, #16]
  41073c:	str	x4, [sp, #8]
  410740:	ldur	w0, [x29, #-4]
  410744:	ldur	x1, [x29, #-16]
  410748:	ldr	x2, [sp, #24]
  41074c:	ldr	x3, [sp, #16]
  410750:	ldr	x4, [sp, #8]
  410754:	mov	w6, w8
  410758:	bl	410554 <sqrt@plt+0xeae4>
  41075c:	ldp	x29, x30, [sp, #48]
  410760:	add	sp, sp, #0x40
  410764:	ret
  410768:	sub	sp, sp, #0x40
  41076c:	stp	x29, x30, [sp, #48]
  410770:	add	x29, sp, #0x30
  410774:	mov	w8, #0x1                   	// #1
  410778:	mov	w9, wzr
  41077c:	stur	w0, [x29, #-4]
  410780:	stur	x1, [x29, #-16]
  410784:	str	x2, [sp, #24]
  410788:	str	x3, [sp, #16]
  41078c:	str	x4, [sp, #8]
  410790:	str	x5, [sp]
  410794:	ldur	w0, [x29, #-4]
  410798:	ldur	x1, [x29, #-16]
  41079c:	ldr	x2, [sp, #24]
  4107a0:	ldr	x3, [sp, #16]
  4107a4:	ldr	x4, [sp, #8]
  4107a8:	ldr	x7, [sp]
  4107ac:	mov	w5, w8
  4107b0:	mov	w6, w9
  4107b4:	bl	40efd0 <sqrt@plt+0xd560>
  4107b8:	ldp	x29, x30, [sp, #48]
  4107bc:	add	sp, sp, #0x40
  4107c0:	ret
  4107c4:	sub	sp, sp, #0x10
  4107c8:	mov	x8, xzr
  4107cc:	str	x0, [sp, #8]
  4107d0:	ldr	x9, [sp, #8]
  4107d4:	str	x8, [x9]
  4107d8:	str	x8, [x9, #8]
  4107dc:	add	sp, sp, #0x10
  4107e0:	ret
  4107e4:	sub	sp, sp, #0x50
  4107e8:	stp	x29, x30, [sp, #64]
  4107ec:	add	x29, sp, #0x40
  4107f0:	mov	w8, #0x11                  	// #17
  4107f4:	mov	x9, #0x110                 	// #272
  4107f8:	stur	x0, [x29, #-8]
  4107fc:	ldur	x10, [x29, #-8]
  410800:	str	w8, [x10, #8]
  410804:	mov	x0, x9
  410808:	str	x10, [sp, #32]
  41080c:	bl	4016a0 <_Znam@plt>
  410810:	add	x9, x0, #0x110
  410814:	mov	x10, x0
  410818:	str	x0, [sp, #24]
  41081c:	str	x9, [sp, #16]
  410820:	str	x10, [sp, #8]
  410824:	ldr	x8, [sp, #8]
  410828:	mov	x0, x8
  41082c:	adrp	x9, 410000 <sqrt@plt+0xe590>
  410830:	add	x9, x9, #0x7c4
  410834:	str	x8, [sp]
  410838:	blr	x9
  41083c:	b	410840 <sqrt@plt+0xedd0>
  410840:	ldr	x8, [sp]
  410844:	add	x9, x8, #0x10
  410848:	ldr	x10, [sp, #16]
  41084c:	cmp	x9, x10
  410850:	str	x9, [sp, #8]
  410854:	b.ne	410824 <sqrt@plt+0xedb4>  // b.any
  410858:	ldr	x8, [sp, #24]
  41085c:	ldr	x9, [sp, #32]
  410860:	str	x8, [x9]
  410864:	str	wzr, [x9, #12]
  410868:	ldp	x29, x30, [sp, #64]
  41086c:	add	sp, sp, #0x50
  410870:	ret
  410874:	stur	x0, [x29, #-16]
  410878:	stur	w1, [x29, #-20]
  41087c:	ldr	x0, [sp, #24]
  410880:	bl	4018f0 <_ZdaPv@plt>
  410884:	ldur	x0, [x29, #-16]
  410888:	bl	401a00 <_Unwind_Resume@plt>
  41088c:	sub	sp, sp, #0x30
  410890:	stp	x29, x30, [sp, #32]
  410894:	add	x29, sp, #0x20
  410898:	stur	x0, [x29, #-8]
  41089c:	ldur	x8, [x29, #-8]
  4108a0:	stur	wzr, [x29, #-12]
  4108a4:	str	x8, [sp, #8]
  4108a8:	ldur	w8, [x29, #-12]
  4108ac:	ldr	x9, [sp, #8]
  4108b0:	ldr	w10, [x9, #8]
  4108b4:	cmp	w8, w10
  4108b8:	b.cs	4108f0 <sqrt@plt+0xee80>  // b.hs, b.nlast
  4108bc:	ldr	x8, [sp, #8]
  4108c0:	ldr	x9, [x8]
  4108c4:	ldur	w10, [x29, #-12]
  4108c8:	mov	w11, w10
  4108cc:	mov	x12, #0x10                  	// #16
  4108d0:	mul	x11, x12, x11
  4108d4:	add	x9, x9, x11
  4108d8:	ldr	x0, [x9]
  4108dc:	bl	401780 <free@plt>
  4108e0:	ldur	w8, [x29, #-12]
  4108e4:	add	w8, w8, #0x1
  4108e8:	stur	w8, [x29, #-12]
  4108ec:	b	4108a8 <sqrt@plt+0xee38>
  4108f0:	ldr	x8, [sp, #8]
  4108f4:	ldr	x9, [x8]
  4108f8:	str	x9, [sp]
  4108fc:	cbz	x9, 410908 <sqrt@plt+0xee98>
  410900:	ldr	x0, [sp]
  410904:	bl	4018f0 <_ZdaPv@plt>
  410908:	ldp	x29, x30, [sp, #32]
  41090c:	add	sp, sp, #0x30
  410910:	ret
  410914:	sub	sp, sp, #0xc0
  410918:	stp	x29, x30, [sp, #176]
  41091c:	add	x29, sp, #0xb0
  410920:	mov	w8, #0x1f                  	// #31
  410924:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3390>
  410928:	add	x9, x9, #0x3a4
  41092c:	stur	x0, [x29, #-16]
  410930:	stur	x1, [x29, #-24]
  410934:	stur	x2, [x29, #-32]
  410938:	ldur	x10, [x29, #-16]
  41093c:	ldur	x11, [x29, #-24]
  410940:	cmp	x11, #0x0
  410944:	cset	w12, ne  // ne = any
  410948:	and	w0, w12, #0x1
  41094c:	mov	w1, w8
  410950:	mov	x2, x9
  410954:	str	x10, [sp, #72]
  410958:	bl	404300 <sqrt@plt+0x2890>
  41095c:	ldur	x0, [x29, #-24]
  410960:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  410964:	stur	x0, [x29, #-40]
  410968:	ldur	x9, [x29, #-40]
  41096c:	ldr	x10, [sp, #72]
  410970:	ldr	w8, [x10, #8]
  410974:	mov	w11, w8
  410978:	udiv	x13, x9, x11
  41097c:	mul	x11, x13, x11
  410980:	subs	x9, x9, x11
  410984:	stur	w9, [x29, #-44]
  410988:	ldr	x8, [sp, #72]
  41098c:	ldr	x9, [x8]
  410990:	ldur	w10, [x29, #-44]
  410994:	mov	w11, w10
  410998:	mov	x12, #0x10                  	// #16
  41099c:	mul	x11, x12, x11
  4109a0:	add	x9, x9, x11
  4109a4:	ldr	x9, [x9]
  4109a8:	cbz	x9, 410a50 <sqrt@plt+0xefe0>
  4109ac:	ldr	x8, [sp, #72]
  4109b0:	ldr	x9, [x8]
  4109b4:	ldur	w10, [x29, #-44]
  4109b8:	mov	w11, w10
  4109bc:	mov	x12, #0x10                  	// #16
  4109c0:	mul	x11, x12, x11
  4109c4:	add	x9, x9, x11
  4109c8:	ldr	x0, [x9]
  4109cc:	ldur	x1, [x29, #-24]
  4109d0:	bl	401930 <strcmp@plt>
  4109d4:	cbnz	w0, 410a1c <sqrt@plt+0xefac>
  4109d8:	ldur	x8, [x29, #-32]
  4109dc:	ldr	x9, [sp, #72]
  4109e0:	ldr	x10, [x9]
  4109e4:	ldur	w11, [x29, #-44]
  4109e8:	mov	w12, w11
  4109ec:	mov	x13, #0x10                  	// #16
  4109f0:	mul	x12, x13, x12
  4109f4:	add	x10, x10, x12
  4109f8:	str	x8, [x10, #8]
  4109fc:	ldr	x8, [x9]
  410a00:	ldur	w11, [x29, #-44]
  410a04:	mov	w10, w11
  410a08:	mul	x10, x13, x10
  410a0c:	add	x8, x8, x10
  410a10:	ldr	x8, [x8]
  410a14:	stur	x8, [x29, #-8]
  410a18:	b	410dd4 <sqrt@plt+0xf364>
  410a1c:	ldur	w8, [x29, #-44]
  410a20:	cbnz	w8, 410a38 <sqrt@plt+0xefc8>
  410a24:	ldr	x8, [sp, #72]
  410a28:	ldr	w9, [x8, #8]
  410a2c:	subs	w9, w9, #0x1
  410a30:	str	w9, [sp, #68]
  410a34:	b	410a44 <sqrt@plt+0xefd4>
  410a38:	ldur	w8, [x29, #-44]
  410a3c:	subs	w8, w8, #0x1
  410a40:	str	w8, [sp, #68]
  410a44:	ldr	w8, [sp, #68]
  410a48:	stur	w8, [x29, #-44]
  410a4c:	b	410988 <sqrt@plt+0xef18>
  410a50:	ldur	x8, [x29, #-32]
  410a54:	cbnz	x8, 410a64 <sqrt@plt+0xeff4>
  410a58:	mov	x8, xzr
  410a5c:	stur	x8, [x29, #-8]
  410a60:	b	410dd4 <sqrt@plt+0xf364>
  410a64:	ldr	x8, [sp, #72]
  410a68:	ldr	w9, [x8, #12]
  410a6c:	mov	w10, #0x4                   	// #4
  410a70:	mul	w9, w9, w10
  410a74:	ldr	w10, [x8, #8]
  410a78:	mov	w11, #0x1                   	// #1
  410a7c:	mul	w10, w10, w11
  410a80:	cmp	w9, w10
  410a84:	b.cc	410d60 <sqrt@plt+0xf2f0>  // b.lo, b.ul, b.last
  410a88:	ldr	x8, [sp, #72]
  410a8c:	ldr	x9, [x8]
  410a90:	stur	x9, [x29, #-56]
  410a94:	ldr	w10, [x8, #8]
  410a98:	stur	w10, [x29, #-60]
  410a9c:	ldr	w0, [x8, #8]
  410aa0:	bl	4130d4 <_ZdlPvm@@Base+0x464>
  410aa4:	ldr	x8, [sp, #72]
  410aa8:	str	w0, [x8, #8]
  410aac:	ldr	w10, [x8, #8]
  410ab0:	mov	w9, w10
  410ab4:	mov	x11, #0x10                  	// #16
  410ab8:	mul	x12, x9, x11
  410abc:	umulh	x11, x9, x11
  410ac0:	mov	x13, #0xffffffffffffffff    	// #-1
  410ac4:	cmp	x11, #0x0
  410ac8:	csel	x0, x13, x12, ne  // ne = any
  410acc:	str	x9, [sp, #56]
  410ad0:	bl	4016a0 <_Znam@plt>
  410ad4:	ldr	x8, [sp, #56]
  410ad8:	str	x0, [sp, #48]
  410adc:	cbz	x8, 410b30 <sqrt@plt+0xf0c0>
  410ae0:	mov	x8, #0x10                  	// #16
  410ae4:	ldr	x9, [sp, #56]
  410ae8:	mul	x8, x8, x9
  410aec:	ldr	x10, [sp, #48]
  410af0:	add	x8, x10, x8
  410af4:	str	x8, [sp, #40]
  410af8:	str	x10, [sp, #32]
  410afc:	ldr	x8, [sp, #32]
  410b00:	mov	x0, x8
  410b04:	adrp	x9, 410000 <sqrt@plt+0xe590>
  410b08:	add	x9, x9, #0x7c4
  410b0c:	str	x8, [sp, #24]
  410b10:	blr	x9
  410b14:	b	410b18 <sqrt@plt+0xf0a8>
  410b18:	ldr	x8, [sp, #24]
  410b1c:	add	x9, x8, #0x10
  410b20:	ldr	x10, [sp, #40]
  410b24:	cmp	x9, x10
  410b28:	str	x9, [sp, #32]
  410b2c:	b.ne	410afc <sqrt@plt+0xf08c>  // b.any
  410b30:	ldr	x8, [sp, #48]
  410b34:	ldr	x9, [sp, #72]
  410b38:	str	x8, [x9]
  410b3c:	stur	wzr, [x29, #-80]
  410b40:	ldur	w8, [x29, #-80]
  410b44:	ldur	w9, [x29, #-60]
  410b48:	cmp	w8, w9
  410b4c:	b.cs	410cd4 <sqrt@plt+0xf264>  // b.hs, b.nlast
  410b50:	ldur	x8, [x29, #-56]
  410b54:	ldur	w9, [x29, #-80]
  410b58:	mov	w10, w9
  410b5c:	mov	x11, #0x10                  	// #16
  410b60:	mul	x10, x11, x10
  410b64:	add	x8, x8, x10
  410b68:	ldr	x8, [x8]
  410b6c:	cbz	x8, 410cc4 <sqrt@plt+0xf254>
  410b70:	ldur	x8, [x29, #-56]
  410b74:	ldur	w9, [x29, #-80]
  410b78:	mov	w10, w9
  410b7c:	mov	x11, #0x10                  	// #16
  410b80:	mul	x10, x11, x10
  410b84:	add	x8, x8, x10
  410b88:	ldr	x8, [x8, #8]
  410b8c:	cbnz	x8, 410bc8 <sqrt@plt+0xf158>
  410b90:	ldur	x8, [x29, #-56]
  410b94:	ldur	w9, [x29, #-80]
  410b98:	mov	w10, w9
  410b9c:	mov	x11, #0x10                  	// #16
  410ba0:	mul	x10, x11, x10
  410ba4:	add	x8, x8, x10
  410ba8:	ldr	x0, [x8]
  410bac:	bl	401780 <free@plt>
  410bb0:	b	410cc4 <sqrt@plt+0xf254>
  410bb4:	stur	x0, [x29, #-72]
  410bb8:	stur	w1, [x29, #-76]
  410bbc:	ldr	x0, [sp, #48]
  410bc0:	bl	4018f0 <_ZdaPv@plt>
  410bc4:	b	410de4 <sqrt@plt+0xf374>
  410bc8:	ldur	x8, [x29, #-56]
  410bcc:	ldur	w9, [x29, #-80]
  410bd0:	mov	w10, w9
  410bd4:	mov	x11, #0x10                  	// #16
  410bd8:	mul	x10, x11, x10
  410bdc:	add	x8, x8, x10
  410be0:	ldr	x0, [x8]
  410be4:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  410be8:	ldr	x8, [sp, #72]
  410bec:	ldr	w9, [x8, #8]
  410bf0:	mov	w10, w9
  410bf4:	udiv	x11, x0, x10
  410bf8:	mul	x10, x11, x10
  410bfc:	subs	x10, x0, x10
  410c00:	stur	w10, [x29, #-84]
  410c04:	ldr	x8, [sp, #72]
  410c08:	ldr	x9, [x8]
  410c0c:	ldur	w10, [x29, #-84]
  410c10:	mov	w11, w10
  410c14:	mov	x12, #0x10                  	// #16
  410c18:	mul	x11, x12, x11
  410c1c:	add	x9, x9, x11
  410c20:	ldr	x9, [x9]
  410c24:	cbz	x9, 410c5c <sqrt@plt+0xf1ec>
  410c28:	ldur	w8, [x29, #-84]
  410c2c:	cbnz	w8, 410c44 <sqrt@plt+0xf1d4>
  410c30:	ldr	x8, [sp, #72]
  410c34:	ldr	w9, [x8, #8]
  410c38:	subs	w9, w9, #0x1
  410c3c:	str	w9, [sp, #20]
  410c40:	b	410c50 <sqrt@plt+0xf1e0>
  410c44:	ldur	w8, [x29, #-84]
  410c48:	subs	w8, w8, #0x1
  410c4c:	str	w8, [sp, #20]
  410c50:	ldr	w8, [sp, #20]
  410c54:	stur	w8, [x29, #-84]
  410c58:	b	410c04 <sqrt@plt+0xf194>
  410c5c:	ldur	x8, [x29, #-56]
  410c60:	ldur	w9, [x29, #-80]
  410c64:	mov	w10, w9
  410c68:	mov	x11, #0x10                  	// #16
  410c6c:	mul	x10, x11, x10
  410c70:	add	x8, x8, x10
  410c74:	ldr	x8, [x8]
  410c78:	ldr	x10, [sp, #72]
  410c7c:	ldr	x12, [x10]
  410c80:	ldur	w9, [x29, #-84]
  410c84:	mov	w13, w9
  410c88:	mul	x13, x11, x13
  410c8c:	add	x12, x12, x13
  410c90:	str	x8, [x12]
  410c94:	ldur	x8, [x29, #-56]
  410c98:	ldur	w9, [x29, #-80]
  410c9c:	mov	w12, w9
  410ca0:	mul	x12, x11, x12
  410ca4:	add	x8, x8, x12
  410ca8:	ldr	x8, [x8, #8]
  410cac:	ldr	x12, [x10]
  410cb0:	ldur	w9, [x29, #-84]
  410cb4:	mov	w13, w9
  410cb8:	mul	x11, x11, x13
  410cbc:	add	x11, x12, x11
  410cc0:	str	x8, [x11, #8]
  410cc4:	ldur	w8, [x29, #-80]
  410cc8:	add	w8, w8, #0x1
  410ccc:	stur	w8, [x29, #-80]
  410cd0:	b	410b40 <sqrt@plt+0xf0d0>
  410cd4:	ldur	x8, [x29, #-40]
  410cd8:	ldr	x9, [sp, #72]
  410cdc:	ldr	w10, [x9, #8]
  410ce0:	mov	w11, w10
  410ce4:	udiv	x12, x8, x11
  410ce8:	mul	x11, x12, x11
  410cec:	subs	x8, x8, x11
  410cf0:	stur	w8, [x29, #-44]
  410cf4:	ldr	x8, [sp, #72]
  410cf8:	ldr	x9, [x8]
  410cfc:	ldur	w10, [x29, #-44]
  410d00:	mov	w11, w10
  410d04:	mov	x12, #0x10                  	// #16
  410d08:	mul	x11, x12, x11
  410d0c:	add	x9, x9, x11
  410d10:	ldr	x9, [x9]
  410d14:	cbz	x9, 410d4c <sqrt@plt+0xf2dc>
  410d18:	ldur	w8, [x29, #-44]
  410d1c:	cbnz	w8, 410d34 <sqrt@plt+0xf2c4>
  410d20:	ldr	x8, [sp, #72]
  410d24:	ldr	w9, [x8, #8]
  410d28:	subs	w9, w9, #0x1
  410d2c:	str	w9, [sp, #16]
  410d30:	b	410d40 <sqrt@plt+0xf2d0>
  410d34:	ldur	w8, [x29, #-44]
  410d38:	subs	w8, w8, #0x1
  410d3c:	str	w8, [sp, #16]
  410d40:	ldr	w8, [sp, #16]
  410d44:	stur	w8, [x29, #-44]
  410d48:	b	410cf4 <sqrt@plt+0xf284>
  410d4c:	ldur	x8, [x29, #-56]
  410d50:	str	x8, [sp, #8]
  410d54:	cbz	x8, 410d60 <sqrt@plt+0xf2f0>
  410d58:	ldr	x0, [sp, #8]
  410d5c:	bl	4018f0 <_ZdaPv@plt>
  410d60:	ldur	x0, [x29, #-24]
  410d64:	bl	401700 <strlen@plt>
  410d68:	add	x0, x0, #0x1
  410d6c:	bl	401970 <malloc@plt>
  410d70:	str	x0, [sp, #80]
  410d74:	ldr	x0, [sp, #80]
  410d78:	ldur	x1, [x29, #-24]
  410d7c:	bl	4017b0 <strcpy@plt>
  410d80:	ldr	x8, [sp, #80]
  410d84:	ldr	x9, [sp, #72]
  410d88:	ldr	x10, [x9]
  410d8c:	ldur	w11, [x29, #-44]
  410d90:	mov	w12, w11
  410d94:	mov	x13, #0x10                  	// #16
  410d98:	mul	x12, x13, x12
  410d9c:	add	x10, x10, x12
  410da0:	str	x8, [x10]
  410da4:	ldur	x8, [x29, #-32]
  410da8:	ldr	x10, [x9]
  410dac:	ldur	w11, [x29, #-44]
  410db0:	mov	w12, w11
  410db4:	mul	x12, x13, x12
  410db8:	add	x10, x10, x12
  410dbc:	str	x8, [x10, #8]
  410dc0:	ldr	w11, [x9, #12]
  410dc4:	add	w11, w11, #0x1
  410dc8:	str	w11, [x9, #12]
  410dcc:	ldr	x8, [sp, #80]
  410dd0:	stur	x8, [x29, #-8]
  410dd4:	ldur	x0, [x29, #-8]
  410dd8:	ldp	x29, x30, [sp, #176]
  410ddc:	add	sp, sp, #0xc0
  410de0:	ret
  410de4:	ldur	x0, [x29, #-72]
  410de8:	bl	401a00 <_Unwind_Resume@plt>
  410dec:	sub	sp, sp, #0x40
  410df0:	stp	x29, x30, [sp, #48]
  410df4:	add	x29, sp, #0x30
  410df8:	mov	w8, #0x1f                  	// #31
  410dfc:	adrp	x2, 416000 <_ZdlPvm@@Base+0x3390>
  410e00:	add	x2, x2, #0x3a4
  410e04:	stur	x0, [x29, #-16]
  410e08:	str	x1, [sp, #24]
  410e0c:	ldur	x9, [x29, #-16]
  410e10:	ldr	x10, [sp, #24]
  410e14:	cmp	x10, #0x0
  410e18:	cset	w11, ne  // ne = any
  410e1c:	and	w0, w11, #0x1
  410e20:	mov	w1, w8
  410e24:	str	x9, [sp, #8]
  410e28:	bl	404300 <sqrt@plt+0x2890>
  410e2c:	ldr	x0, [sp, #24]
  410e30:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  410e34:	ldr	x9, [sp, #8]
  410e38:	ldr	w8, [x9, #8]
  410e3c:	mov	w10, w8
  410e40:	udiv	x12, x0, x10
  410e44:	mul	x10, x12, x10
  410e48:	subs	x10, x0, x10
  410e4c:	str	w10, [sp, #20]
  410e50:	ldr	x8, [sp, #8]
  410e54:	ldr	x9, [x8]
  410e58:	ldr	w10, [sp, #20]
  410e5c:	mov	w11, w10
  410e60:	mov	x12, #0x10                  	// #16
  410e64:	mul	x11, x12, x11
  410e68:	add	x9, x9, x11
  410e6c:	ldr	x9, [x9]
  410e70:	cbz	x9, 410efc <sqrt@plt+0xf48c>
  410e74:	ldr	x8, [sp, #8]
  410e78:	ldr	x9, [x8]
  410e7c:	ldr	w10, [sp, #20]
  410e80:	mov	w11, w10
  410e84:	mov	x12, #0x10                  	// #16
  410e88:	mul	x11, x12, x11
  410e8c:	add	x9, x9, x11
  410e90:	ldr	x0, [x9]
  410e94:	ldr	x1, [sp, #24]
  410e98:	bl	401930 <strcmp@plt>
  410e9c:	cbnz	w0, 410ec8 <sqrt@plt+0xf458>
  410ea0:	ldr	x8, [sp, #8]
  410ea4:	ldr	x9, [x8]
  410ea8:	ldr	w10, [sp, #20]
  410eac:	mov	w11, w10
  410eb0:	mov	x12, #0x10                  	// #16
  410eb4:	mul	x11, x12, x11
  410eb8:	add	x9, x9, x11
  410ebc:	ldr	x9, [x9, #8]
  410ec0:	stur	x9, [x29, #-8]
  410ec4:	b	410f04 <sqrt@plt+0xf494>
  410ec8:	ldr	w8, [sp, #20]
  410ecc:	cbnz	w8, 410ee4 <sqrt@plt+0xf474>
  410ed0:	ldr	x8, [sp, #8]
  410ed4:	ldr	w9, [x8, #8]
  410ed8:	subs	w9, w9, #0x1
  410edc:	str	w9, [sp, #4]
  410ee0:	b	410ef0 <sqrt@plt+0xf480>
  410ee4:	ldr	w8, [sp, #20]
  410ee8:	subs	w8, w8, #0x1
  410eec:	str	w8, [sp, #4]
  410ef0:	ldr	w8, [sp, #4]
  410ef4:	str	w8, [sp, #20]
  410ef8:	b	410e50 <sqrt@plt+0xf3e0>
  410efc:	mov	x8, xzr
  410f00:	stur	x8, [x29, #-8]
  410f04:	ldur	x0, [x29, #-8]
  410f08:	ldp	x29, x30, [sp, #48]
  410f0c:	add	sp, sp, #0x40
  410f10:	ret
  410f14:	sub	sp, sp, #0x50
  410f18:	stp	x29, x30, [sp, #64]
  410f1c:	add	x29, sp, #0x40
  410f20:	mov	w8, #0x1f                  	// #31
  410f24:	adrp	x2, 416000 <_ZdlPvm@@Base+0x3390>
  410f28:	add	x2, x2, #0x3a4
  410f2c:	stur	x0, [x29, #-16]
  410f30:	stur	x1, [x29, #-24]
  410f34:	ldur	x9, [x29, #-16]
  410f38:	ldur	x10, [x29, #-24]
  410f3c:	ldr	x10, [x10]
  410f40:	str	x10, [sp, #32]
  410f44:	ldr	x10, [sp, #32]
  410f48:	cmp	x10, #0x0
  410f4c:	cset	w11, ne  // ne = any
  410f50:	and	w0, w11, #0x1
  410f54:	mov	w1, w8
  410f58:	str	x9, [sp, #16]
  410f5c:	bl	404300 <sqrt@plt+0x2890>
  410f60:	ldr	x0, [sp, #32]
  410f64:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  410f68:	ldr	x9, [sp, #16]
  410f6c:	ldr	w8, [x9, #8]
  410f70:	mov	w10, w8
  410f74:	udiv	x12, x0, x10
  410f78:	mul	x10, x12, x10
  410f7c:	subs	x10, x0, x10
  410f80:	str	w10, [sp, #28]
  410f84:	ldr	x8, [sp, #16]
  410f88:	ldr	x9, [x8]
  410f8c:	ldr	w10, [sp, #28]
  410f90:	mov	w11, w10
  410f94:	mov	x12, #0x10                  	// #16
  410f98:	mul	x11, x12, x11
  410f9c:	add	x9, x9, x11
  410fa0:	ldr	x9, [x9]
  410fa4:	cbz	x9, 411050 <sqrt@plt+0xf5e0>
  410fa8:	ldr	x8, [sp, #16]
  410fac:	ldr	x9, [x8]
  410fb0:	ldr	w10, [sp, #28]
  410fb4:	mov	w11, w10
  410fb8:	mov	x12, #0x10                  	// #16
  410fbc:	mul	x11, x12, x11
  410fc0:	add	x9, x9, x11
  410fc4:	ldr	x0, [x9]
  410fc8:	ldr	x1, [sp, #32]
  410fcc:	bl	401930 <strcmp@plt>
  410fd0:	cbnz	w0, 41101c <sqrt@plt+0xf5ac>
  410fd4:	ldr	x8, [sp, #16]
  410fd8:	ldr	x9, [x8]
  410fdc:	ldr	w10, [sp, #28]
  410fe0:	mov	w11, w10
  410fe4:	mov	x12, #0x10                  	// #16
  410fe8:	mul	x11, x12, x11
  410fec:	add	x9, x9, x11
  410ff0:	ldr	x9, [x9]
  410ff4:	ldur	x11, [x29, #-24]
  410ff8:	str	x9, [x11]
  410ffc:	ldr	x9, [x8]
  411000:	ldr	w10, [sp, #28]
  411004:	mov	w11, w10
  411008:	mul	x11, x12, x11
  41100c:	add	x9, x9, x11
  411010:	ldr	x9, [x9, #8]
  411014:	stur	x9, [x29, #-8]
  411018:	b	411058 <sqrt@plt+0xf5e8>
  41101c:	ldr	w8, [sp, #28]
  411020:	cbnz	w8, 411038 <sqrt@plt+0xf5c8>
  411024:	ldr	x8, [sp, #16]
  411028:	ldr	w9, [x8, #8]
  41102c:	subs	w9, w9, #0x1
  411030:	str	w9, [sp, #12]
  411034:	b	411044 <sqrt@plt+0xf5d4>
  411038:	ldr	w8, [sp, #28]
  41103c:	subs	w8, w8, #0x1
  411040:	str	w8, [sp, #12]
  411044:	ldr	w8, [sp, #12]
  411048:	str	w8, [sp, #28]
  41104c:	b	410f84 <sqrt@plt+0xf514>
  411050:	mov	x8, xzr
  411054:	stur	x8, [x29, #-8]
  411058:	ldur	x0, [x29, #-8]
  41105c:	ldp	x29, x30, [sp, #64]
  411060:	add	sp, sp, #0x50
  411064:	ret
  411068:	sub	sp, sp, #0x10
  41106c:	str	x0, [sp, #8]
  411070:	str	x1, [sp]
  411074:	ldr	x8, [sp, #8]
  411078:	ldr	x9, [sp]
  41107c:	str	x9, [x8]
  411080:	str	wzr, [x8, #8]
  411084:	add	sp, sp, #0x10
  411088:	ret
  41108c:	sub	sp, sp, #0x40
  411090:	str	x0, [sp, #48]
  411094:	str	x1, [sp, #40]
  411098:	str	x2, [sp, #32]
  41109c:	ldr	x8, [sp, #48]
  4110a0:	ldr	x9, [x8]
  4110a4:	ldr	w10, [x9, #8]
  4110a8:	str	w10, [sp, #28]
  4110ac:	ldr	x9, [x8]
  4110b0:	ldr	x9, [x9]
  4110b4:	str	x9, [sp, #16]
  4110b8:	str	x8, [sp, #8]
  4110bc:	ldr	x8, [sp, #8]
  4110c0:	ldr	w9, [x8, #8]
  4110c4:	ldr	w10, [sp, #28]
  4110c8:	cmp	w9, w10
  4110cc:	b.cs	411168 <sqrt@plt+0xf6f8>  // b.hs, b.nlast
  4110d0:	ldr	x8, [sp, #16]
  4110d4:	ldr	x9, [sp, #8]
  4110d8:	ldr	w10, [x9, #8]
  4110dc:	mov	w11, w10
  4110e0:	mov	x12, #0x10                  	// #16
  4110e4:	mul	x11, x12, x11
  4110e8:	add	x8, x8, x11
  4110ec:	ldr	x8, [x8]
  4110f0:	cbz	x8, 411154 <sqrt@plt+0xf6e4>
  4110f4:	ldr	x8, [sp, #16]
  4110f8:	ldr	x9, [sp, #8]
  4110fc:	ldr	w10, [x9, #8]
  411100:	mov	w11, w10
  411104:	mov	x12, #0x10                  	// #16
  411108:	mul	x11, x12, x11
  41110c:	add	x8, x8, x11
  411110:	ldr	x8, [x8]
  411114:	ldr	x11, [sp, #40]
  411118:	str	x8, [x11]
  41111c:	ldr	x8, [sp, #16]
  411120:	ldr	w10, [x9, #8]
  411124:	mov	w11, w10
  411128:	mul	x11, x12, x11
  41112c:	add	x8, x8, x11
  411130:	ldr	x8, [x8, #8]
  411134:	ldr	x11, [sp, #32]
  411138:	str	x8, [x11]
  41113c:	ldr	w10, [x9, #8]
  411140:	mov	w13, #0x1                   	// #1
  411144:	add	w10, w10, #0x1
  411148:	str	w10, [x9, #8]
  41114c:	str	w13, [sp, #60]
  411150:	b	41116c <sqrt@plt+0xf6fc>
  411154:	ldr	x8, [sp, #8]
  411158:	ldr	w9, [x8, #8]
  41115c:	add	w9, w9, #0x1
  411160:	str	w9, [x8, #8]
  411164:	b	4110bc <sqrt@plt+0xf64c>
  411168:	str	wzr, [sp, #60]
  41116c:	ldr	w0, [sp, #60]
  411170:	add	sp, sp, #0x40
  411174:	ret
  411178:	sub	sp, sp, #0x30
  41117c:	stp	x29, x30, [sp, #32]
  411180:	add	x29, sp, #0x20
  411184:	stur	x0, [x29, #-8]
  411188:	stur	wzr, [x29, #-12]
  41118c:	ldur	w8, [x29, #-12]
  411190:	mov	w9, w8
  411194:	cmp	x9, #0x1b0
  411198:	b.cs	411204 <sqrt@plt+0xf794>  // b.hs, b.nlast
  41119c:	mov	x0, #0x8                   	// #8
  4111a0:	bl	4016a0 <_Znam@plt>
  4111a4:	str	x0, [sp, #8]
  4111a8:	ldur	w8, [x29, #-12]
  4111ac:	mov	w9, w8
  4111b0:	mov	x10, #0x10                  	// #16
  4111b4:	mul	x9, x10, x9
  4111b8:	adrp	x11, 42a000 <_Znam@GLIBCXX_3.4>
  4111bc:	add	x11, x11, #0x420
  4111c0:	add	x9, x11, x9
  4111c4:	ldr	x9, [x9, #8]
  4111c8:	ldr	x12, [sp, #8]
  4111cc:	str	x9, [x12]
  4111d0:	ldur	w8, [x29, #-12]
  4111d4:	mov	w9, w8
  4111d8:	mul	x9, x10, x9
  4111dc:	add	x9, x11, x9
  4111e0:	ldr	x1, [x9]
  4111e4:	ldr	x2, [sp, #8]
  4111e8:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4111ec:	add	x0, x0, #0xca0
  4111f0:	bl	410914 <sqrt@plt+0xeea4>
  4111f4:	ldur	w8, [x29, #-12]
  4111f8:	add	w8, w8, #0x1
  4111fc:	stur	w8, [x29, #-12]
  411200:	b	41118c <sqrt@plt+0xf71c>
  411204:	ldp	x29, x30, [sp, #32]
  411208:	add	sp, sp, #0x30
  41120c:	ret
  411210:	sub	sp, sp, #0x30
  411214:	stp	x29, x30, [sp, #32]
  411218:	add	x29, sp, #0x20
  41121c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  411220:	add	x8, x8, #0xca0
  411224:	stur	x0, [x29, #-8]
  411228:	ldur	x1, [x29, #-8]
  41122c:	mov	x0, x8
  411230:	bl	410dec <sqrt@plt+0xf37c>
  411234:	str	x0, [sp, #16]
  411238:	ldr	x8, [sp, #16]
  41123c:	cbz	x8, 411250 <sqrt@plt+0xf7e0>
  411240:	ldr	x8, [sp, #16]
  411244:	ldr	x8, [x8]
  411248:	str	x8, [sp, #8]
  41124c:	b	411258 <sqrt@plt+0xf7e8>
  411250:	mov	x8, xzr
  411254:	str	x8, [sp, #8]
  411258:	ldr	x8, [sp, #8]
  41125c:	mov	x0, x8
  411260:	ldp	x29, x30, [sp, #32]
  411264:	add	sp, sp, #0x30
  411268:	ret
  41126c:	sub	sp, sp, #0x20
  411270:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  411274:	add	x8, x8, #0xcb1
  411278:	add	x8, x8, #0x14
  41127c:	str	w0, [sp, #20]
  411280:	str	x8, [sp, #8]
  411284:	ldr	w9, [sp, #20]
  411288:	cmp	w9, #0x0
  41128c:	cset	w9, lt  // lt = tstop
  411290:	tbnz	w9, #0, 4112e0 <sqrt@plt+0xf870>
  411294:	ldr	w8, [sp, #20]
  411298:	mov	w9, #0xa                   	// #10
  41129c:	sdiv	w10, w8, w9
  4112a0:	mul	w10, w10, w9
  4112a4:	subs	w8, w8, w10
  4112a8:	add	w8, w8, #0x30
  4112ac:	ldr	x11, [sp, #8]
  4112b0:	mov	x12, #0xffffffffffffffff    	// #-1
  4112b4:	add	x11, x11, x12
  4112b8:	str	x11, [sp, #8]
  4112bc:	strb	w8, [x11]
  4112c0:	ldr	w8, [sp, #20]
  4112c4:	sdiv	w8, w8, w9
  4112c8:	str	w8, [sp, #20]
  4112cc:	ldr	w8, [sp, #20]
  4112d0:	cbnz	w8, 411294 <sqrt@plt+0xf824>
  4112d4:	ldr	x8, [sp, #8]
  4112d8:	str	x8, [sp, #24]
  4112dc:	b	411344 <sqrt@plt+0xf8d4>
  4112e0:	ldr	w8, [sp, #20]
  4112e4:	mov	w9, #0xa                   	// #10
  4112e8:	sdiv	w10, w8, w9
  4112ec:	mul	w10, w10, w9
  4112f0:	subs	w8, w8, w10
  4112f4:	mov	w10, #0x30                  	// #48
  4112f8:	subs	w8, w10, w8
  4112fc:	ldr	x11, [sp, #8]
  411300:	mov	x12, #0xffffffffffffffff    	// #-1
  411304:	add	x11, x11, x12
  411308:	str	x11, [sp, #8]
  41130c:	strb	w8, [x11]
  411310:	ldr	w8, [sp, #20]
  411314:	sdiv	w8, w8, w9
  411318:	str	w8, [sp, #20]
  41131c:	ldr	w8, [sp, #20]
  411320:	cbnz	w8, 4112e0 <sqrt@plt+0xf870>
  411324:	ldr	x8, [sp, #8]
  411328:	mov	x9, #0xffffffffffffffff    	// #-1
  41132c:	add	x8, x8, x9
  411330:	str	x8, [sp, #8]
  411334:	mov	w10, #0x2d                  	// #45
  411338:	strb	w10, [x8]
  41133c:	ldr	x8, [sp, #8]
  411340:	str	x8, [sp, #24]
  411344:	ldr	x0, [sp, #24]
  411348:	add	sp, sp, #0x20
  41134c:	ret
  411350:	sub	sp, sp, #0x10
  411354:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  411358:	add	x8, x8, #0xcc6
  41135c:	add	x8, x8, #0x14
  411360:	str	w0, [sp, #12]
  411364:	str	x8, [sp]
  411368:	ldr	w8, [sp, #12]
  41136c:	mov	w9, #0xa                   	// #10
  411370:	udiv	w10, w8, w9
  411374:	mul	w10, w10, w9
  411378:	subs	w8, w8, w10
  41137c:	add	w8, w8, #0x30
  411380:	ldr	x11, [sp]
  411384:	mov	x12, #0xffffffffffffffff    	// #-1
  411388:	add	x11, x11, x12
  41138c:	str	x11, [sp]
  411390:	strb	w8, [x11]
  411394:	ldr	w8, [sp, #12]
  411398:	udiv	w8, w8, w9
  41139c:	str	w8, [sp, #12]
  4113a0:	ldr	w8, [sp, #12]
  4113a4:	cbnz	w8, 411368 <sqrt@plt+0xf8f8>
  4113a8:	ldr	x0, [sp]
  4113ac:	add	sp, sp, #0x10
  4113b0:	ret
  4113b4:	sub	sp, sp, #0x10
  4113b8:	mov	x8, xzr
  4113bc:	str	x0, [sp, #8]
  4113c0:	ldr	x9, [sp, #8]
  4113c4:	str	x8, [x9]
  4113c8:	str	x8, [x9, #8]
  4113cc:	add	sp, sp, #0x10
  4113d0:	ret
  4113d4:	sub	sp, sp, #0x50
  4113d8:	stp	x29, x30, [sp, #64]
  4113dc:	add	x29, sp, #0x40
  4113e0:	mov	w8, #0x11                  	// #17
  4113e4:	mov	x9, #0x110                 	// #272
  4113e8:	stur	x0, [x29, #-8]
  4113ec:	ldur	x10, [x29, #-8]
  4113f0:	str	w8, [x10, #8]
  4113f4:	mov	x0, x9
  4113f8:	str	x10, [sp, #32]
  4113fc:	bl	4016a0 <_Znam@plt>
  411400:	add	x9, x0, #0x110
  411404:	mov	x10, x0
  411408:	str	x0, [sp, #24]
  41140c:	str	x9, [sp, #16]
  411410:	str	x10, [sp, #8]
  411414:	ldr	x8, [sp, #8]
  411418:	mov	x0, x8
  41141c:	adrp	x9, 411000 <sqrt@plt+0xf590>
  411420:	add	x9, x9, #0x3b4
  411424:	str	x8, [sp]
  411428:	blr	x9
  41142c:	b	411430 <sqrt@plt+0xf9c0>
  411430:	ldr	x8, [sp]
  411434:	add	x9, x8, #0x10
  411438:	ldr	x10, [sp, #16]
  41143c:	cmp	x9, x10
  411440:	str	x9, [sp, #8]
  411444:	b.ne	411414 <sqrt@plt+0xf9a4>  // b.any
  411448:	ldr	x8, [sp, #24]
  41144c:	ldr	x9, [sp, #32]
  411450:	str	x8, [x9]
  411454:	str	wzr, [x9, #12]
  411458:	ldp	x29, x30, [sp, #64]
  41145c:	add	sp, sp, #0x50
  411460:	ret
  411464:	stur	x0, [x29, #-16]
  411468:	stur	w1, [x29, #-20]
  41146c:	ldr	x0, [sp, #24]
  411470:	bl	4018f0 <_ZdaPv@plt>
  411474:	ldur	x0, [x29, #-16]
  411478:	bl	401a00 <_Unwind_Resume@plt>
  41147c:	sub	sp, sp, #0x30
  411480:	stp	x29, x30, [sp, #32]
  411484:	add	x29, sp, #0x20
  411488:	stur	x0, [x29, #-8]
  41148c:	ldur	x8, [x29, #-8]
  411490:	stur	wzr, [x29, #-12]
  411494:	str	x8, [sp, #8]
  411498:	ldur	w8, [x29, #-12]
  41149c:	ldr	x9, [sp, #8]
  4114a0:	ldr	w10, [x9, #8]
  4114a4:	cmp	w8, w10
  4114a8:	b.cs	4114e0 <sqrt@plt+0xfa70>  // b.hs, b.nlast
  4114ac:	ldr	x8, [sp, #8]
  4114b0:	ldr	x9, [x8]
  4114b4:	ldur	w10, [x29, #-12]
  4114b8:	mov	w11, w10
  4114bc:	mov	x12, #0x10                  	// #16
  4114c0:	mul	x11, x12, x11
  4114c4:	add	x9, x9, x11
  4114c8:	ldr	x0, [x9]
  4114cc:	bl	401780 <free@plt>
  4114d0:	ldur	w8, [x29, #-12]
  4114d4:	add	w8, w8, #0x1
  4114d8:	stur	w8, [x29, #-12]
  4114dc:	b	411498 <sqrt@plt+0xfa28>
  4114e0:	ldr	x8, [sp, #8]
  4114e4:	ldr	x9, [x8]
  4114e8:	str	x9, [sp]
  4114ec:	cbz	x9, 4114f8 <sqrt@plt+0xfa88>
  4114f0:	ldr	x0, [sp]
  4114f4:	bl	4018f0 <_ZdaPv@plt>
  4114f8:	ldp	x29, x30, [sp, #32]
  4114fc:	add	sp, sp, #0x30
  411500:	ret
  411504:	sub	sp, sp, #0xc0
  411508:	stp	x29, x30, [sp, #176]
  41150c:	add	x29, sp, #0xb0
  411510:	mov	w8, #0x28                  	// #40
  411514:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4390>
  411518:	add	x9, x9, #0xc
  41151c:	stur	x0, [x29, #-16]
  411520:	stur	x1, [x29, #-24]
  411524:	stur	x2, [x29, #-32]
  411528:	ldur	x10, [x29, #-16]
  41152c:	ldur	x11, [x29, #-24]
  411530:	cmp	x11, #0x0
  411534:	cset	w12, ne  // ne = any
  411538:	and	w0, w12, #0x1
  41153c:	mov	w1, w8
  411540:	mov	x2, x9
  411544:	str	x10, [sp, #72]
  411548:	bl	404300 <sqrt@plt+0x2890>
  41154c:	ldur	x0, [x29, #-24]
  411550:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  411554:	stur	x0, [x29, #-40]
  411558:	ldur	x9, [x29, #-40]
  41155c:	ldr	x10, [sp, #72]
  411560:	ldr	w8, [x10, #8]
  411564:	mov	w11, w8
  411568:	udiv	x13, x9, x11
  41156c:	mul	x11, x13, x11
  411570:	subs	x9, x9, x11
  411574:	stur	w9, [x29, #-44]
  411578:	ldr	x8, [sp, #72]
  41157c:	ldr	x9, [x8]
  411580:	ldur	w10, [x29, #-44]
  411584:	mov	w11, w10
  411588:	mov	x12, #0x10                  	// #16
  41158c:	mul	x11, x12, x11
  411590:	add	x9, x9, x11
  411594:	ldr	x9, [x9]
  411598:	cbz	x9, 411640 <sqrt@plt+0xfbd0>
  41159c:	ldr	x8, [sp, #72]
  4115a0:	ldr	x9, [x8]
  4115a4:	ldur	w10, [x29, #-44]
  4115a8:	mov	w11, w10
  4115ac:	mov	x12, #0x10                  	// #16
  4115b0:	mul	x11, x12, x11
  4115b4:	add	x9, x9, x11
  4115b8:	ldr	x0, [x9]
  4115bc:	ldur	x1, [x29, #-24]
  4115c0:	bl	401930 <strcmp@plt>
  4115c4:	cbnz	w0, 41160c <sqrt@plt+0xfb9c>
  4115c8:	ldur	x8, [x29, #-32]
  4115cc:	ldr	x9, [sp, #72]
  4115d0:	ldr	x10, [x9]
  4115d4:	ldur	w11, [x29, #-44]
  4115d8:	mov	w12, w11
  4115dc:	mov	x13, #0x10                  	// #16
  4115e0:	mul	x12, x13, x12
  4115e4:	add	x10, x10, x12
  4115e8:	str	x8, [x10, #8]
  4115ec:	ldr	x8, [x9]
  4115f0:	ldur	w11, [x29, #-44]
  4115f4:	mov	w10, w11
  4115f8:	mul	x10, x13, x10
  4115fc:	add	x8, x8, x10
  411600:	ldr	x8, [x8]
  411604:	stur	x8, [x29, #-8]
  411608:	b	4119c4 <sqrt@plt+0xff54>
  41160c:	ldur	w8, [x29, #-44]
  411610:	cbnz	w8, 411628 <sqrt@plt+0xfbb8>
  411614:	ldr	x8, [sp, #72]
  411618:	ldr	w9, [x8, #8]
  41161c:	subs	w9, w9, #0x1
  411620:	str	w9, [sp, #68]
  411624:	b	411634 <sqrt@plt+0xfbc4>
  411628:	ldur	w8, [x29, #-44]
  41162c:	subs	w8, w8, #0x1
  411630:	str	w8, [sp, #68]
  411634:	ldr	w8, [sp, #68]
  411638:	stur	w8, [x29, #-44]
  41163c:	b	411578 <sqrt@plt+0xfb08>
  411640:	ldur	x8, [x29, #-32]
  411644:	cbnz	x8, 411654 <sqrt@plt+0xfbe4>
  411648:	mov	x8, xzr
  41164c:	stur	x8, [x29, #-8]
  411650:	b	4119c4 <sqrt@plt+0xff54>
  411654:	ldr	x8, [sp, #72]
  411658:	ldr	w9, [x8, #12]
  41165c:	mov	w10, #0x4                   	// #4
  411660:	mul	w9, w9, w10
  411664:	ldr	w10, [x8, #8]
  411668:	mov	w11, #0x1                   	// #1
  41166c:	mul	w10, w10, w11
  411670:	cmp	w9, w10
  411674:	b.cc	411950 <sqrt@plt+0xfee0>  // b.lo, b.ul, b.last
  411678:	ldr	x8, [sp, #72]
  41167c:	ldr	x9, [x8]
  411680:	stur	x9, [x29, #-56]
  411684:	ldr	w10, [x8, #8]
  411688:	stur	w10, [x29, #-60]
  41168c:	ldr	w0, [x8, #8]
  411690:	bl	4130d4 <_ZdlPvm@@Base+0x464>
  411694:	ldr	x8, [sp, #72]
  411698:	str	w0, [x8, #8]
  41169c:	ldr	w10, [x8, #8]
  4116a0:	mov	w9, w10
  4116a4:	mov	x11, #0x10                  	// #16
  4116a8:	mul	x12, x9, x11
  4116ac:	umulh	x11, x9, x11
  4116b0:	mov	x13, #0xffffffffffffffff    	// #-1
  4116b4:	cmp	x11, #0x0
  4116b8:	csel	x0, x13, x12, ne  // ne = any
  4116bc:	str	x9, [sp, #56]
  4116c0:	bl	4016a0 <_Znam@plt>
  4116c4:	ldr	x8, [sp, #56]
  4116c8:	str	x0, [sp, #48]
  4116cc:	cbz	x8, 411720 <sqrt@plt+0xfcb0>
  4116d0:	mov	x8, #0x10                  	// #16
  4116d4:	ldr	x9, [sp, #56]
  4116d8:	mul	x8, x8, x9
  4116dc:	ldr	x10, [sp, #48]
  4116e0:	add	x8, x10, x8
  4116e4:	str	x8, [sp, #40]
  4116e8:	str	x10, [sp, #32]
  4116ec:	ldr	x8, [sp, #32]
  4116f0:	mov	x0, x8
  4116f4:	adrp	x9, 411000 <sqrt@plt+0xf590>
  4116f8:	add	x9, x9, #0x3b4
  4116fc:	str	x8, [sp, #24]
  411700:	blr	x9
  411704:	b	411708 <sqrt@plt+0xfc98>
  411708:	ldr	x8, [sp, #24]
  41170c:	add	x9, x8, #0x10
  411710:	ldr	x10, [sp, #40]
  411714:	cmp	x9, x10
  411718:	str	x9, [sp, #32]
  41171c:	b.ne	4116ec <sqrt@plt+0xfc7c>  // b.any
  411720:	ldr	x8, [sp, #48]
  411724:	ldr	x9, [sp, #72]
  411728:	str	x8, [x9]
  41172c:	stur	wzr, [x29, #-80]
  411730:	ldur	w8, [x29, #-80]
  411734:	ldur	w9, [x29, #-60]
  411738:	cmp	w8, w9
  41173c:	b.cs	4118c4 <sqrt@plt+0xfe54>  // b.hs, b.nlast
  411740:	ldur	x8, [x29, #-56]
  411744:	ldur	w9, [x29, #-80]
  411748:	mov	w10, w9
  41174c:	mov	x11, #0x10                  	// #16
  411750:	mul	x10, x11, x10
  411754:	add	x8, x8, x10
  411758:	ldr	x8, [x8]
  41175c:	cbz	x8, 4118b4 <sqrt@plt+0xfe44>
  411760:	ldur	x8, [x29, #-56]
  411764:	ldur	w9, [x29, #-80]
  411768:	mov	w10, w9
  41176c:	mov	x11, #0x10                  	// #16
  411770:	mul	x10, x11, x10
  411774:	add	x8, x8, x10
  411778:	ldr	x8, [x8, #8]
  41177c:	cbnz	x8, 4117b8 <sqrt@plt+0xfd48>
  411780:	ldur	x8, [x29, #-56]
  411784:	ldur	w9, [x29, #-80]
  411788:	mov	w10, w9
  41178c:	mov	x11, #0x10                  	// #16
  411790:	mul	x10, x11, x10
  411794:	add	x8, x8, x10
  411798:	ldr	x0, [x8]
  41179c:	bl	401780 <free@plt>
  4117a0:	b	4118b4 <sqrt@plt+0xfe44>
  4117a4:	stur	x0, [x29, #-72]
  4117a8:	stur	w1, [x29, #-76]
  4117ac:	ldr	x0, [sp, #48]
  4117b0:	bl	4018f0 <_ZdaPv@plt>
  4117b4:	b	4119d4 <sqrt@plt+0xff64>
  4117b8:	ldur	x8, [x29, #-56]
  4117bc:	ldur	w9, [x29, #-80]
  4117c0:	mov	w10, w9
  4117c4:	mov	x11, #0x10                  	// #16
  4117c8:	mul	x10, x11, x10
  4117cc:	add	x8, x8, x10
  4117d0:	ldr	x0, [x8]
  4117d4:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  4117d8:	ldr	x8, [sp, #72]
  4117dc:	ldr	w9, [x8, #8]
  4117e0:	mov	w10, w9
  4117e4:	udiv	x11, x0, x10
  4117e8:	mul	x10, x11, x10
  4117ec:	subs	x10, x0, x10
  4117f0:	stur	w10, [x29, #-84]
  4117f4:	ldr	x8, [sp, #72]
  4117f8:	ldr	x9, [x8]
  4117fc:	ldur	w10, [x29, #-84]
  411800:	mov	w11, w10
  411804:	mov	x12, #0x10                  	// #16
  411808:	mul	x11, x12, x11
  41180c:	add	x9, x9, x11
  411810:	ldr	x9, [x9]
  411814:	cbz	x9, 41184c <sqrt@plt+0xfddc>
  411818:	ldur	w8, [x29, #-84]
  41181c:	cbnz	w8, 411834 <sqrt@plt+0xfdc4>
  411820:	ldr	x8, [sp, #72]
  411824:	ldr	w9, [x8, #8]
  411828:	subs	w9, w9, #0x1
  41182c:	str	w9, [sp, #20]
  411830:	b	411840 <sqrt@plt+0xfdd0>
  411834:	ldur	w8, [x29, #-84]
  411838:	subs	w8, w8, #0x1
  41183c:	str	w8, [sp, #20]
  411840:	ldr	w8, [sp, #20]
  411844:	stur	w8, [x29, #-84]
  411848:	b	4117f4 <sqrt@plt+0xfd84>
  41184c:	ldur	x8, [x29, #-56]
  411850:	ldur	w9, [x29, #-80]
  411854:	mov	w10, w9
  411858:	mov	x11, #0x10                  	// #16
  41185c:	mul	x10, x11, x10
  411860:	add	x8, x8, x10
  411864:	ldr	x8, [x8]
  411868:	ldr	x10, [sp, #72]
  41186c:	ldr	x12, [x10]
  411870:	ldur	w9, [x29, #-84]
  411874:	mov	w13, w9
  411878:	mul	x13, x11, x13
  41187c:	add	x12, x12, x13
  411880:	str	x8, [x12]
  411884:	ldur	x8, [x29, #-56]
  411888:	ldur	w9, [x29, #-80]
  41188c:	mov	w12, w9
  411890:	mul	x12, x11, x12
  411894:	add	x8, x8, x12
  411898:	ldr	x8, [x8, #8]
  41189c:	ldr	x12, [x10]
  4118a0:	ldur	w9, [x29, #-84]
  4118a4:	mov	w13, w9
  4118a8:	mul	x11, x11, x13
  4118ac:	add	x11, x12, x11
  4118b0:	str	x8, [x11, #8]
  4118b4:	ldur	w8, [x29, #-80]
  4118b8:	add	w8, w8, #0x1
  4118bc:	stur	w8, [x29, #-80]
  4118c0:	b	411730 <sqrt@plt+0xfcc0>
  4118c4:	ldur	x8, [x29, #-40]
  4118c8:	ldr	x9, [sp, #72]
  4118cc:	ldr	w10, [x9, #8]
  4118d0:	mov	w11, w10
  4118d4:	udiv	x12, x8, x11
  4118d8:	mul	x11, x12, x11
  4118dc:	subs	x8, x8, x11
  4118e0:	stur	w8, [x29, #-44]
  4118e4:	ldr	x8, [sp, #72]
  4118e8:	ldr	x9, [x8]
  4118ec:	ldur	w10, [x29, #-44]
  4118f0:	mov	w11, w10
  4118f4:	mov	x12, #0x10                  	// #16
  4118f8:	mul	x11, x12, x11
  4118fc:	add	x9, x9, x11
  411900:	ldr	x9, [x9]
  411904:	cbz	x9, 41193c <sqrt@plt+0xfecc>
  411908:	ldur	w8, [x29, #-44]
  41190c:	cbnz	w8, 411924 <sqrt@plt+0xfeb4>
  411910:	ldr	x8, [sp, #72]
  411914:	ldr	w9, [x8, #8]
  411918:	subs	w9, w9, #0x1
  41191c:	str	w9, [sp, #16]
  411920:	b	411930 <sqrt@plt+0xfec0>
  411924:	ldur	w8, [x29, #-44]
  411928:	subs	w8, w8, #0x1
  41192c:	str	w8, [sp, #16]
  411930:	ldr	w8, [sp, #16]
  411934:	stur	w8, [x29, #-44]
  411938:	b	4118e4 <sqrt@plt+0xfe74>
  41193c:	ldur	x8, [x29, #-56]
  411940:	str	x8, [sp, #8]
  411944:	cbz	x8, 411950 <sqrt@plt+0xfee0>
  411948:	ldr	x0, [sp, #8]
  41194c:	bl	4018f0 <_ZdaPv@plt>
  411950:	ldur	x0, [x29, #-24]
  411954:	bl	401700 <strlen@plt>
  411958:	add	x0, x0, #0x1
  41195c:	bl	401970 <malloc@plt>
  411960:	str	x0, [sp, #80]
  411964:	ldr	x0, [sp, #80]
  411968:	ldur	x1, [x29, #-24]
  41196c:	bl	4017b0 <strcpy@plt>
  411970:	ldr	x8, [sp, #80]
  411974:	ldr	x9, [sp, #72]
  411978:	ldr	x10, [x9]
  41197c:	ldur	w11, [x29, #-44]
  411980:	mov	w12, w11
  411984:	mov	x13, #0x10                  	// #16
  411988:	mul	x12, x13, x12
  41198c:	add	x10, x10, x12
  411990:	str	x8, [x10]
  411994:	ldur	x8, [x29, #-32]
  411998:	ldr	x10, [x9]
  41199c:	ldur	w11, [x29, #-44]
  4119a0:	mov	w12, w11
  4119a4:	mul	x12, x13, x12
  4119a8:	add	x10, x10, x12
  4119ac:	str	x8, [x10, #8]
  4119b0:	ldr	w11, [x9, #12]
  4119b4:	add	w11, w11, #0x1
  4119b8:	str	w11, [x9, #12]
  4119bc:	ldr	x8, [sp, #80]
  4119c0:	stur	x8, [x29, #-8]
  4119c4:	ldur	x0, [x29, #-8]
  4119c8:	ldp	x29, x30, [sp, #176]
  4119cc:	add	sp, sp, #0xc0
  4119d0:	ret
  4119d4:	ldur	x0, [x29, #-72]
  4119d8:	bl	401a00 <_Unwind_Resume@plt>
  4119dc:	sub	sp, sp, #0x40
  4119e0:	stp	x29, x30, [sp, #48]
  4119e4:	add	x29, sp, #0x30
  4119e8:	mov	w8, #0x28                  	// #40
  4119ec:	adrp	x2, 417000 <_ZdlPvm@@Base+0x4390>
  4119f0:	add	x2, x2, #0xc
  4119f4:	stur	x0, [x29, #-16]
  4119f8:	str	x1, [sp, #24]
  4119fc:	ldur	x9, [x29, #-16]
  411a00:	ldr	x10, [sp, #24]
  411a04:	cmp	x10, #0x0
  411a08:	cset	w11, ne  // ne = any
  411a0c:	and	w0, w11, #0x1
  411a10:	mov	w1, w8
  411a14:	str	x9, [sp, #8]
  411a18:	bl	404300 <sqrt@plt+0x2890>
  411a1c:	ldr	x0, [sp, #24]
  411a20:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  411a24:	ldr	x9, [sp, #8]
  411a28:	ldr	w8, [x9, #8]
  411a2c:	mov	w10, w8
  411a30:	udiv	x12, x0, x10
  411a34:	mul	x10, x12, x10
  411a38:	subs	x10, x0, x10
  411a3c:	str	w10, [sp, #20]
  411a40:	ldr	x8, [sp, #8]
  411a44:	ldr	x9, [x8]
  411a48:	ldr	w10, [sp, #20]
  411a4c:	mov	w11, w10
  411a50:	mov	x12, #0x10                  	// #16
  411a54:	mul	x11, x12, x11
  411a58:	add	x9, x9, x11
  411a5c:	ldr	x9, [x9]
  411a60:	cbz	x9, 411aec <sqrt@plt+0x1007c>
  411a64:	ldr	x8, [sp, #8]
  411a68:	ldr	x9, [x8]
  411a6c:	ldr	w10, [sp, #20]
  411a70:	mov	w11, w10
  411a74:	mov	x12, #0x10                  	// #16
  411a78:	mul	x11, x12, x11
  411a7c:	add	x9, x9, x11
  411a80:	ldr	x0, [x9]
  411a84:	ldr	x1, [sp, #24]
  411a88:	bl	401930 <strcmp@plt>
  411a8c:	cbnz	w0, 411ab8 <sqrt@plt+0x10048>
  411a90:	ldr	x8, [sp, #8]
  411a94:	ldr	x9, [x8]
  411a98:	ldr	w10, [sp, #20]
  411a9c:	mov	w11, w10
  411aa0:	mov	x12, #0x10                  	// #16
  411aa4:	mul	x11, x12, x11
  411aa8:	add	x9, x9, x11
  411aac:	ldr	x9, [x9, #8]
  411ab0:	stur	x9, [x29, #-8]
  411ab4:	b	411af4 <sqrt@plt+0x10084>
  411ab8:	ldr	w8, [sp, #20]
  411abc:	cbnz	w8, 411ad4 <sqrt@plt+0x10064>
  411ac0:	ldr	x8, [sp, #8]
  411ac4:	ldr	w9, [x8, #8]
  411ac8:	subs	w9, w9, #0x1
  411acc:	str	w9, [sp, #4]
  411ad0:	b	411ae0 <sqrt@plt+0x10070>
  411ad4:	ldr	w8, [sp, #20]
  411ad8:	subs	w8, w8, #0x1
  411adc:	str	w8, [sp, #4]
  411ae0:	ldr	w8, [sp, #4]
  411ae4:	str	w8, [sp, #20]
  411ae8:	b	411a40 <sqrt@plt+0xffd0>
  411aec:	mov	x8, xzr
  411af0:	stur	x8, [x29, #-8]
  411af4:	ldur	x0, [x29, #-8]
  411af8:	ldp	x29, x30, [sp, #48]
  411afc:	add	sp, sp, #0x40
  411b00:	ret
  411b04:	sub	sp, sp, #0x50
  411b08:	stp	x29, x30, [sp, #64]
  411b0c:	add	x29, sp, #0x40
  411b10:	mov	w8, #0x28                  	// #40
  411b14:	adrp	x2, 417000 <_ZdlPvm@@Base+0x4390>
  411b18:	add	x2, x2, #0xc
  411b1c:	stur	x0, [x29, #-16]
  411b20:	stur	x1, [x29, #-24]
  411b24:	ldur	x9, [x29, #-16]
  411b28:	ldur	x10, [x29, #-24]
  411b2c:	ldr	x10, [x10]
  411b30:	str	x10, [sp, #32]
  411b34:	ldr	x10, [sp, #32]
  411b38:	cmp	x10, #0x0
  411b3c:	cset	w11, ne  // ne = any
  411b40:	and	w0, w11, #0x1
  411b44:	mov	w1, w8
  411b48:	str	x9, [sp, #16]
  411b4c:	bl	404300 <sqrt@plt+0x2890>
  411b50:	ldr	x0, [sp, #32]
  411b54:	bl	413024 <_ZdlPvm@@Base+0x3b4>
  411b58:	ldr	x9, [sp, #16]
  411b5c:	ldr	w8, [x9, #8]
  411b60:	mov	w10, w8
  411b64:	udiv	x12, x0, x10
  411b68:	mul	x10, x12, x10
  411b6c:	subs	x10, x0, x10
  411b70:	str	w10, [sp, #28]
  411b74:	ldr	x8, [sp, #16]
  411b78:	ldr	x9, [x8]
  411b7c:	ldr	w10, [sp, #28]
  411b80:	mov	w11, w10
  411b84:	mov	x12, #0x10                  	// #16
  411b88:	mul	x11, x12, x11
  411b8c:	add	x9, x9, x11
  411b90:	ldr	x9, [x9]
  411b94:	cbz	x9, 411c40 <sqrt@plt+0x101d0>
  411b98:	ldr	x8, [sp, #16]
  411b9c:	ldr	x9, [x8]
  411ba0:	ldr	w10, [sp, #28]
  411ba4:	mov	w11, w10
  411ba8:	mov	x12, #0x10                  	// #16
  411bac:	mul	x11, x12, x11
  411bb0:	add	x9, x9, x11
  411bb4:	ldr	x0, [x9]
  411bb8:	ldr	x1, [sp, #32]
  411bbc:	bl	401930 <strcmp@plt>
  411bc0:	cbnz	w0, 411c0c <sqrt@plt+0x1019c>
  411bc4:	ldr	x8, [sp, #16]
  411bc8:	ldr	x9, [x8]
  411bcc:	ldr	w10, [sp, #28]
  411bd0:	mov	w11, w10
  411bd4:	mov	x12, #0x10                  	// #16
  411bd8:	mul	x11, x12, x11
  411bdc:	add	x9, x9, x11
  411be0:	ldr	x9, [x9]
  411be4:	ldur	x11, [x29, #-24]
  411be8:	str	x9, [x11]
  411bec:	ldr	x9, [x8]
  411bf0:	ldr	w10, [sp, #28]
  411bf4:	mov	w11, w10
  411bf8:	mul	x11, x12, x11
  411bfc:	add	x9, x9, x11
  411c00:	ldr	x9, [x9, #8]
  411c04:	stur	x9, [x29, #-8]
  411c08:	b	411c48 <sqrt@plt+0x101d8>
  411c0c:	ldr	w8, [sp, #28]
  411c10:	cbnz	w8, 411c28 <sqrt@plt+0x101b8>
  411c14:	ldr	x8, [sp, #16]
  411c18:	ldr	w9, [x8, #8]
  411c1c:	subs	w9, w9, #0x1
  411c20:	str	w9, [sp, #12]
  411c24:	b	411c34 <sqrt@plt+0x101c4>
  411c28:	ldr	w8, [sp, #28]
  411c2c:	subs	w8, w8, #0x1
  411c30:	str	w8, [sp, #12]
  411c34:	ldr	w8, [sp, #12]
  411c38:	str	w8, [sp, #28]
  411c3c:	b	411b74 <sqrt@plt+0x10104>
  411c40:	mov	x8, xzr
  411c44:	stur	x8, [x29, #-8]
  411c48:	ldur	x0, [x29, #-8]
  411c4c:	ldp	x29, x30, [sp, #64]
  411c50:	add	sp, sp, #0x50
  411c54:	ret
  411c58:	sub	sp, sp, #0x10
  411c5c:	str	x0, [sp, #8]
  411c60:	str	x1, [sp]
  411c64:	ldr	x8, [sp, #8]
  411c68:	ldr	x9, [sp]
  411c6c:	str	x9, [x8]
  411c70:	str	wzr, [x8, #8]
  411c74:	add	sp, sp, #0x10
  411c78:	ret
  411c7c:	sub	sp, sp, #0x40
  411c80:	str	x0, [sp, #48]
  411c84:	str	x1, [sp, #40]
  411c88:	str	x2, [sp, #32]
  411c8c:	ldr	x8, [sp, #48]
  411c90:	ldr	x9, [x8]
  411c94:	ldr	w10, [x9, #8]
  411c98:	str	w10, [sp, #28]
  411c9c:	ldr	x9, [x8]
  411ca0:	ldr	x9, [x9]
  411ca4:	str	x9, [sp, #16]
  411ca8:	str	x8, [sp, #8]
  411cac:	ldr	x8, [sp, #8]
  411cb0:	ldr	w9, [x8, #8]
  411cb4:	ldr	w10, [sp, #28]
  411cb8:	cmp	w9, w10
  411cbc:	b.cs	411d58 <sqrt@plt+0x102e8>  // b.hs, b.nlast
  411cc0:	ldr	x8, [sp, #16]
  411cc4:	ldr	x9, [sp, #8]
  411cc8:	ldr	w10, [x9, #8]
  411ccc:	mov	w11, w10
  411cd0:	mov	x12, #0x10                  	// #16
  411cd4:	mul	x11, x12, x11
  411cd8:	add	x8, x8, x11
  411cdc:	ldr	x8, [x8]
  411ce0:	cbz	x8, 411d44 <sqrt@plt+0x102d4>
  411ce4:	ldr	x8, [sp, #16]
  411ce8:	ldr	x9, [sp, #8]
  411cec:	ldr	w10, [x9, #8]
  411cf0:	mov	w11, w10
  411cf4:	mov	x12, #0x10                  	// #16
  411cf8:	mul	x11, x12, x11
  411cfc:	add	x8, x8, x11
  411d00:	ldr	x8, [x8]
  411d04:	ldr	x11, [sp, #40]
  411d08:	str	x8, [x11]
  411d0c:	ldr	x8, [sp, #16]
  411d10:	ldr	w10, [x9, #8]
  411d14:	mov	w11, w10
  411d18:	mul	x11, x12, x11
  411d1c:	add	x8, x8, x11
  411d20:	ldr	x8, [x8, #8]
  411d24:	ldr	x11, [sp, #32]
  411d28:	str	x8, [x11]
  411d2c:	ldr	w10, [x9, #8]
  411d30:	mov	w13, #0x1                   	// #1
  411d34:	add	w10, w10, #0x1
  411d38:	str	w10, [x9, #8]
  411d3c:	str	w13, [sp, #60]
  411d40:	b	411d5c <sqrt@plt+0x102ec>
  411d44:	ldr	x8, [sp, #8]
  411d48:	ldr	w9, [x8, #8]
  411d4c:	add	w9, w9, #0x1
  411d50:	str	w9, [x8, #8]
  411d54:	b	411cac <sqrt@plt+0x1023c>
  411d58:	str	wzr, [sp, #60]
  411d5c:	ldr	w0, [sp, #60]
  411d60:	add	sp, sp, #0x40
  411d64:	ret
  411d68:	sub	sp, sp, #0x10
  411d6c:	mov	w8, #0xffffffff            	// #-1
  411d70:	mov	x9, xzr
  411d74:	str	x0, [sp, #8]
  411d78:	ldr	x10, [sp, #8]
  411d7c:	str	w8, [x10]
  411d80:	str	x9, [x10, #8]
  411d84:	add	sp, sp, #0x10
  411d88:	ret
  411d8c:	sub	sp, sp, #0x50
  411d90:	stp	x29, x30, [sp, #64]
  411d94:	add	x29, sp, #0x40
  411d98:	mov	w8, #0x11                  	// #17
  411d9c:	mov	x9, #0x110                 	// #272
  411da0:	stur	x0, [x29, #-8]
  411da4:	ldur	x10, [x29, #-8]
  411da8:	str	w8, [x10, #8]
  411dac:	mov	x0, x9
  411db0:	str	x10, [sp, #32]
  411db4:	bl	4016a0 <_Znam@plt>
  411db8:	add	x9, x0, #0x110
  411dbc:	mov	x10, x0
  411dc0:	str	x0, [sp, #24]
  411dc4:	str	x9, [sp, #16]
  411dc8:	str	x10, [sp, #8]
  411dcc:	ldr	x8, [sp, #8]
  411dd0:	mov	x0, x8
  411dd4:	adrp	x9, 411000 <sqrt@plt+0xf590>
  411dd8:	add	x9, x9, #0xd68
  411ddc:	str	x8, [sp]
  411de0:	blr	x9
  411de4:	b	411de8 <sqrt@plt+0x10378>
  411de8:	ldr	x8, [sp]
  411dec:	add	x9, x8, #0x10
  411df0:	ldr	x10, [sp, #16]
  411df4:	cmp	x9, x10
  411df8:	str	x9, [sp, #8]
  411dfc:	b.ne	411dcc <sqrt@plt+0x1035c>  // b.any
  411e00:	ldr	x8, [sp, #24]
  411e04:	ldr	x9, [sp, #32]
  411e08:	str	x8, [x9]
  411e0c:	str	wzr, [x9, #12]
  411e10:	ldp	x29, x30, [sp, #64]
  411e14:	add	sp, sp, #0x50
  411e18:	ret
  411e1c:	stur	x0, [x29, #-16]
  411e20:	stur	w1, [x29, #-20]
  411e24:	ldr	x0, [sp, #24]
  411e28:	bl	4018f0 <_ZdaPv@plt>
  411e2c:	ldur	x0, [x29, #-16]
  411e30:	bl	401a00 <_Unwind_Resume@plt>
  411e34:	sub	sp, sp, #0x40
  411e38:	stp	x29, x30, [sp, #48]
  411e3c:	add	x29, sp, #0x30
  411e40:	stur	x0, [x29, #-8]
  411e44:	ldur	x8, [x29, #-8]
  411e48:	stur	wzr, [x29, #-12]
  411e4c:	str	x8, [sp, #24]
  411e50:	ldur	w8, [x29, #-12]
  411e54:	ldr	x9, [sp, #24]
  411e58:	ldr	w10, [x9, #8]
  411e5c:	cmp	w8, w10
  411e60:	b.cs	411ea4 <sqrt@plt+0x10434>  // b.hs, b.nlast
  411e64:	ldr	x8, [sp, #24]
  411e68:	ldr	x9, [x8]
  411e6c:	ldur	w10, [x29, #-12]
  411e70:	mov	w11, w10
  411e74:	mov	x12, #0x10                  	// #16
  411e78:	mul	x11, x12, x11
  411e7c:	add	x9, x9, x11
  411e80:	ldr	x9, [x9, #8]
  411e84:	str	x9, [sp, #16]
  411e88:	cbz	x9, 411e94 <sqrt@plt+0x10424>
  411e8c:	ldr	x0, [sp, #16]
  411e90:	bl	4018f0 <_ZdaPv@plt>
  411e94:	ldur	w8, [x29, #-12]
  411e98:	add	w8, w8, #0x1
  411e9c:	stur	w8, [x29, #-12]
  411ea0:	b	411e50 <sqrt@plt+0x103e0>
  411ea4:	ldr	x8, [sp, #24]
  411ea8:	ldr	x9, [x8]
  411eac:	str	x9, [sp, #8]
  411eb0:	cbz	x9, 411ebc <sqrt@plt+0x1044c>
  411eb4:	ldr	x0, [sp, #8]
  411eb8:	bl	4018f0 <_ZdaPv@plt>
  411ebc:	ldp	x29, x30, [sp, #48]
  411ec0:	add	sp, sp, #0x40
  411ec4:	ret
  411ec8:	sub	sp, sp, #0xb0
  411ecc:	stp	x29, x30, [sp, #160]
  411ed0:	add	x29, sp, #0xa0
  411ed4:	mov	w8, #0x2c                  	// #44
  411ed8:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4390>
  411edc:	add	x9, x9, #0xc
  411ee0:	stur	x0, [x29, #-8]
  411ee4:	stur	w1, [x29, #-12]
  411ee8:	stur	x2, [x29, #-24]
  411eec:	ldur	x10, [x29, #-8]
  411ef0:	ldur	w11, [x29, #-12]
  411ef4:	cmp	w11, #0x0
  411ef8:	cset	w11, ge  // ge = tcont
  411efc:	and	w0, w11, #0x1
  411f00:	mov	w1, w8
  411f04:	mov	x2, x9
  411f08:	str	x10, [sp, #80]
  411f0c:	bl	404300 <sqrt@plt+0x2890>
  411f10:	ldur	w8, [x29, #-12]
  411f14:	stur	w8, [x29, #-28]
  411f18:	ldur	w8, [x29, #-28]
  411f1c:	ldr	x9, [sp, #80]
  411f20:	ldr	w11, [x9, #8]
  411f24:	udiv	w12, w8, w11
  411f28:	mul	w11, w12, w11
  411f2c:	subs	w8, w8, w11
  411f30:	stur	w8, [x29, #-32]
  411f34:	ldr	x8, [sp, #80]
  411f38:	ldr	x9, [x8]
  411f3c:	ldur	w10, [x29, #-32]
  411f40:	mov	w11, w10
  411f44:	mov	x12, #0x10                  	// #16
  411f48:	mul	x11, x12, x11
  411f4c:	ldr	w10, [x9, x11]
  411f50:	cmp	w10, #0x0
  411f54:	cset	w10, lt  // lt = tstop
  411f58:	tbnz	w10, #0, 412010 <sqrt@plt+0x105a0>
  411f5c:	ldr	x8, [sp, #80]
  411f60:	ldr	x9, [x8]
  411f64:	ldur	w10, [x29, #-32]
  411f68:	mov	w11, w10
  411f6c:	mov	x12, #0x10                  	// #16
  411f70:	mul	x11, x12, x11
  411f74:	ldr	w10, [x9, x11]
  411f78:	ldur	w13, [x29, #-12]
  411f7c:	cmp	w10, w13
  411f80:	b.ne	411fdc <sqrt@plt+0x1056c>  // b.any
  411f84:	ldr	x8, [sp, #80]
  411f88:	ldr	x9, [x8]
  411f8c:	ldur	w10, [x29, #-32]
  411f90:	mov	w11, w10
  411f94:	mov	x12, #0x10                  	// #16
  411f98:	mul	x11, x12, x11
  411f9c:	add	x9, x9, x11
  411fa0:	ldr	x9, [x9, #8]
  411fa4:	str	x9, [sp, #72]
  411fa8:	cbz	x9, 411fb4 <sqrt@plt+0x10544>
  411fac:	ldr	x0, [sp, #72]
  411fb0:	bl	4018f0 <_ZdaPv@plt>
  411fb4:	ldur	x8, [x29, #-24]
  411fb8:	ldr	x9, [sp, #80]
  411fbc:	ldr	x10, [x9]
  411fc0:	ldur	w11, [x29, #-32]
  411fc4:	mov	w12, w11
  411fc8:	mov	x13, #0x10                  	// #16
  411fcc:	mul	x12, x13, x12
  411fd0:	add	x10, x10, x12
  411fd4:	str	x8, [x10, #8]
  411fd8:	b	412330 <sqrt@plt+0x108c0>
  411fdc:	ldur	w8, [x29, #-32]
  411fe0:	cbnz	w8, 411ff8 <sqrt@plt+0x10588>
  411fe4:	ldr	x8, [sp, #80]
  411fe8:	ldr	w9, [x8, #8]
  411fec:	subs	w9, w9, #0x1
  411ff0:	str	w9, [sp, #68]
  411ff4:	b	412004 <sqrt@plt+0x10594>
  411ff8:	ldur	w8, [x29, #-32]
  411ffc:	subs	w8, w8, #0x1
  412000:	str	w8, [sp, #68]
  412004:	ldr	w8, [sp, #68]
  412008:	stur	w8, [x29, #-32]
  41200c:	b	411f34 <sqrt@plt+0x104c4>
  412010:	ldur	x8, [x29, #-24]
  412014:	cbnz	x8, 41201c <sqrt@plt+0x105ac>
  412018:	b	412330 <sqrt@plt+0x108c0>
  41201c:	ldr	x8, [sp, #80]
  412020:	ldr	w9, [x8, #12]
  412024:	mov	w10, #0x3                   	// #3
  412028:	mul	w9, w9, w10
  41202c:	ldr	w10, [x8, #8]
  412030:	mov	w11, #0x2                   	// #2
  412034:	mul	w10, w10, w11
  412038:	cmp	w9, w10
  41203c:	b.cc	4122e8 <sqrt@plt+0x10878>  // b.lo, b.ul, b.last
  412040:	ldr	x8, [sp, #80]
  412044:	ldr	x9, [x8]
  412048:	stur	x9, [x29, #-40]
  41204c:	ldr	w10, [x8, #8]
  412050:	stur	w10, [x29, #-44]
  412054:	ldr	w0, [x8, #8]
  412058:	bl	4130d4 <_ZdlPvm@@Base+0x464>
  41205c:	ldr	x8, [sp, #80]
  412060:	str	w0, [x8, #8]
  412064:	ldr	w10, [x8, #8]
  412068:	mov	w9, w10
  41206c:	mov	x11, #0x10                  	// #16
  412070:	mul	x12, x9, x11
  412074:	umulh	x11, x9, x11
  412078:	mov	x13, #0xffffffffffffffff    	// #-1
  41207c:	cmp	x11, #0x0
  412080:	csel	x0, x13, x12, ne  // ne = any
  412084:	str	x9, [sp, #56]
  412088:	bl	4016a0 <_Znam@plt>
  41208c:	ldr	x8, [sp, #56]
  412090:	str	x0, [sp, #48]
  412094:	cbz	x8, 4120e8 <sqrt@plt+0x10678>
  412098:	mov	x8, #0x10                  	// #16
  41209c:	ldr	x9, [sp, #56]
  4120a0:	mul	x8, x8, x9
  4120a4:	ldr	x10, [sp, #48]
  4120a8:	add	x8, x10, x8
  4120ac:	str	x8, [sp, #40]
  4120b0:	str	x10, [sp, #32]
  4120b4:	ldr	x8, [sp, #32]
  4120b8:	mov	x0, x8
  4120bc:	adrp	x9, 411000 <sqrt@plt+0xf590>
  4120c0:	add	x9, x9, #0xd68
  4120c4:	str	x8, [sp, #24]
  4120c8:	blr	x9
  4120cc:	b	4120d0 <sqrt@plt+0x10660>
  4120d0:	ldr	x8, [sp, #24]
  4120d4:	add	x9, x8, #0x10
  4120d8:	ldr	x10, [sp, #40]
  4120dc:	cmp	x9, x10
  4120e0:	str	x9, [sp, #32]
  4120e4:	b.ne	4120b4 <sqrt@plt+0x10644>  // b.any
  4120e8:	ldr	x8, [sp, #48]
  4120ec:	ldr	x9, [sp, #80]
  4120f0:	str	x8, [x9]
  4120f4:	stur	wzr, [x29, #-64]
  4120f8:	ldur	w8, [x29, #-64]
  4120fc:	ldur	w9, [x29, #-44]
  412100:	cmp	w8, w9
  412104:	b.cs	41225c <sqrt@plt+0x107ec>  // b.hs, b.nlast
  412108:	ldur	x8, [x29, #-40]
  41210c:	ldur	w9, [x29, #-64]
  412110:	mov	w10, w9
  412114:	mov	x11, #0x10                  	// #16
  412118:	mul	x10, x11, x10
  41211c:	ldr	w9, [x8, x10]
  412120:	cmp	w9, #0x0
  412124:	cset	w9, lt  // lt = tstop
  412128:	tbnz	w9, #0, 41224c <sqrt@plt+0x107dc>
  41212c:	ldur	x8, [x29, #-40]
  412130:	ldur	w9, [x29, #-64]
  412134:	mov	w10, w9
  412138:	mov	x11, #0x10                  	// #16
  41213c:	mul	x10, x11, x10
  412140:	add	x8, x8, x10
  412144:	ldr	x8, [x8, #8]
  412148:	cbz	x8, 41224c <sqrt@plt+0x107dc>
  41214c:	ldur	x8, [x29, #-40]
  412150:	ldur	w9, [x29, #-64]
  412154:	mov	w10, w9
  412158:	mov	x11, #0x10                  	// #16
  41215c:	mul	x10, x11, x10
  412160:	ldr	w9, [x8, x10]
  412164:	ldr	x8, [sp, #80]
  412168:	ldr	w12, [x8, #8]
  41216c:	udiv	w13, w9, w12
  412170:	mul	w12, w13, w12
  412174:	subs	w9, w9, w12
  412178:	stur	w9, [x29, #-68]
  41217c:	ldr	x8, [sp, #80]
  412180:	ldr	x9, [x8]
  412184:	ldur	w10, [x29, #-68]
  412188:	mov	w11, w10
  41218c:	mov	x12, #0x10                  	// #16
  412190:	mul	x11, x12, x11
  412194:	ldr	w10, [x9, x11]
  412198:	cmp	w10, #0x0
  41219c:	cset	w10, lt  // lt = tstop
  4121a0:	tbnz	w10, #0, 4121ec <sqrt@plt+0x1077c>
  4121a4:	ldur	w8, [x29, #-68]
  4121a8:	cbnz	w8, 4121c0 <sqrt@plt+0x10750>
  4121ac:	ldr	x8, [sp, #80]
  4121b0:	ldr	w9, [x8, #8]
  4121b4:	subs	w9, w9, #0x1
  4121b8:	str	w9, [sp, #20]
  4121bc:	b	4121cc <sqrt@plt+0x1075c>
  4121c0:	ldur	w8, [x29, #-68]
  4121c4:	subs	w8, w8, #0x1
  4121c8:	str	w8, [sp, #20]
  4121cc:	ldr	w8, [sp, #20]
  4121d0:	stur	w8, [x29, #-68]
  4121d4:	b	41217c <sqrt@plt+0x1070c>
  4121d8:	stur	x0, [x29, #-56]
  4121dc:	stur	w1, [x29, #-60]
  4121e0:	ldr	x0, [sp, #48]
  4121e4:	bl	4018f0 <_ZdaPv@plt>
  4121e8:	b	41233c <sqrt@plt+0x108cc>
  4121ec:	ldur	x8, [x29, #-40]
  4121f0:	ldur	w9, [x29, #-64]
  4121f4:	mov	w10, w9
  4121f8:	mov	x11, #0x10                  	// #16
  4121fc:	mul	x10, x11, x10
  412200:	ldr	w9, [x8, x10]
  412204:	ldr	x8, [sp, #80]
  412208:	ldr	x10, [x8]
  41220c:	ldur	w12, [x29, #-68]
  412210:	mov	w13, w12
  412214:	mul	x13, x11, x13
  412218:	str	w9, [x10, x13]
  41221c:	ldur	x10, [x29, #-40]
  412220:	ldur	w9, [x29, #-64]
  412224:	mov	w13, w9
  412228:	mul	x13, x11, x13
  41222c:	add	x10, x10, x13
  412230:	ldr	x10, [x10, #8]
  412234:	ldr	x13, [x8]
  412238:	ldur	w9, [x29, #-68]
  41223c:	mov	w14, w9
  412240:	mul	x11, x11, x14
  412244:	add	x11, x13, x11
  412248:	str	x10, [x11, #8]
  41224c:	ldur	w8, [x29, #-64]
  412250:	add	w8, w8, #0x1
  412254:	stur	w8, [x29, #-64]
  412258:	b	4120f8 <sqrt@plt+0x10688>
  41225c:	ldur	w8, [x29, #-28]
  412260:	ldr	x9, [sp, #80]
  412264:	ldr	w10, [x9, #8]
  412268:	udiv	w11, w8, w10
  41226c:	mul	w10, w11, w10
  412270:	subs	w8, w8, w10
  412274:	stur	w8, [x29, #-32]
  412278:	ldr	x8, [sp, #80]
  41227c:	ldr	x9, [x8]
  412280:	ldur	w10, [x29, #-32]
  412284:	mov	w11, w10
  412288:	mov	x12, #0x10                  	// #16
  41228c:	mul	x11, x12, x11
  412290:	ldr	w10, [x9, x11]
  412294:	cmp	w10, #0x0
  412298:	cset	w10, lt  // lt = tstop
  41229c:	tbnz	w10, #0, 4122d4 <sqrt@plt+0x10864>
  4122a0:	ldur	w8, [x29, #-32]
  4122a4:	cbnz	w8, 4122bc <sqrt@plt+0x1084c>
  4122a8:	ldr	x8, [sp, #80]
  4122ac:	ldr	w9, [x8, #8]
  4122b0:	subs	w9, w9, #0x1
  4122b4:	str	w9, [sp, #16]
  4122b8:	b	4122c8 <sqrt@plt+0x10858>
  4122bc:	ldur	w8, [x29, #-32]
  4122c0:	subs	w8, w8, #0x1
  4122c4:	str	w8, [sp, #16]
  4122c8:	ldr	w8, [sp, #16]
  4122cc:	stur	w8, [x29, #-32]
  4122d0:	b	412278 <sqrt@plt+0x10808>
  4122d4:	ldur	x8, [x29, #-40]
  4122d8:	str	x8, [sp, #8]
  4122dc:	cbz	x8, 4122e8 <sqrt@plt+0x10878>
  4122e0:	ldr	x0, [sp, #8]
  4122e4:	bl	4018f0 <_ZdaPv@plt>
  4122e8:	ldur	w8, [x29, #-12]
  4122ec:	ldr	x9, [sp, #80]
  4122f0:	ldr	x10, [x9]
  4122f4:	ldur	w11, [x29, #-32]
  4122f8:	mov	w12, w11
  4122fc:	mov	x13, #0x10                  	// #16
  412300:	mul	x12, x13, x12
  412304:	str	w8, [x10, x12]
  412308:	ldur	x10, [x29, #-24]
  41230c:	ldr	x12, [x9]
  412310:	ldur	w8, [x29, #-32]
  412314:	mov	w14, w8
  412318:	mul	x13, x13, x14
  41231c:	add	x12, x12, x13
  412320:	str	x10, [x12, #8]
  412324:	ldr	w8, [x9, #12]
  412328:	add	w8, w8, #0x1
  41232c:	str	w8, [x9, #12]
  412330:	ldp	x29, x30, [sp, #160]
  412334:	add	sp, sp, #0xb0
  412338:	ret
  41233c:	ldur	x0, [x29, #-56]
  412340:	bl	401a00 <_Unwind_Resume@plt>
  412344:	sub	sp, sp, #0x40
  412348:	stp	x29, x30, [sp, #48]
  41234c:	add	x29, sp, #0x30
  412350:	mov	w8, #0x2c                  	// #44
  412354:	adrp	x2, 417000 <_ZdlPvm@@Base+0x4390>
  412358:	add	x2, x2, #0xc
  41235c:	stur	x0, [x29, #-16]
  412360:	stur	w1, [x29, #-20]
  412364:	ldur	x9, [x29, #-16]
  412368:	ldur	w10, [x29, #-20]
  41236c:	cmp	w10, #0x0
  412370:	cset	w10, ge  // ge = tcont
  412374:	and	w0, w10, #0x1
  412378:	mov	w1, w8
  41237c:	str	x9, [sp, #16]
  412380:	bl	404300 <sqrt@plt+0x2890>
  412384:	ldur	w8, [x29, #-20]
  412388:	ldr	x9, [sp, #16]
  41238c:	ldr	w10, [x9, #8]
  412390:	udiv	w11, w8, w10
  412394:	mul	w10, w11, w10
  412398:	subs	w8, w8, w10
  41239c:	str	w8, [sp, #24]
  4123a0:	ldr	x8, [sp, #16]
  4123a4:	ldr	x9, [x8]
  4123a8:	ldr	w10, [sp, #24]
  4123ac:	mov	w11, w10
  4123b0:	mov	x12, #0x10                  	// #16
  4123b4:	mul	x11, x12, x11
  4123b8:	ldr	w10, [x9, x11]
  4123bc:	cmp	w10, #0x0
  4123c0:	cset	w10, lt  // lt = tstop
  4123c4:	tbnz	w10, #0, 41244c <sqrt@plt+0x109dc>
  4123c8:	ldr	x8, [sp, #16]
  4123cc:	ldr	x9, [x8]
  4123d0:	ldr	w10, [sp, #24]
  4123d4:	mov	w11, w10
  4123d8:	mov	x12, #0x10                  	// #16
  4123dc:	mul	x11, x12, x11
  4123e0:	ldr	w10, [x9, x11]
  4123e4:	ldur	w13, [x29, #-20]
  4123e8:	cmp	w10, w13
  4123ec:	b.ne	412418 <sqrt@plt+0x109a8>  // b.any
  4123f0:	ldr	x8, [sp, #16]
  4123f4:	ldr	x9, [x8]
  4123f8:	ldr	w10, [sp, #24]
  4123fc:	mov	w11, w10
  412400:	mov	x12, #0x10                  	// #16
  412404:	mul	x11, x12, x11
  412408:	add	x9, x9, x11
  41240c:	ldr	x9, [x9, #8]
  412410:	stur	x9, [x29, #-8]
  412414:	b	412454 <sqrt@plt+0x109e4>
  412418:	ldr	w8, [sp, #24]
  41241c:	cbnz	w8, 412434 <sqrt@plt+0x109c4>
  412420:	ldr	x8, [sp, #16]
  412424:	ldr	w9, [x8, #8]
  412428:	subs	w9, w9, #0x1
  41242c:	str	w9, [sp, #12]
  412430:	b	412440 <sqrt@plt+0x109d0>
  412434:	ldr	w8, [sp, #24]
  412438:	subs	w8, w8, #0x1
  41243c:	str	w8, [sp, #12]
  412440:	ldr	w8, [sp, #12]
  412444:	str	w8, [sp, #24]
  412448:	b	4123a0 <sqrt@plt+0x10930>
  41244c:	mov	x8, xzr
  412450:	stur	x8, [x29, #-8]
  412454:	ldur	x0, [x29, #-8]
  412458:	ldp	x29, x30, [sp, #48]
  41245c:	add	sp, sp, #0x40
  412460:	ret
  412464:	sub	sp, sp, #0x10
  412468:	str	x0, [sp, #8]
  41246c:	str	x1, [sp]
  412470:	ldr	x8, [sp, #8]
  412474:	ldr	x9, [sp]
  412478:	str	x9, [x8]
  41247c:	str	wzr, [x8, #8]
  412480:	add	sp, sp, #0x10
  412484:	ret
  412488:	sub	sp, sp, #0x40
  41248c:	str	x0, [sp, #48]
  412490:	str	x1, [sp, #40]
  412494:	str	x2, [sp, #32]
  412498:	ldr	x8, [sp, #48]
  41249c:	ldr	x9, [x8]
  4124a0:	ldr	w10, [x9, #8]
  4124a4:	str	w10, [sp, #28]
  4124a8:	ldr	x9, [x8]
  4124ac:	ldr	x9, [x9]
  4124b0:	str	x9, [sp, #16]
  4124b4:	str	x8, [sp, #8]
  4124b8:	ldr	x8, [sp, #8]
  4124bc:	ldr	w9, [x8, #8]
  4124c0:	ldr	w10, [sp, #28]
  4124c4:	cmp	w9, w10
  4124c8:	b.cs	412564 <sqrt@plt+0x10af4>  // b.hs, b.nlast
  4124cc:	ldr	x8, [sp, #16]
  4124d0:	ldr	x9, [sp, #8]
  4124d4:	ldr	w10, [x9, #8]
  4124d8:	mov	w11, w10
  4124dc:	mov	x12, #0x10                  	// #16
  4124e0:	mul	x11, x12, x11
  4124e4:	ldr	w10, [x8, x11]
  4124e8:	cmp	w10, #0x0
  4124ec:	cset	w10, lt  // lt = tstop
  4124f0:	tbnz	w10, #0, 412550 <sqrt@plt+0x10ae0>
  4124f4:	ldr	x8, [sp, #16]
  4124f8:	ldr	x9, [sp, #8]
  4124fc:	ldr	w10, [x9, #8]
  412500:	mov	w11, w10
  412504:	mov	x12, #0x10                  	// #16
  412508:	mul	x11, x12, x11
  41250c:	ldr	w10, [x8, x11]
  412510:	ldr	x8, [sp, #40]
  412514:	str	w10, [x8]
  412518:	ldr	x8, [sp, #16]
  41251c:	ldr	w10, [x9, #8]
  412520:	mov	w11, w10
  412524:	mul	x11, x12, x11
  412528:	add	x8, x8, x11
  41252c:	ldr	x8, [x8, #8]
  412530:	ldr	x11, [sp, #32]
  412534:	str	x8, [x11]
  412538:	ldr	w10, [x9, #8]
  41253c:	mov	w13, #0x1                   	// #1
  412540:	add	w10, w10, #0x1
  412544:	str	w10, [x9, #8]
  412548:	str	w13, [sp, #60]
  41254c:	b	412568 <sqrt@plt+0x10af8>
  412550:	ldr	x8, [sp, #8]
  412554:	ldr	w9, [x8, #8]
  412558:	add	w9, w9, #0x1
  41255c:	str	w9, [x8, #8]
  412560:	b	4124b8 <sqrt@plt+0x10a48>
  412564:	str	wzr, [sp, #60]
  412568:	ldr	w0, [sp, #60]
  41256c:	add	sp, sp, #0x40
  412570:	ret
  412574:	sub	sp, sp, #0x40
  412578:	stp	x29, x30, [sp, #48]
  41257c:	add	x29, sp, #0x30
  412580:	adrp	x8, 411000 <sqrt@plt+0xf590>
  412584:	add	x8, x8, #0x3d4
  412588:	adrp	x9, 411000 <sqrt@plt+0xf590>
  41258c:	add	x9, x9, #0xd8c
  412590:	stur	x0, [x29, #-8]
  412594:	ldur	x10, [x29, #-8]
  412598:	str	wzr, [x10]
  41259c:	add	x11, x10, #0x8
  4125a0:	mov	x0, x11
  4125a4:	str	x9, [sp, #16]
  4125a8:	str	x10, [sp, #8]
  4125ac:	str	x11, [sp]
  4125b0:	blr	x8
  4125b4:	ldr	x8, [sp, #8]
  4125b8:	add	x0, x8, #0x818
  4125bc:	ldr	x9, [sp, #16]
  4125c0:	blr	x9
  4125c4:	b	4125c8 <sqrt@plt+0x10b58>
  4125c8:	str	wzr, [sp, #24]
  4125cc:	ldr	w8, [sp, #24]
  4125d0:	cmp	w8, #0x100
  4125d4:	b.ge	412624 <sqrt@plt+0x10bb4>  // b.tcont
  4125d8:	ldr	x8, [sp, #8]
  4125dc:	add	x9, x8, #0x18
  4125e0:	ldrsw	x10, [sp, #24]
  4125e4:	mov	x11, #0x8                   	// #8
  4125e8:	mul	x10, x11, x10
  4125ec:	add	x9, x9, x10
  4125f0:	mov	x10, xzr
  4125f4:	str	x10, [x9]
  4125f8:	ldr	w8, [sp, #24]
  4125fc:	add	w8, w8, #0x1
  412600:	str	w8, [sp, #24]
  412604:	b	4125cc <sqrt@plt+0x10b5c>
  412608:	stur	x0, [x29, #-16]
  41260c:	stur	w1, [x29, #-20]
  412610:	ldr	x0, [sp]
  412614:	adrp	x8, 411000 <sqrt@plt+0xf590>
  412618:	add	x8, x8, #0x47c
  41261c:	blr	x8
  412620:	b	412670 <sqrt@plt+0x10c00>
  412624:	str	wzr, [sp, #24]
  412628:	ldr	w8, [sp, #24]
  41262c:	cmp	w8, #0x100
  412630:	b.ge	412664 <sqrt@plt+0x10bf4>  // b.tcont
  412634:	ldr	x8, [sp, #8]
  412638:	add	x9, x8, #0x828
  41263c:	ldrsw	x10, [sp, #24]
  412640:	mov	x11, #0x8                   	// #8
  412644:	mul	x10, x11, x10
  412648:	add	x9, x9, x10
  41264c:	mov	x10, xzr
  412650:	str	x10, [x9]
  412654:	ldr	w8, [sp, #24]
  412658:	add	w8, w8, #0x1
  41265c:	str	w8, [sp, #24]
  412660:	b	412628 <sqrt@plt+0x10bb8>
  412664:	ldp	x29, x30, [sp, #48]
  412668:	add	sp, sp, #0x40
  41266c:	ret
  412670:	ldur	x0, [x29, #-16]
  412674:	bl	401a00 <_Unwind_Resume@plt>
  412678:	sub	sp, sp, #0x30
  41267c:	stp	x29, x30, [sp, #32]
  412680:	add	x29, sp, #0x20
  412684:	adrp	x8, 411000 <sqrt@plt+0xf590>
  412688:	add	x8, x8, #0xe34
  41268c:	adrp	x9, 411000 <sqrt@plt+0xf590>
  412690:	add	x9, x9, #0x47c
  412694:	stur	x0, [x29, #-8]
  412698:	ldur	x10, [x29, #-8]
  41269c:	add	x0, x10, #0x818
  4126a0:	str	x9, [sp, #16]
  4126a4:	str	x10, [sp, #8]
  4126a8:	blr	x8
  4126ac:	ldr	x8, [sp, #8]
  4126b0:	add	x0, x8, #0x8
  4126b4:	ldr	x9, [sp, #16]
  4126b8:	blr	x9
  4126bc:	ldp	x29, x30, [sp, #32]
  4126c0:	add	sp, sp, #0x30
  4126c4:	ret
  4126c8:	sub	sp, sp, #0x50
  4126cc:	stp	x29, x30, [sp, #64]
  4126d0:	add	x29, sp, #0x40
  4126d4:	stur	x0, [x29, #-8]
  4126d8:	sturb	w1, [x29, #-9]
  4126dc:	ldur	x8, [x29, #-8]
  4126e0:	add	x9, x8, #0x18
  4126e4:	ldurb	w10, [x29, #-9]
  4126e8:	mov	w11, w10
  4126ec:	mov	x12, #0x8                   	// #8
  4126f0:	mul	x11, x12, x11
  4126f4:	add	x9, x9, x11
  4126f8:	ldr	x9, [x9]
  4126fc:	str	x8, [sp, #24]
  412700:	cbnz	x9, 4127ac <sqrt@plt+0x10d3c>
  412704:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4390>
  412708:	add	x8, x8, #0x2e
  41270c:	ldr	w9, [x8]
  412710:	sub	x8, x29, #0x14
  412714:	stur	w9, [x29, #-20]
  412718:	add	x0, x8, #0x4
  41271c:	ldurb	w9, [x29, #-9]
  412720:	str	x0, [sp, #16]
  412724:	mov	w0, w9
  412728:	str	x8, [sp, #8]
  41272c:	bl	41126c <sqrt@plt+0xf7fc>
  412730:	ldr	x8, [sp, #16]
  412734:	str	x0, [sp]
  412738:	mov	x0, x8
  41273c:	ldr	x1, [sp]
  412740:	bl	4017b0 <strcpy@plt>
  412744:	mov	x8, #0x10                  	// #16
  412748:	mov	x0, x8
  41274c:	bl	412b6c <_Znwm@@Base>
  412750:	str	x0, [sp, #32]
  412754:	ldr	x8, [sp, #24]
  412758:	ldr	w9, [x8]
  41275c:	add	w10, w9, #0x1
  412760:	str	w10, [x8]
  412764:	ldr	x11, [sp, #32]
  412768:	str	w9, [x11]
  41276c:	ldr	x11, [sp, #32]
  412770:	mov	w9, #0xffffffff            	// #-1
  412774:	str	w9, [x11, #4]
  412778:	ldr	x0, [sp, #8]
  41277c:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  412780:	ldr	x8, [sp, #32]
  412784:	mov	x11, #0x8                   	// #8
  412788:	str	x0, [x8, #8]
  41278c:	ldr	x8, [sp, #32]
  412790:	ldr	x12, [sp, #24]
  412794:	add	x13, x12, #0x18
  412798:	ldurb	w9, [x29, #-9]
  41279c:	mov	w14, w9
  4127a0:	mul	x11, x11, x14
  4127a4:	add	x11, x13, x11
  4127a8:	str	x8, [x11]
  4127ac:	ldr	x8, [sp, #24]
  4127b0:	add	x9, x8, #0x18
  4127b4:	ldurb	w10, [x29, #-9]
  4127b8:	mov	w11, w10
  4127bc:	mov	x12, #0x8                   	// #8
  4127c0:	mul	x11, x12, x11
  4127c4:	add	x9, x9, x11
  4127c8:	ldr	x0, [x9]
  4127cc:	ldp	x29, x30, [sp, #64]
  4127d0:	add	sp, sp, #0x50
  4127d4:	ret
  4127d8:	sub	sp, sp, #0x20
  4127dc:	stp	x29, x30, [sp, #16]
  4127e0:	add	x29, sp, #0x10
  4127e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4127e8:	add	x8, x8, #0xce0
  4127ec:	stur	w0, [x29, #-4]
  4127f0:	ldur	w1, [x29, #-4]
  4127f4:	mov	x0, x8
  4127f8:	bl	4128d4 <sqrt@plt+0x10e64>
  4127fc:	ldp	x29, x30, [sp, #16]
  412800:	add	sp, sp, #0x20
  412804:	ret
  412808:	sub	sp, sp, #0x30
  41280c:	stp	x29, x30, [sp, #32]
  412810:	add	x29, sp, #0x20
  412814:	str	x0, [sp, #16]
  412818:	ldr	x8, [sp, #16]
  41281c:	mov	w9, #0x0                   	// #0
  412820:	str	w9, [sp, #12]
  412824:	cbz	x8, 412850 <sqrt@plt+0x10de0>
  412828:	ldr	x8, [sp, #16]
  41282c:	ldrb	w9, [x8]
  412830:	mov	w10, #0x0                   	// #0
  412834:	str	w10, [sp, #12]
  412838:	cbz	w9, 412850 <sqrt@plt+0x10de0>
  41283c:	ldr	x8, [sp, #16]
  412840:	ldrb	w9, [x8]
  412844:	cmp	w9, #0x20
  412848:	cset	w9, ne  // ne = any
  41284c:	str	w9, [sp, #12]
  412850:	ldr	w8, [sp, #12]
  412854:	and	w0, w8, #0x1
  412858:	mov	w1, #0x96                  	// #150
  41285c:	adrp	x2, 417000 <_ZdlPvm@@Base+0x4390>
  412860:	add	x2, x2, #0xc
  412864:	bl	404300 <sqrt@plt+0x2890>
  412868:	ldr	x9, [sp, #16]
  41286c:	ldrb	w8, [x9, #1]
  412870:	cbnz	w8, 412890 <sqrt@plt+0x10e20>
  412874:	ldr	x8, [sp, #16]
  412878:	ldrb	w1, [x8]
  41287c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  412880:	add	x0, x0, #0xce0
  412884:	bl	4126c8 <sqrt@plt+0x10c58>
  412888:	stur	x0, [x29, #-8]
  41288c:	b	4128a4 <sqrt@plt+0x10e34>
  412890:	ldr	x1, [sp, #16]
  412894:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  412898:	add	x0, x0, #0xce0
  41289c:	bl	412a28 <sqrt@plt+0x10fb8>
  4128a0:	stur	x0, [x29, #-8]
  4128a4:	ldur	x0, [x29, #-8]
  4128a8:	ldp	x29, x30, [sp, #32]
  4128ac:	add	sp, sp, #0x30
  4128b0:	ret
  4128b4:	sub	sp, sp, #0x10
  4128b8:	str	x0, [sp, #8]
  4128bc:	ldr	x8, [sp, #8]
  4128c0:	str	x8, [sp]
  4128c4:	ldr	x8, [sp]
  4128c8:	ldr	x0, [x8, #8]
  4128cc:	add	sp, sp, #0x10
  4128d0:	ret
  4128d4:	sub	sp, sp, #0x40
  4128d8:	stp	x29, x30, [sp, #48]
  4128dc:	add	x29, sp, #0x30
  4128e0:	stur	x0, [x29, #-16]
  4128e4:	stur	w1, [x29, #-20]
  4128e8:	ldur	x8, [x29, #-16]
  4128ec:	ldur	w9, [x29, #-20]
  4128f0:	cmp	w9, #0x0
  4128f4:	cset	w9, lt  // lt = tstop
  4128f8:	str	x8, [sp]
  4128fc:	tbnz	w9, #0, 4129a8 <sqrt@plt+0x10f38>
  412900:	ldur	w8, [x29, #-20]
  412904:	cmp	w8, #0x100
  412908:	b.ge	4129a8 <sqrt@plt+0x10f38>  // b.tcont
  41290c:	ldr	x8, [sp]
  412910:	add	x9, x8, #0x828
  412914:	ldursw	x10, [x29, #-20]
  412918:	mov	x11, #0x8                   	// #8
  41291c:	mul	x10, x11, x10
  412920:	add	x9, x9, x10
  412924:	ldr	x9, [x9]
  412928:	cbnz	x9, 412984 <sqrt@plt+0x10f14>
  41292c:	mov	x0, #0x10                  	// #16
  412930:	bl	412b6c <_Znwm@@Base>
  412934:	str	x0, [sp, #16]
  412938:	ldr	x8, [sp]
  41293c:	ldr	w9, [x8]
  412940:	add	w10, w9, #0x1
  412944:	str	w10, [x8]
  412948:	ldr	x11, [sp, #16]
  41294c:	str	w9, [x11]
  412950:	ldur	w9, [x29, #-20]
  412954:	ldr	x11, [sp, #16]
  412958:	str	w9, [x11, #4]
  41295c:	ldr	x11, [sp, #16]
  412960:	mov	x12, #0x8                   	// #8
  412964:	mov	x13, xzr
  412968:	str	x13, [x11, #8]
  41296c:	ldr	x11, [sp, #16]
  412970:	add	x13, x8, #0x828
  412974:	ldursw	x14, [x29, #-20]
  412978:	mul	x12, x12, x14
  41297c:	add	x12, x13, x12
  412980:	str	x11, [x12]
  412984:	ldr	x8, [sp]
  412988:	add	x9, x8, #0x828
  41298c:	ldursw	x10, [x29, #-20]
  412990:	mov	x11, #0x8                   	// #8
  412994:	mul	x10, x11, x10
  412998:	add	x9, x9, x10
  41299c:	ldr	x9, [x9]
  4129a0:	stur	x9, [x29, #-8]
  4129a4:	b	412a18 <sqrt@plt+0x10fa8>
  4129a8:	ldr	x8, [sp]
  4129ac:	add	x0, x8, #0x818
  4129b0:	ldur	w1, [x29, #-20]
  4129b4:	bl	412344 <sqrt@plt+0x108d4>
  4129b8:	str	x0, [sp, #8]
  4129bc:	ldr	x8, [sp, #8]
  4129c0:	cbnz	x8, 412a10 <sqrt@plt+0x10fa0>
  4129c4:	mov	x0, #0x10                  	// #16
  4129c8:	bl	4016a0 <_Znam@plt>
  4129cc:	str	x0, [sp, #8]
  4129d0:	ldr	x8, [sp]
  4129d4:	ldr	w9, [x8]
  4129d8:	add	w10, w9, #0x1
  4129dc:	str	w10, [x8]
  4129e0:	ldr	x11, [sp, #8]
  4129e4:	str	w9, [x11]
  4129e8:	ldur	w9, [x29, #-20]
  4129ec:	ldr	x11, [sp, #8]
  4129f0:	str	w9, [x11, #4]
  4129f4:	ldr	x11, [sp, #8]
  4129f8:	mov	x12, xzr
  4129fc:	str	x12, [x11, #8]
  412a00:	add	x0, x8, #0x818
  412a04:	ldur	w1, [x29, #-20]
  412a08:	ldr	x2, [sp, #8]
  412a0c:	bl	411ec8 <sqrt@plt+0x10458>
  412a10:	ldr	x8, [sp, #8]
  412a14:	stur	x8, [x29, #-8]
  412a18:	ldur	x0, [x29, #-8]
  412a1c:	ldp	x29, x30, [sp, #48]
  412a20:	add	sp, sp, #0x40
  412a24:	ret
  412a28:	sub	sp, sp, #0x50
  412a2c:	stp	x29, x30, [sp, #64]
  412a30:	add	x29, sp, #0x40
  412a34:	stur	x0, [x29, #-16]
  412a38:	stur	x1, [x29, #-24]
  412a3c:	ldur	x8, [x29, #-16]
  412a40:	ldur	x9, [x29, #-24]
  412a44:	ldrb	w10, [x9]
  412a48:	cmp	w10, #0x63
  412a4c:	str	x8, [sp, #8]
  412a50:	b.ne	412af0 <sqrt@plt+0x11080>  // b.any
  412a54:	ldur	x8, [x29, #-24]
  412a58:	ldrb	w9, [x8, #1]
  412a5c:	cmp	w9, #0x68
  412a60:	b.ne	412af0 <sqrt@plt+0x11080>  // b.any
  412a64:	ldur	x8, [x29, #-24]
  412a68:	ldrb	w9, [x8, #2]
  412a6c:	cmp	w9, #0x61
  412a70:	b.ne	412af0 <sqrt@plt+0x11080>  // b.any
  412a74:	ldur	x8, [x29, #-24]
  412a78:	ldrb	w9, [x8, #3]
  412a7c:	cmp	w9, #0x72
  412a80:	b.ne	412af0 <sqrt@plt+0x11080>  // b.any
  412a84:	ldur	x8, [x29, #-24]
  412a88:	add	x0, x8, #0x4
  412a8c:	add	x1, sp, #0x20
  412a90:	mov	w2, #0xa                   	// #10
  412a94:	bl	401770 <strtol@plt>
  412a98:	str	x0, [sp, #24]
  412a9c:	ldr	x8, [sp, #32]
  412aa0:	ldur	x9, [x29, #-24]
  412aa4:	add	x9, x9, #0x4
  412aa8:	cmp	x8, x9
  412aac:	b.eq	412af0 <sqrt@plt+0x11080>  // b.none
  412ab0:	ldr	x8, [sp, #32]
  412ab4:	ldrb	w9, [x8]
  412ab8:	cbnz	w9, 412af0 <sqrt@plt+0x11080>
  412abc:	ldr	x8, [sp, #24]
  412ac0:	cmp	x8, #0x0
  412ac4:	cset	w9, lt  // lt = tstop
  412ac8:	tbnz	w9, #0, 412af0 <sqrt@plt+0x11080>
  412acc:	ldr	x8, [sp, #24]
  412ad0:	cmp	x8, #0x100
  412ad4:	b.ge	412af0 <sqrt@plt+0x11080>  // b.tcont
  412ad8:	ldr	x8, [sp, #24]
  412adc:	ldr	x0, [sp, #8]
  412ae0:	mov	w1, w8
  412ae4:	bl	4126c8 <sqrt@plt+0x10c58>
  412ae8:	stur	x0, [x29, #-8]
  412aec:	b	412b5c <sqrt@plt+0x110ec>
  412af0:	ldr	x8, [sp, #8]
  412af4:	add	x0, x8, #0x8
  412af8:	sub	x1, x29, #0x18
  412afc:	bl	411b04 <sqrt@plt+0x10094>
  412b00:	str	x0, [sp, #16]
  412b04:	ldr	x8, [sp, #16]
  412b08:	cbnz	x8, 412b54 <sqrt@plt+0x110e4>
  412b0c:	mov	x0, #0x10                  	// #16
  412b10:	bl	4016a0 <_Znam@plt>
  412b14:	str	x0, [sp, #16]
  412b18:	ldr	x8, [sp, #8]
  412b1c:	ldr	w9, [x8]
  412b20:	add	w10, w9, #0x1
  412b24:	str	w10, [x8]
  412b28:	ldr	x11, [sp, #16]
  412b2c:	str	w9, [x11]
  412b30:	ldr	x11, [sp, #16]
  412b34:	mov	w9, #0xffffffff            	// #-1
  412b38:	str	w9, [x11, #4]
  412b3c:	add	x0, x8, #0x8
  412b40:	ldur	x1, [x29, #-24]
  412b44:	ldr	x2, [sp, #16]
  412b48:	bl	411504 <sqrt@plt+0xfa94>
  412b4c:	ldr	x8, [sp, #16]
  412b50:	str	x0, [x8, #8]
  412b54:	ldr	x8, [sp, #16]
  412b58:	stur	x8, [x29, #-8]
  412b5c:	ldur	x0, [x29, #-8]
  412b60:	ldp	x29, x30, [sp, #64]
  412b64:	add	sp, sp, #0x50
  412b68:	ret

0000000000412b6c <_Znwm@@Base>:
  412b6c:	sub	sp, sp, #0x20
  412b70:	stp	x29, x30, [sp, #16]
  412b74:	add	x29, sp, #0x10
  412b78:	str	x0, [sp, #8]
  412b7c:	ldr	x8, [sp, #8]
  412b80:	cbnz	x8, 412b90 <_Znwm@@Base+0x24>
  412b84:	ldr	x8, [sp, #8]
  412b88:	add	x8, x8, #0x1
  412b8c:	str	x8, [sp, #8]
  412b90:	ldr	x8, [sp, #8]
  412b94:	and	x0, x8, #0xffffffff
  412b98:	bl	401970 <malloc@plt>
  412b9c:	str	x0, [sp]
  412ba0:	ldr	x8, [sp]
  412ba4:	cbnz	x8, 412be8 <_Znwm@@Base+0x7c>
  412ba8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  412bac:	add	x8, x8, #0xf0
  412bb0:	ldr	x8, [x8]
  412bb4:	cbz	x8, 412bd4 <_Znwm@@Base+0x68>
  412bb8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  412bbc:	add	x8, x8, #0xf0
  412bc0:	ldr	x0, [x8]
  412bc4:	bl	412bf8 <_Znwm@@Base+0x8c>
  412bc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2390>
  412bcc:	add	x0, x0, #0x908
  412bd0:	bl	412bf8 <_Znwm@@Base+0x8c>
  412bd4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  412bd8:	add	x0, x0, #0x33
  412bdc:	bl	412bf8 <_Znwm@@Base+0x8c>
  412be0:	mov	w0, #0xffffffff            	// #-1
  412be4:	bl	4017a0 <_exit@plt>
  412be8:	ldr	x0, [sp]
  412bec:	ldp	x29, x30, [sp, #16]
  412bf0:	add	sp, sp, #0x20
  412bf4:	ret
  412bf8:	sub	sp, sp, #0x30
  412bfc:	stp	x29, x30, [sp, #32]
  412c00:	add	x29, sp, #0x20
  412c04:	mov	w8, #0x2                   	// #2
  412c08:	stur	x0, [x29, #-8]
  412c0c:	ldur	x1, [x29, #-8]
  412c10:	ldur	x0, [x29, #-8]
  412c14:	stur	w8, [x29, #-12]
  412c18:	str	x1, [sp, #8]
  412c1c:	bl	401700 <strlen@plt>
  412c20:	ldur	w8, [x29, #-12]
  412c24:	str	x0, [sp]
  412c28:	mov	w0, w8
  412c2c:	ldr	x1, [sp, #8]
  412c30:	ldr	x2, [sp]
  412c34:	bl	401960 <write@plt>
  412c38:	ldp	x29, x30, [sp, #32]
  412c3c:	add	sp, sp, #0x30
  412c40:	ret

0000000000412c44 <_ZdlPv@@Base>:
  412c44:	sub	sp, sp, #0x20
  412c48:	stp	x29, x30, [sp, #16]
  412c4c:	add	x29, sp, #0x10
  412c50:	str	x0, [sp, #8]
  412c54:	ldr	x8, [sp, #8]
  412c58:	cbz	x8, 412c64 <_ZdlPv@@Base+0x20>
  412c5c:	ldr	x0, [sp, #8]
  412c60:	bl	401780 <free@plt>
  412c64:	ldp	x29, x30, [sp, #16]
  412c68:	add	sp, sp, #0x20
  412c6c:	ret

0000000000412c70 <_ZdlPvm@@Base>:
  412c70:	sub	sp, sp, #0x20
  412c74:	stp	x29, x30, [sp, #16]
  412c78:	add	x29, sp, #0x10
  412c7c:	str	x0, [sp, #8]
  412c80:	str	x1, [sp]
  412c84:	ldr	x8, [sp, #8]
  412c88:	cbz	x8, 412c94 <_ZdlPvm@@Base+0x24>
  412c8c:	ldr	x0, [sp, #8]
  412c90:	bl	401780 <free@plt>
  412c94:	ldp	x29, x30, [sp, #16]
  412c98:	add	sp, sp, #0x20
  412c9c:	ret
  412ca0:	sub	sp, sp, #0x40
  412ca4:	stp	x29, x30, [sp, #48]
  412ca8:	add	x29, sp, #0x30
  412cac:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  412cb0:	add	x8, x8, #0xe8
  412cb4:	stur	x0, [x29, #-8]
  412cb8:	ldr	w9, [x8]
  412cbc:	cbz	w9, 412cc4 <_ZdlPvm@@Base+0x54>
  412cc0:	b	412e38 <_ZdlPvm@@Base+0x1c8>
  412cc4:	mov	w8, #0x1                   	// #1
  412cc8:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  412ccc:	add	x9, x9, #0xe8
  412cd0:	str	w8, [x9]
  412cd4:	mov	w0, #0x61                  	// #97
  412cd8:	mov	w8, wzr
  412cdc:	mov	w1, w8
  412ce0:	mov	w2, #0x4a5                 	// #1189
  412ce4:	mov	w3, #0x349                 	// #841
  412ce8:	bl	412e44 <_ZdlPvm@@Base+0x1d4>
  412cec:	mov	w0, #0x62                  	// #98
  412cf0:	mov	w1, #0x8                   	// #8
  412cf4:	mov	w2, #0x586                 	// #1414
  412cf8:	mov	w3, #0x3e8                 	// #1000
  412cfc:	bl	412e44 <_ZdlPvm@@Base+0x1d4>
  412d00:	mov	w0, #0x63                  	// #99
  412d04:	mov	w1, #0x10                  	// #16
  412d08:	mov	w2, #0x511                 	// #1297
  412d0c:	mov	w3, #0x395                 	// #917
  412d10:	bl	412e44 <_ZdlPvm@@Base+0x1d4>
  412d14:	mov	w0, #0x64                  	// #100
  412d18:	mov	w1, #0x18                  	// #24
  412d1c:	mov	w2, #0x442                 	// #1090
  412d20:	mov	w3, #0x303                 	// #771
  412d24:	bl	412e44 <_ZdlPvm@@Base+0x1d4>
  412d28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412d2c:	add	x0, x0, #0xd81
  412d30:	mov	w1, #0x20                  	// #32
  412d34:	fmov	d0, #1.100000000000000000e+01
  412d38:	stur	d0, [x29, #-16]
  412d3c:	fmov	d1, #8.500000000000000000e+00
  412d40:	str	d1, [sp, #24]
  412d44:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412d48:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412d4c:	add	x0, x0, #0xd88
  412d50:	mov	w1, #0x21                  	// #33
  412d54:	fmov	d0, #1.400000000000000000e+01
  412d58:	ldr	d1, [sp, #24]
  412d5c:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412d60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  412d64:	add	x0, x0, #0x42
  412d68:	mov	w1, #0x22                  	// #34
  412d6c:	fmov	d0, #1.700000000000000000e+01
  412d70:	str	d0, [sp, #16]
  412d74:	ldur	d1, [x29, #-16]
  412d78:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412d7c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  412d80:	add	x0, x0, #0x4a
  412d84:	mov	w1, #0x23                  	// #35
  412d88:	ldur	d0, [x29, #-16]
  412d8c:	ldr	d1, [sp, #16]
  412d90:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412d94:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  412d98:	add	x0, x0, #0x51
  412d9c:	mov	w1, #0x24                  	// #36
  412da0:	ldr	d0, [sp, #24]
  412da4:	fmov	d1, #5.500000000000000000e+00
  412da8:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412dac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412db0:	add	x0, x0, #0xd8e
  412db4:	mov	w1, #0x25                  	// #37
  412db8:	fmov	d0, #1.000000000000000000e+01
  412dbc:	fmov	d1, #7.500000000000000000e+00
  412dc0:	str	d1, [sp, #8]
  412dc4:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412dc8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412dcc:	add	x0, x0, #0xd9b
  412dd0:	mov	w1, #0x26                  	// #38
  412dd4:	fmov	d0, #9.500000000000000000e+00
  412dd8:	mov	x9, #0x800000000000        	// #140737488355328
  412ddc:	movk	x9, #0x4010, lsl #48
  412de0:	fmov	d1, x9
  412de4:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412de8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412dec:	add	x0, x0, #0xda1
  412df0:	mov	w1, #0x27                  	// #39
  412df4:	ldr	d0, [sp, #8]
  412df8:	fmov	d1, #3.875000000000000000e+00
  412dfc:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412e00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1390>
  412e04:	add	x0, x0, #0xdaf
  412e08:	mov	w1, #0x28                  	// #40
  412e0c:	mov	x9, #0x2a55                	// #10837
  412e10:	movk	x9, #0x4a95, lsl #16
  412e14:	movk	x9, #0x52a5, lsl #32
  412e18:	movk	x9, #0x4021, lsl #48
  412e1c:	fmov	d0, x9
  412e20:	mov	x9, #0x2a55                	// #10837
  412e24:	movk	x9, #0x4a95, lsl #16
  412e28:	movk	x9, #0x52a5, lsl #32
  412e2c:	movk	x9, #0x4011, lsl #48
  412e30:	fmov	d1, x9
  412e34:	bl	412f8c <_ZdlPvm@@Base+0x31c>
  412e38:	ldp	x29, x30, [sp, #48]
  412e3c:	add	sp, sp, #0x40
  412e40:	ret
  412e44:	sub	sp, sp, #0x50
  412e48:	stp	x29, x30, [sp, #64]
  412e4c:	add	x29, sp, #0x40
  412e50:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2fb8>
  412e54:	add	x8, x8, #0xd10
  412e58:	sturb	w0, [x29, #-1]
  412e5c:	stur	w1, [x29, #-8]
  412e60:	stur	w2, [x29, #-12]
  412e64:	stur	w3, [x29, #-16]
  412e68:	ldur	w9, [x29, #-12]
  412e6c:	stur	w9, [x29, #-20]
  412e70:	ldur	w9, [x29, #-16]
  412e74:	stur	w9, [x29, #-24]
  412e78:	stur	wzr, [x29, #-28]
  412e7c:	str	x8, [sp, #8]
  412e80:	ldur	w8, [x29, #-28]
  412e84:	cmp	w8, #0x8
  412e88:	b.ge	412f80 <_ZdlPvm@@Base+0x310>  // b.tcont
  412e8c:	mov	x0, #0x3                   	// #3
  412e90:	bl	4016a0 <_Znam@plt>
  412e94:	str	x0, [sp, #24]
  412e98:	ldurb	w8, [x29, #-1]
  412e9c:	ldr	x9, [sp, #24]
  412ea0:	strb	w8, [x9]
  412ea4:	ldur	w8, [x29, #-28]
  412ea8:	add	w8, w8, #0x30
  412eac:	ldr	x9, [sp, #24]
  412eb0:	strb	w8, [x9, #1]
  412eb4:	ldr	x9, [sp, #24]
  412eb8:	mov	w8, #0x0                   	// #0
  412ebc:	strb	w8, [x9, #2]
  412ec0:	ldr	x9, [sp, #24]
  412ec4:	ldur	w8, [x29, #-8]
  412ec8:	ldur	w10, [x29, #-28]
  412ecc:	add	w8, w8, w10
  412ed0:	mov	w0, w8
  412ed4:	sxtw	x11, w0
  412ed8:	mov	x12, #0x18                  	// #24
  412edc:	mul	x11, x12, x11
  412ee0:	ldr	x13, [sp, #8]
  412ee4:	add	x11, x13, x11
  412ee8:	str	x9, [x11]
  412eec:	ldur	w8, [x29, #-20]
  412ef0:	scvtf	d0, w8
  412ef4:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  412ef8:	movk	x9, #0x4039, lsl #48
  412efc:	fmov	d1, x9
  412f00:	fdiv	d0, d0, d1
  412f04:	ldur	w8, [x29, #-8]
  412f08:	ldur	w10, [x29, #-28]
  412f0c:	add	w8, w8, w10
  412f10:	mov	w0, w8
  412f14:	sxtw	x9, w0
  412f18:	mul	x9, x12, x9
  412f1c:	add	x9, x13, x9
  412f20:	str	d0, [x9, #8]
  412f24:	ldur	w8, [x29, #-24]
  412f28:	scvtf	d0, w8
  412f2c:	fdiv	d0, d0, d1
  412f30:	ldur	w8, [x29, #-8]
  412f34:	ldur	w10, [x29, #-28]
  412f38:	add	w8, w8, w10
  412f3c:	mov	w0, w8
  412f40:	sxtw	x9, w0
  412f44:	mul	x9, x12, x9
  412f48:	add	x9, x13, x9
  412f4c:	str	d0, [x9, #16]
  412f50:	ldur	w8, [x29, #-20]
  412f54:	str	w8, [sp, #20]
  412f58:	ldur	w8, [x29, #-24]
  412f5c:	stur	w8, [x29, #-20]
  412f60:	ldr	w8, [sp, #20]
  412f64:	mov	w10, #0x2                   	// #2
  412f68:	sdiv	w8, w8, w10
  412f6c:	stur	w8, [x29, #-24]
  412f70:	ldur	w8, [x29, #-28]
  412f74:	add	w8, w8, #0x1
  412f78:	stur	w8, [x29, #-28]
  412f7c:	b	412e80 <_ZdlPvm@@Base+0x210>
  412f80:	ldp	x29, x30, [sp, #64]
  412f84:	add	sp, sp, #0x50
  412f88:	ret
  412f8c:	sub	sp, sp, #0x40
  412f90:	stp	x29, x30, [sp, #48]
  412f94:	add	x29, sp, #0x30
  412f98:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2fb8>
  412f9c:	add	x8, x8, #0xd10
  412fa0:	stur	x0, [x29, #-8]
  412fa4:	stur	w1, [x29, #-12]
  412fa8:	str	d0, [sp, #24]
  412fac:	str	d1, [sp, #16]
  412fb0:	ldur	x0, [x29, #-8]
  412fb4:	str	x8, [sp]
  412fb8:	bl	401700 <strlen@plt>
  412fbc:	add	x0, x0, #0x1
  412fc0:	bl	4016a0 <_Znam@plt>
  412fc4:	str	x0, [sp, #8]
  412fc8:	ldr	x0, [sp, #8]
  412fcc:	ldur	x1, [x29, #-8]
  412fd0:	bl	4017b0 <strcpy@plt>
  412fd4:	ldr	x8, [sp, #8]
  412fd8:	ldursw	x9, [x29, #-12]
  412fdc:	mov	x10, #0x18                  	// #24
  412fe0:	mul	x9, x10, x9
  412fe4:	ldr	x11, [sp]
  412fe8:	add	x9, x11, x9
  412fec:	str	x8, [x9]
  412ff0:	ldr	x8, [sp, #24]
  412ff4:	ldursw	x9, [x29, #-12]
  412ff8:	mul	x9, x10, x9
  412ffc:	add	x9, x11, x9
  413000:	str	x8, [x9, #8]
  413004:	ldr	x8, [sp, #16]
  413008:	ldursw	x9, [x29, #-12]
  41300c:	mul	x9, x10, x9
  413010:	add	x9, x11, x9
  413014:	str	x8, [x9, #16]
  413018:	ldp	x29, x30, [sp, #48]
  41301c:	add	sp, sp, #0x40
  413020:	ret
  413024:	sub	sp, sp, #0x30
  413028:	stp	x29, x30, [sp, #32]
  41302c:	add	x29, sp, #0x20
  413030:	mov	w1, #0x1b                  	// #27
  413034:	adrp	x2, 417000 <_ZdlPvm@@Base+0x4390>
  413038:	add	x2, x2, #0x5b
  41303c:	stur	x0, [x29, #-8]
  413040:	ldur	x8, [x29, #-8]
  413044:	cmp	x8, #0x0
  413048:	cset	w9, ne  // ne = any
  41304c:	and	w0, w9, #0x1
  413050:	bl	404300 <sqrt@plt+0x2890>
  413054:	str	xzr, [sp, #16]
  413058:	ldur	x8, [x29, #-8]
  41305c:	ldrb	w9, [x8]
  413060:	cbz	w9, 4130c4 <_ZdlPvm@@Base+0x454>
  413064:	ldr	x8, [sp, #16]
  413068:	lsl	x8, x8, #4
  41306c:	str	x8, [sp, #16]
  413070:	ldur	x8, [x29, #-8]
  413074:	add	x9, x8, #0x1
  413078:	stur	x9, [x29, #-8]
  41307c:	ldrb	w10, [x8]
  413080:	mov	w8, w10
  413084:	ldr	x9, [sp, #16]
  413088:	add	x8, x9, x8
  41308c:	str	x8, [sp, #16]
  413090:	ldr	x8, [sp, #16]
  413094:	and	x8, x8, #0xf0000000
  413098:	str	x8, [sp, #8]
  41309c:	cbz	x8, 4130c0 <_ZdlPvm@@Base+0x450>
  4130a0:	ldr	x8, [sp, #8]
  4130a4:	ldr	x9, [sp, #16]
  4130a8:	eor	x8, x9, x8, lsr #24
  4130ac:	str	x8, [sp, #16]
  4130b0:	ldr	x8, [sp, #8]
  4130b4:	ldr	x9, [sp, #16]
  4130b8:	eor	x8, x9, x8
  4130bc:	str	x8, [sp, #16]
  4130c0:	b	413058 <_ZdlPvm@@Base+0x3e8>
  4130c4:	ldr	x0, [sp, #16]
  4130c8:	ldp	x29, x30, [sp, #32]
  4130cc:	add	sp, sp, #0x30
  4130d0:	ret
  4130d4:	sub	sp, sp, #0x30
  4130d8:	stp	x29, x30, [sp, #32]
  4130dc:	add	x29, sp, #0x20
  4130e0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4390>
  4130e4:	add	x8, x8, #0x8c
  4130e8:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4130ec:	add	x9, x9, #0xbd8
  4130f0:	stur	w0, [x29, #-4]
  4130f4:	str	x8, [sp, #16]
  4130f8:	str	x9, [sp, #8]
  4130fc:	ldr	x8, [sp, #16]
  413100:	ldr	w9, [x8]
  413104:	ldur	w10, [x29, #-4]
  413108:	cmp	w9, w10
  41310c:	b.hi	413144 <_ZdlPvm@@Base+0x4d4>  // b.pmore
  413110:	ldr	x8, [sp, #16]
  413114:	ldr	w9, [x8]
  413118:	cbnz	w9, 413134 <_ZdlPvm@@Base+0x4c4>
  41311c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  413120:	add	x0, x0, #0x78
  413124:	ldr	x1, [sp, #8]
  413128:	ldr	x2, [sp, #8]
  41312c:	ldr	x3, [sp, #8]
  413130:	bl	409f58 <sqrt@plt+0x84e8>
  413134:	ldr	x8, [sp, #16]
  413138:	add	x8, x8, #0x4
  41313c:	str	x8, [sp, #16]
  413140:	b	4130fc <_ZdlPvm@@Base+0x48c>
  413144:	ldr	x8, [sp, #16]
  413148:	ldr	w0, [x8]
  41314c:	ldp	x29, x30, [sp, #32]
  413150:	add	sp, sp, #0x30
  413154:	ret
  413158:	sub	sp, sp, #0x80
  41315c:	stp	x29, x30, [sp, #112]
  413160:	add	x29, sp, #0x70
  413164:	mov	x8, xzr
  413168:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2390>
  41316c:	add	x9, x9, #0xa9d
  413170:	stur	x0, [x29, #-8]
  413174:	stur	x1, [x29, #-16]
  413178:	stur	x2, [x29, #-24]
  41317c:	stur	w3, [x29, #-28]
  413180:	stur	w4, [x29, #-32]
  413184:	ldur	x10, [x29, #-8]
  413188:	stur	x8, [x29, #-40]
  41318c:	ldur	w11, [x29, #-28]
  413190:	str	x9, [sp, #56]
  413194:	str	x10, [sp, #48]
  413198:	cbz	w11, 4131ac <_ZdlPvm@@Base+0x53c>
  41319c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  4131a0:	add	x0, x0, #0xe4
  4131a4:	bl	4019b0 <getenv@plt>
  4131a8:	stur	x0, [x29, #-40]
  4131ac:	mov	x8, xzr
  4131b0:	stur	x8, [x29, #-48]
  4131b4:	ldur	x8, [x29, #-16]
  4131b8:	cbz	x8, 4131c8 <_ZdlPvm@@Base+0x558>
  4131bc:	ldur	x0, [x29, #-16]
  4131c0:	bl	4019b0 <getenv@plt>
  4131c4:	stur	x0, [x29, #-48]
  4131c8:	ldur	x8, [x29, #-48]
  4131cc:	cbz	x8, 4131f0 <_ZdlPvm@@Base+0x580>
  4131d0:	ldur	x8, [x29, #-48]
  4131d4:	ldrb	w9, [x8]
  4131d8:	cbz	w9, 4131f0 <_ZdlPvm@@Base+0x580>
  4131dc:	ldur	x0, [x29, #-48]
  4131e0:	bl	401700 <strlen@plt>
  4131e4:	add	x8, x0, #0x1
  4131e8:	str	x8, [sp, #40]
  4131ec:	b	4131f8 <_ZdlPvm@@Base+0x588>
  4131f0:	mov	x8, xzr
  4131f4:	str	x8, [sp, #40]
  4131f8:	ldr	x8, [sp, #40]
  4131fc:	ldur	w9, [x29, #-32]
  413200:	mov	w10, wzr
  413204:	mov	w11, #0x2                   	// #2
  413208:	cmp	w9, #0x0
  41320c:	csel	w9, w11, w10, ne  // ne = any
  413210:	add	x8, x8, w9, sxtw
  413214:	ldur	x12, [x29, #-40]
  413218:	str	x8, [sp, #32]
  41321c:	cbz	x12, 413240 <_ZdlPvm@@Base+0x5d0>
  413220:	ldur	x8, [x29, #-40]
  413224:	ldrb	w9, [x8]
  413228:	cbz	w9, 413240 <_ZdlPvm@@Base+0x5d0>
  41322c:	ldur	x0, [x29, #-40]
  413230:	bl	401700 <strlen@plt>
  413234:	add	x8, x0, #0x1
  413238:	str	x8, [sp, #24]
  41323c:	b	413248 <_ZdlPvm@@Base+0x5d8>
  413240:	mov	x8, xzr
  413244:	str	x8, [sp, #24]
  413248:	ldr	x8, [sp, #24]
  41324c:	ldr	x9, [sp, #32]
  413250:	add	x8, x9, x8
  413254:	ldur	x10, [x29, #-24]
  413258:	str	x8, [sp, #16]
  41325c:	cbz	x10, 41327c <_ZdlPvm@@Base+0x60c>
  413260:	ldur	x8, [x29, #-24]
  413264:	ldrb	w9, [x8]
  413268:	cbz	w9, 41327c <_ZdlPvm@@Base+0x60c>
  41326c:	ldur	x0, [x29, #-24]
  413270:	bl	401700 <strlen@plt>
  413274:	str	x0, [sp, #8]
  413278:	b	413284 <_ZdlPvm@@Base+0x614>
  41327c:	mov	x8, xzr
  413280:	str	x8, [sp, #8]
  413284:	ldr	x8, [sp, #8]
  413288:	ldr	x9, [sp, #16]
  41328c:	add	x8, x9, x8
  413290:	add	x0, x8, #0x1
  413294:	bl	4016a0 <_Znam@plt>
  413298:	ldr	x8, [sp, #48]
  41329c:	str	x0, [x8]
  4132a0:	ldr	x9, [x8]
  4132a4:	mov	w10, #0x0                   	// #0
  4132a8:	strb	w10, [x9]
  4132ac:	ldur	x9, [x29, #-48]
  4132b0:	cbz	x9, 4132e4 <_ZdlPvm@@Base+0x674>
  4132b4:	ldur	x8, [x29, #-48]
  4132b8:	ldrb	w9, [x8]
  4132bc:	cbz	w9, 4132e4 <_ZdlPvm@@Base+0x674>
  4132c0:	ldr	x8, [sp, #48]
  4132c4:	ldr	x0, [x8]
  4132c8:	ldur	x1, [x29, #-48]
  4132cc:	bl	401a50 <strcat@plt>
  4132d0:	ldr	x8, [sp, #48]
  4132d4:	ldr	x9, [x8]
  4132d8:	mov	x0, x9
  4132dc:	ldr	x1, [sp, #56]
  4132e0:	bl	401a50 <strcat@plt>
  4132e4:	ldur	w8, [x29, #-32]
  4132e8:	cbz	w8, 413314 <_ZdlPvm@@Base+0x6a4>
  4132ec:	ldr	x8, [sp, #48]
  4132f0:	ldr	x0, [x8]
  4132f4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  4132f8:	add	x1, x1, #0x975
  4132fc:	bl	401a50 <strcat@plt>
  413300:	ldr	x8, [sp, #48]
  413304:	ldr	x9, [x8]
  413308:	mov	x0, x9
  41330c:	ldr	x1, [sp, #56]
  413310:	bl	401a50 <strcat@plt>
  413314:	ldur	x8, [x29, #-40]
  413318:	cbz	x8, 41334c <_ZdlPvm@@Base+0x6dc>
  41331c:	ldur	x8, [x29, #-40]
  413320:	ldrb	w9, [x8]
  413324:	cbz	w9, 41334c <_ZdlPvm@@Base+0x6dc>
  413328:	ldr	x8, [sp, #48]
  41332c:	ldr	x0, [x8]
  413330:	ldur	x1, [x29, #-40]
  413334:	bl	401a50 <strcat@plt>
  413338:	ldr	x8, [sp, #48]
  41333c:	ldr	x9, [x8]
  413340:	mov	x0, x9
  413344:	ldr	x1, [sp, #56]
  413348:	bl	401a50 <strcat@plt>
  41334c:	ldur	x8, [x29, #-24]
  413350:	cbz	x8, 413370 <_ZdlPvm@@Base+0x700>
  413354:	ldur	x8, [x29, #-24]
  413358:	ldrb	w9, [x8]
  41335c:	cbz	w9, 413370 <_ZdlPvm@@Base+0x700>
  413360:	ldr	x8, [sp, #48]
  413364:	ldr	x0, [x8]
  413368:	ldur	x1, [x29, #-24]
  41336c:	bl	401a50 <strcat@plt>
  413370:	ldr	x8, [sp, #48]
  413374:	ldr	x0, [x8]
  413378:	bl	401700 <strlen@plt>
  41337c:	ldr	x8, [sp, #48]
  413380:	str	w0, [x8, #8]
  413384:	ldp	x29, x30, [sp, #112]
  413388:	add	sp, sp, #0x80
  41338c:	ret
  413390:	sub	sp, sp, #0x20
  413394:	stp	x29, x30, [sp, #16]
  413398:	add	x29, sp, #0x10
  41339c:	str	x0, [sp, #8]
  4133a0:	ldr	x8, [sp, #8]
  4133a4:	ldr	x8, [x8]
  4133a8:	str	x8, [sp]
  4133ac:	cbz	x8, 4133b8 <_ZdlPvm@@Base+0x748>
  4133b0:	ldr	x0, [sp]
  4133b4:	bl	4018f0 <_ZdaPv@plt>
  4133b8:	ldp	x29, x30, [sp, #16]
  4133bc:	add	sp, sp, #0x20
  4133c0:	ret
  4133c4:	sub	sp, sp, #0x50
  4133c8:	stp	x29, x30, [sp, #64]
  4133cc:	add	x29, sp, #0x40
  4133d0:	stur	x0, [x29, #-8]
  4133d4:	stur	x1, [x29, #-16]
  4133d8:	ldur	x8, [x29, #-8]
  4133dc:	ldr	x9, [x8]
  4133e0:	stur	x9, [x29, #-24]
  4133e4:	ldur	x0, [x29, #-24]
  4133e8:	str	x8, [sp, #16]
  4133ec:	bl	401700 <strlen@plt>
  4133f0:	stur	w0, [x29, #-28]
  4133f4:	ldur	x0, [x29, #-16]
  4133f8:	bl	401700 <strlen@plt>
  4133fc:	str	w0, [sp, #32]
  413400:	ldur	w10, [x29, #-28]
  413404:	add	w10, w10, #0x1
  413408:	ldr	w11, [sp, #32]
  41340c:	add	w10, w10, w11
  413410:	add	w10, w10, #0x1
  413414:	mov	w8, w10
  413418:	ubfx	x0, x8, #0, #32
  41341c:	bl	4016a0 <_Znam@plt>
  413420:	ldr	x8, [sp, #16]
  413424:	str	x0, [x8]
  413428:	ldr	x0, [x8]
  41342c:	ldur	x1, [x29, #-24]
  413430:	ldur	w10, [x29, #-28]
  413434:	ldr	w11, [x8, #8]
  413438:	subs	w10, w10, w11
  41343c:	mov	w9, w10
  413440:	ubfx	x2, x9, #0, #32
  413444:	bl	4016c0 <memcpy@plt>
  413448:	ldr	x8, [sp, #16]
  41344c:	ldr	x9, [x8]
  413450:	str	x9, [sp, #24]
  413454:	ldur	w10, [x29, #-28]
  413458:	ldr	w11, [x8, #8]
  41345c:	subs	w10, w10, w11
  413460:	ldr	x9, [sp, #24]
  413464:	mov	w12, w10
  413468:	ubfx	x12, x12, #0, #32
  41346c:	add	x9, x9, x12
  413470:	str	x9, [sp, #24]
  413474:	ldr	w10, [x8, #8]
  413478:	cbnz	w10, 413490 <_ZdlPvm@@Base+0x820>
  41347c:	ldr	x8, [sp, #24]
  413480:	add	x9, x8, #0x1
  413484:	str	x9, [sp, #24]
  413488:	mov	w10, #0x3a                  	// #58
  41348c:	strb	w10, [x8]
  413490:	ldr	x0, [sp, #24]
  413494:	ldur	x1, [x29, #-16]
  413498:	ldr	w8, [sp, #32]
  41349c:	mov	w2, w8
  4134a0:	bl	4016c0 <memcpy@plt>
  4134a4:	ldr	w8, [sp, #32]
  4134a8:	mov	w9, w8
  4134ac:	ldr	x10, [sp, #24]
  4134b0:	add	x9, x10, x9
  4134b4:	str	x9, [sp, #24]
  4134b8:	ldr	x9, [sp, #16]
  4134bc:	ldr	w8, [x9, #8]
  4134c0:	cmp	w8, #0x0
  4134c4:	cset	w8, ls  // ls = plast
  4134c8:	tbnz	w8, #0, 413530 <_ZdlPvm@@Base+0x8c0>
  4134cc:	ldr	x8, [sp, #24]
  4134d0:	add	x9, x8, #0x1
  4134d4:	str	x9, [sp, #24]
  4134d8:	mov	w10, #0x3a                  	// #58
  4134dc:	strb	w10, [x8]
  4134e0:	ldr	x0, [sp, #24]
  4134e4:	ldur	x8, [x29, #-24]
  4134e8:	ldur	w10, [x29, #-28]
  4134ec:	mov	w9, w10
  4134f0:	add	x8, x8, x9
  4134f4:	ldr	x9, [sp, #16]
  4134f8:	ldr	w10, [x9, #8]
  4134fc:	mov	w11, w10
  413500:	mov	x12, xzr
  413504:	subs	x11, x12, x11
  413508:	add	x1, x8, x11
  41350c:	ldr	w10, [x9, #8]
  413510:	mov	w2, w10
  413514:	bl	4016c0 <memcpy@plt>
  413518:	ldr	x8, [sp, #16]
  41351c:	ldr	w10, [x8, #8]
  413520:	mov	w9, w10
  413524:	ldr	x11, [sp, #24]
  413528:	add	x9, x11, x9
  41352c:	str	x9, [sp, #24]
  413530:	ldr	x8, [sp, #24]
  413534:	add	x9, x8, #0x1
  413538:	str	x9, [sp, #24]
  41353c:	mov	w10, #0x0                   	// #0
  413540:	strb	w10, [x8]
  413544:	ldur	x8, [x29, #-24]
  413548:	str	x8, [sp, #8]
  41354c:	cbz	x8, 413558 <_ZdlPvm@@Base+0x8e8>
  413550:	ldr	x0, [sp, #8]
  413554:	bl	4018f0 <_ZdaPv@plt>
  413558:	ldp	x29, x30, [sp, #64]
  41355c:	add	sp, sp, #0x50
  413560:	ret
  413564:	sub	sp, sp, #0x90
  413568:	stp	x29, x30, [sp, #128]
  41356c:	add	x29, sp, #0x80
  413570:	mov	w8, #0x61                  	// #97
  413574:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4390>
  413578:	add	x9, x9, #0xe9
  41357c:	stur	x0, [x29, #-16]
  413580:	stur	x1, [x29, #-24]
  413584:	stur	x2, [x29, #-32]
  413588:	ldur	x10, [x29, #-16]
  41358c:	ldur	x11, [x29, #-24]
  413590:	cmp	x11, #0x0
  413594:	cset	w12, ne  // ne = any
  413598:	and	w0, w12, #0x1
  41359c:	mov	w1, w8
  4135a0:	mov	x2, x9
  4135a4:	str	x10, [sp, #24]
  4135a8:	bl	404300 <sqrt@plt+0x2890>
  4135ac:	ldur	x9, [x29, #-24]
  4135b0:	ldrb	w8, [x9]
  4135b4:	cmp	w8, #0x2f
  4135b8:	b.eq	4135cc <_ZdlPvm@@Base+0x95c>  // b.none
  4135bc:	ldr	x8, [sp, #24]
  4135c0:	ldr	x9, [x8]
  4135c4:	ldrb	w10, [x9]
  4135c8:	cbnz	w10, 413618 <_ZdlPvm@@Base+0x9a8>
  4135cc:	ldur	x0, [x29, #-24]
  4135d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  4135d4:	add	x1, x1, #0xad2
  4135d8:	bl	401920 <fopen@plt>
  4135dc:	stur	x0, [x29, #-40]
  4135e0:	ldur	x8, [x29, #-40]
  4135e4:	cbz	x8, 41360c <_ZdlPvm@@Base+0x99c>
  4135e8:	ldur	x8, [x29, #-32]
  4135ec:	cbz	x8, 413600 <_ZdlPvm@@Base+0x990>
  4135f0:	ldur	x0, [x29, #-24]
  4135f4:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  4135f8:	ldur	x8, [x29, #-32]
  4135fc:	str	x0, [x8]
  413600:	ldur	x8, [x29, #-40]
  413604:	stur	x8, [x29, #-8]
  413608:	b	4137c8 <_ZdlPvm@@Base+0xb58>
  41360c:	mov	x8, xzr
  413610:	stur	x8, [x29, #-8]
  413614:	b	4137c8 <_ZdlPvm@@Base+0xb58>
  413618:	ldur	x0, [x29, #-24]
  41361c:	bl	401700 <strlen@plt>
  413620:	stur	w0, [x29, #-44]
  413624:	ldr	x8, [sp, #24]
  413628:	ldr	x9, [x8]
  41362c:	stur	x9, [x29, #-56]
  413630:	ldur	x0, [x29, #-56]
  413634:	mov	w1, #0x3a                  	// #58
  413638:	bl	401790 <strchr@plt>
  41363c:	str	x0, [sp, #64]
  413640:	ldr	x8, [sp, #64]
  413644:	cbnz	x8, 41365c <_ZdlPvm@@Base+0x9ec>
  413648:	ldur	x0, [x29, #-56]
  41364c:	mov	w8, wzr
  413650:	mov	w1, w8
  413654:	bl	401790 <strchr@plt>
  413658:	str	x0, [sp, #64]
  41365c:	ldr	x8, [sp, #64]
  413660:	ldur	x9, [x29, #-56]
  413664:	mov	w10, #0x0                   	// #0
  413668:	cmp	x8, x9
  41366c:	str	w10, [sp, #20]
  413670:	b.ls	413694 <_ZdlPvm@@Base+0xa24>  // b.plast
  413674:	ldr	x8, [sp, #64]
  413678:	ldurb	w1, [x8, #-1]
  41367c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  413680:	add	x0, x0, #0xbc9
  413684:	bl	401790 <strchr@plt>
  413688:	cmp	x0, #0x0
  41368c:	cset	w9, eq  // eq = none
  413690:	str	w9, [sp, #20]
  413694:	ldr	w8, [sp, #20]
  413698:	and	w8, w8, #0x1
  41369c:	str	w8, [sp, #60]
  4136a0:	ldr	x9, [sp, #64]
  4136a4:	ldur	x10, [x29, #-56]
  4136a8:	subs	x9, x9, x10
  4136ac:	ldrsw	x10, [sp, #60]
  4136b0:	add	x9, x9, x10
  4136b4:	ldur	w8, [x29, #-44]
  4136b8:	mov	w10, w8
  4136bc:	add	x9, x9, x10
  4136c0:	add	x0, x9, #0x1
  4136c4:	bl	4016a0 <_Znam@plt>
  4136c8:	str	x0, [sp, #48]
  4136cc:	ldr	x0, [sp, #48]
  4136d0:	ldur	x1, [x29, #-56]
  4136d4:	ldr	x9, [sp, #64]
  4136d8:	ldur	x10, [x29, #-56]
  4136dc:	subs	x2, x9, x10
  4136e0:	bl	4016c0 <memcpy@plt>
  4136e4:	ldr	w8, [sp, #60]
  4136e8:	cbz	w8, 413708 <_ZdlPvm@@Base+0xa98>
  4136ec:	ldr	x8, [sp, #48]
  4136f0:	ldr	x9, [sp, #64]
  4136f4:	ldur	x10, [x29, #-56]
  4136f8:	subs	x9, x9, x10
  4136fc:	add	x8, x8, x9
  413700:	mov	w11, #0x2f                  	// #47
  413704:	strb	w11, [x8]
  413708:	ldr	x8, [sp, #48]
  41370c:	ldr	x9, [sp, #64]
  413710:	ldur	x10, [x29, #-56]
  413714:	subs	x9, x9, x10
  413718:	add	x8, x8, x9
  41371c:	ldrsw	x9, [sp, #60]
  413720:	add	x0, x8, x9
  413724:	ldur	x1, [x29, #-24]
  413728:	bl	4017b0 <strcpy@plt>
  41372c:	ldr	x8, [sp, #48]
  413730:	mov	x0, x8
  413734:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  413738:	str	x0, [sp, #40]
  41373c:	ldr	x8, [sp, #48]
  413740:	str	x8, [sp, #8]
  413744:	cbz	x8, 413750 <_ZdlPvm@@Base+0xae0>
  413748:	ldr	x0, [sp, #8]
  41374c:	bl	4018f0 <_ZdaPv@plt>
  413750:	ldr	x0, [sp, #40]
  413754:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  413758:	add	x1, x1, #0xad2
  41375c:	bl	401920 <fopen@plt>
  413760:	str	x0, [sp, #32]
  413764:	ldr	x8, [sp, #32]
  413768:	cbz	x8, 413798 <_ZdlPvm@@Base+0xb28>
  41376c:	ldur	x8, [x29, #-32]
  413770:	cbz	x8, 413784 <_ZdlPvm@@Base+0xb14>
  413774:	ldr	x8, [sp, #40]
  413778:	ldur	x9, [x29, #-32]
  41377c:	str	x8, [x9]
  413780:	b	41378c <_ZdlPvm@@Base+0xb1c>
  413784:	ldr	x0, [sp, #40]
  413788:	bl	401780 <free@plt>
  41378c:	ldr	x8, [sp, #32]
  413790:	stur	x8, [x29, #-8]
  413794:	b	4137c8 <_ZdlPvm@@Base+0xb58>
  413798:	ldr	x0, [sp, #40]
  41379c:	bl	401780 <free@plt>
  4137a0:	ldr	x8, [sp, #64]
  4137a4:	ldrb	w9, [x8]
  4137a8:	cbnz	w9, 4137b0 <_ZdlPvm@@Base+0xb40>
  4137ac:	b	4137c0 <_ZdlPvm@@Base+0xb50>
  4137b0:	ldr	x8, [sp, #64]
  4137b4:	add	x8, x8, #0x1
  4137b8:	stur	x8, [x29, #-56]
  4137bc:	b	413630 <_ZdlPvm@@Base+0x9c0>
  4137c0:	mov	x8, xzr
  4137c4:	stur	x8, [x29, #-8]
  4137c8:	ldur	x0, [x29, #-8]
  4137cc:	ldp	x29, x30, [sp, #128]
  4137d0:	add	sp, sp, #0x90
  4137d4:	ret
  4137d8:	sub	sp, sp, #0xb0
  4137dc:	stp	x29, x30, [sp, #160]
  4137e0:	add	x29, sp, #0xa0
  4137e4:	stur	x0, [x29, #-16]
  4137e8:	stur	x1, [x29, #-24]
  4137ec:	stur	x2, [x29, #-32]
  4137f0:	stur	x3, [x29, #-40]
  4137f4:	ldur	x8, [x29, #-16]
  4137f8:	ldur	x9, [x29, #-40]
  4137fc:	str	x8, [sp, #32]
  413800:	cbnz	x9, 413810 <_ZdlPvm@@Base+0xba0>
  413804:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3390>
  413808:	add	x8, x8, #0xad2
  41380c:	stur	x8, [x29, #-40]
  413810:	ldur	x0, [x29, #-40]
  413814:	mov	w1, #0x72                  	// #114
  413818:	bl	401790 <strchr@plt>
  41381c:	cmp	x0, #0x0
  413820:	cset	w8, ne  // ne = any
  413824:	and	w8, w8, #0x1
  413828:	sturb	w8, [x29, #-41]
  41382c:	ldur	x9, [x29, #-24]
  413830:	cbz	x9, 413848 <_ZdlPvm@@Base+0xbd8>
  413834:	ldur	x0, [x29, #-24]
  413838:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3390>
  41383c:	add	x1, x1, #0x67f
  413840:	bl	401930 <strcmp@plt>
  413844:	cbnz	w0, 4138b4 <_ZdlPvm@@Base+0xc44>
  413848:	ldur	x8, [x29, #-32]
  41384c:	cbz	x8, 413878 <_ZdlPvm@@Base+0xc08>
  413850:	ldurb	w8, [x29, #-41]
  413854:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4390>
  413858:	add	x9, x9, #0x110
  41385c:	adrp	x10, 417000 <_ZdlPvm@@Base+0x4390>
  413860:	add	x10, x10, #0x10a
  413864:	tst	w8, #0x1
  413868:	csel	x0, x10, x9, ne  // ne = any
  41386c:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  413870:	ldur	x9, [x29, #-32]
  413874:	str	x0, [x9]
  413878:	ldurb	w8, [x29, #-41]
  41387c:	tbnz	w8, #0, 413884 <_ZdlPvm@@Base+0xc14>
  413880:	b	413898 <_ZdlPvm@@Base+0xc28>
  413884:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413888:	add	x8, x8, #0x38
  41388c:	ldr	x8, [x8]
  413890:	str	x8, [sp, #24]
  413894:	b	4138a8 <_ZdlPvm@@Base+0xc38>
  413898:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41389c:	add	x8, x8, #0x40
  4138a0:	ldr	x8, [x8]
  4138a4:	str	x8, [sp, #24]
  4138a8:	ldr	x8, [sp, #24]
  4138ac:	stur	x8, [x29, #-8]
  4138b0:	b	413b18 <_ZdlPvm@@Base+0xea8>
  4138b4:	ldurb	w8, [x29, #-41]
  4138b8:	tbnz	w8, #0, 4138c0 <_ZdlPvm@@Base+0xc50>
  4138bc:	b	4138e0 <_ZdlPvm@@Base+0xc70>
  4138c0:	ldur	x8, [x29, #-24]
  4138c4:	ldrb	w9, [x8]
  4138c8:	cmp	w9, #0x2f
  4138cc:	b.eq	4138e0 <_ZdlPvm@@Base+0xc70>  // b.none
  4138d0:	ldr	x8, [sp, #32]
  4138d4:	ldr	x9, [x8]
  4138d8:	ldrb	w10, [x9]
  4138dc:	cbnz	w10, 413928 <_ZdlPvm@@Base+0xcb8>
  4138e0:	ldur	x0, [x29, #-24]
  4138e4:	ldur	x1, [x29, #-40]
  4138e8:	bl	401920 <fopen@plt>
  4138ec:	stur	x0, [x29, #-56]
  4138f0:	ldur	x8, [x29, #-56]
  4138f4:	cbz	x8, 41391c <_ZdlPvm@@Base+0xcac>
  4138f8:	ldur	x8, [x29, #-32]
  4138fc:	cbz	x8, 413910 <_ZdlPvm@@Base+0xca0>
  413900:	ldur	x0, [x29, #-24]
  413904:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  413908:	ldur	x8, [x29, #-32]
  41390c:	str	x0, [x8]
  413910:	ldur	x8, [x29, #-56]
  413914:	stur	x8, [x29, #-8]
  413918:	b	413b18 <_ZdlPvm@@Base+0xea8>
  41391c:	mov	x8, xzr
  413920:	stur	x8, [x29, #-8]
  413924:	b	413b18 <_ZdlPvm@@Base+0xea8>
  413928:	ldur	x0, [x29, #-24]
  41392c:	bl	401700 <strlen@plt>
  413930:	stur	w0, [x29, #-60]
  413934:	ldr	x8, [sp, #32]
  413938:	ldr	x9, [x8]
  41393c:	stur	x9, [x29, #-72]
  413940:	ldur	x0, [x29, #-72]
  413944:	mov	w1, #0x3a                  	// #58
  413948:	bl	401790 <strchr@plt>
  41394c:	str	x0, [sp, #80]
  413950:	ldr	x8, [sp, #80]
  413954:	cbnz	x8, 41396c <_ZdlPvm@@Base+0xcfc>
  413958:	ldur	x0, [x29, #-72]
  41395c:	mov	w8, wzr
  413960:	mov	w1, w8
  413964:	bl	401790 <strchr@plt>
  413968:	str	x0, [sp, #80]
  41396c:	ldr	x8, [sp, #80]
  413970:	ldur	x9, [x29, #-72]
  413974:	mov	w10, #0x0                   	// #0
  413978:	cmp	x8, x9
  41397c:	str	w10, [sp, #20]
  413980:	b.ls	4139a4 <_ZdlPvm@@Base+0xd34>  // b.plast
  413984:	ldr	x8, [sp, #80]
  413988:	ldurb	w1, [x8, #-1]
  41398c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3390>
  413990:	add	x0, x0, #0xbc9
  413994:	bl	401790 <strchr@plt>
  413998:	cmp	x0, #0x0
  41399c:	cset	w9, eq  // eq = none
  4139a0:	str	w9, [sp, #20]
  4139a4:	ldr	w8, [sp, #20]
  4139a8:	and	w8, w8, #0x1
  4139ac:	str	w8, [sp, #76]
  4139b0:	ldr	x9, [sp, #80]
  4139b4:	ldur	x10, [x29, #-72]
  4139b8:	subs	x9, x9, x10
  4139bc:	ldrsw	x10, [sp, #76]
  4139c0:	add	x9, x9, x10
  4139c4:	ldur	w8, [x29, #-60]
  4139c8:	mov	w10, w8
  4139cc:	add	x9, x9, x10
  4139d0:	add	x0, x9, #0x1
  4139d4:	bl	4016a0 <_Znam@plt>
  4139d8:	str	x0, [sp, #64]
  4139dc:	ldr	x0, [sp, #64]
  4139e0:	ldur	x1, [x29, #-72]
  4139e4:	ldr	x9, [sp, #80]
  4139e8:	ldur	x10, [x29, #-72]
  4139ec:	subs	x2, x9, x10
  4139f0:	bl	4016c0 <memcpy@plt>
  4139f4:	ldr	w8, [sp, #76]
  4139f8:	cbz	w8, 413a18 <_ZdlPvm@@Base+0xda8>
  4139fc:	ldr	x8, [sp, #64]
  413a00:	ldr	x9, [sp, #80]
  413a04:	ldur	x10, [x29, #-72]
  413a08:	subs	x9, x9, x10
  413a0c:	add	x8, x8, x9
  413a10:	mov	w11, #0x2f                  	// #47
  413a14:	strb	w11, [x8]
  413a18:	ldr	x8, [sp, #64]
  413a1c:	ldr	x9, [sp, #80]
  413a20:	ldur	x10, [x29, #-72]
  413a24:	subs	x9, x9, x10
  413a28:	add	x8, x8, x9
  413a2c:	ldrsw	x9, [sp, #76]
  413a30:	add	x0, x8, x9
  413a34:	ldur	x1, [x29, #-24]
  413a38:	bl	4017b0 <strcpy@plt>
  413a3c:	ldr	x8, [sp, #64]
  413a40:	mov	x0, x8
  413a44:	bl	413b28 <_ZdlPvm@@Base+0xeb8>
  413a48:	str	x0, [sp, #56]
  413a4c:	ldr	x8, [sp, #64]
  413a50:	str	x8, [sp, #8]
  413a54:	cbz	x8, 413a60 <_ZdlPvm@@Base+0xdf0>
  413a58:	ldr	x0, [sp, #8]
  413a5c:	bl	4018f0 <_ZdaPv@plt>
  413a60:	ldr	x0, [sp, #56]
  413a64:	ldur	x1, [x29, #-40]
  413a68:	bl	401920 <fopen@plt>
  413a6c:	str	x0, [sp, #48]
  413a70:	ldr	x8, [sp, #48]
  413a74:	cbz	x8, 413aa4 <_ZdlPvm@@Base+0xe34>
  413a78:	ldur	x8, [x29, #-32]
  413a7c:	cbz	x8, 413a90 <_ZdlPvm@@Base+0xe20>
  413a80:	ldr	x8, [sp, #56]
  413a84:	ldur	x9, [x29, #-32]
  413a88:	str	x8, [x9]
  413a8c:	b	413a98 <_ZdlPvm@@Base+0xe28>
  413a90:	ldr	x0, [sp, #56]
  413a94:	bl	401780 <free@plt>
  413a98:	ldr	x8, [sp, #48]
  413a9c:	stur	x8, [x29, #-8]
  413aa0:	b	413b18 <_ZdlPvm@@Base+0xea8>
  413aa4:	bl	401900 <__errno_location@plt>
  413aa8:	ldr	w8, [x0]
  413aac:	str	w8, [sp, #44]
  413ab0:	ldr	x0, [sp, #56]
  413ab4:	bl	401780 <free@plt>
  413ab8:	ldr	w8, [sp, #44]
  413abc:	cmp	w8, #0x2
  413ac0:	b.eq	413ae4 <_ZdlPvm@@Base+0xe74>  // b.none
  413ac4:	ldr	w8, [sp, #44]
  413ac8:	str	w8, [sp, #4]
  413acc:	bl	401900 <__errno_location@plt>
  413ad0:	ldr	w8, [sp, #4]
  413ad4:	str	w8, [x0]
  413ad8:	mov	x9, xzr
  413adc:	stur	x9, [x29, #-8]
  413ae0:	b	413b18 <_ZdlPvm@@Base+0xea8>
  413ae4:	ldr	x8, [sp, #80]
  413ae8:	ldrb	w9, [x8]
  413aec:	cbnz	w9, 413af4 <_ZdlPvm@@Base+0xe84>
  413af0:	b	413b04 <_ZdlPvm@@Base+0xe94>
  413af4:	ldr	x8, [sp, #80]
  413af8:	add	x8, x8, #0x1
  413afc:	stur	x8, [x29, #-72]
  413b00:	b	413940 <_ZdlPvm@@Base+0xcd0>
  413b04:	bl	401900 <__errno_location@plt>
  413b08:	mov	w8, #0x2                   	// #2
  413b0c:	str	w8, [x0]
  413b10:	mov	x9, xzr
  413b14:	stur	x9, [x29, #-8]
  413b18:	ldur	x0, [x29, #-8]
  413b1c:	ldp	x29, x30, [sp, #160]
  413b20:	add	sp, sp, #0xb0
  413b24:	ret
  413b28:	sub	sp, sp, #0x30
  413b2c:	stp	x29, x30, [sp, #32]
  413b30:	add	x29, sp, #0x20
  413b34:	str	x0, [sp, #16]
  413b38:	ldr	x8, [sp, #16]
  413b3c:	cbnz	x8, 413b4c <_ZdlPvm@@Base+0xedc>
  413b40:	mov	x8, xzr
  413b44:	stur	x8, [x29, #-8]
  413b48:	b	413b74 <_ZdlPvm@@Base+0xf04>
  413b4c:	ldr	x0, [sp, #16]
  413b50:	bl	401700 <strlen@plt>
  413b54:	add	x0, x0, #0x1
  413b58:	bl	401970 <malloc@plt>
  413b5c:	str	x0, [sp, #8]
  413b60:	ldr	x0, [sp, #8]
  413b64:	ldr	x1, [sp, #16]
  413b68:	bl	4017b0 <strcpy@plt>
  413b6c:	ldr	x8, [sp, #8]
  413b70:	stur	x8, [x29, #-8]
  413b74:	ldur	x0, [x29, #-8]
  413b78:	ldp	x29, x30, [sp, #32]
  413b7c:	add	sp, sp, #0x30
  413b80:	ret
  413b84:	sub	sp, sp, #0xb0
  413b88:	stp	x29, x30, [sp, #160]
  413b8c:	add	x29, sp, #0xa0
  413b90:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  413b94:	add	x8, x8, #0xf8
  413b98:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4390>
  413b9c:	add	x9, x9, #0x128
  413ba0:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  413ba4:	add	x10, x10, #0x104
  413ba8:	adrp	x11, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  413bac:	add	x11, x11, #0x100
  413bb0:	adrp	x12, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  413bb4:	add	x12, x12, #0x108
  413bb8:	adrp	x13, 430000 <stderr@@GLIBC_2.17+0x3fb8>
  413bbc:	add	x13, x13, #0x110
  413bc0:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  413bc4:	add	x14, x14, #0xbd8
  413bc8:	stur	x0, [x29, #-8]
  413bcc:	stur	x1, [x29, #-16]
  413bd0:	stur	w2, [x29, #-20]
  413bd4:	ldur	x15, [x29, #-8]
  413bd8:	ldur	x16, [x29, #-16]
  413bdc:	str	x8, [sp, #80]
  413be0:	str	x9, [sp, #72]
  413be4:	str	x10, [sp, #64]
  413be8:	str	x11, [sp, #56]
  413bec:	str	x12, [sp, #48]
  413bf0:	str	x13, [sp, #40]
  413bf4:	str	x14, [sp, #32]
  413bf8:	str	x15, [sp, #24]
  413bfc:	cbnz	x16, 413c10 <_ZdlPvm@@Base+0xfa0>
  413c00:	mov	x8, xzr
  413c04:	ldr	x9, [sp, #24]
  413c08:	str	x8, [x9]
  413c0c:	b	414108 <_ZdlPvm@@Base+0x1498>
  413c10:	ldur	x8, [x29, #-16]
  413c14:	ldrb	w9, [x8]
  413c18:	cbnz	w9, 413c30 <_ZdlPvm@@Base+0xfc0>
  413c1c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3390>
  413c20:	add	x8, x8, #0x2c9
  413c24:	ldr	x9, [sp, #24]
  413c28:	str	x8, [x9]
  413c2c:	b	414108 <_ZdlPvm@@Base+0x1498>
  413c30:	ldr	x8, [sp, #80]
  413c34:	ldr	x9, [x8]
  413c38:	cbnz	x9, 413cc4 <_ZdlPvm@@Base+0x1054>
  413c3c:	ldr	x8, [sp, #72]
  413c40:	ldr	w9, [x8]
  413c44:	ldr	x10, [sp, #64]
  413c48:	str	w9, [x10]
  413c4c:	ldrsw	x11, [x10]
  413c50:	mov	x12, #0x8                   	// #8
  413c54:	mul	x13, x11, x12
  413c58:	umulh	x11, x11, x12
  413c5c:	mov	x12, #0xffffffffffffffff    	// #-1
  413c60:	cmp	x11, #0x0
  413c64:	csel	x0, x12, x13, ne  // ne = any
  413c68:	bl	4016a0 <_Znam@plt>
  413c6c:	ldr	x8, [sp, #80]
  413c70:	str	x0, [x8]
  413c74:	stur	wzr, [x29, #-24]
  413c78:	ldur	w8, [x29, #-24]
  413c7c:	ldr	x9, [sp, #64]
  413c80:	ldr	w10, [x9]
  413c84:	cmp	w8, w10
  413c88:	b.ge	413cbc <_ZdlPvm@@Base+0x104c>  // b.tcont
  413c8c:	ldr	x8, [sp, #80]
  413c90:	ldr	x9, [x8]
  413c94:	ldursw	x10, [x29, #-24]
  413c98:	mov	x11, #0x8                   	// #8
  413c9c:	mul	x10, x11, x10
  413ca0:	add	x9, x9, x10
  413ca4:	mov	x10, xzr
  413ca8:	str	x10, [x9]
  413cac:	ldur	w8, [x29, #-24]
  413cb0:	add	w8, w8, #0x1
  413cb4:	stur	w8, [x29, #-24]
  413cb8:	b	413c78 <_ZdlPvm@@Base+0x1008>
  413cbc:	ldr	x8, [sp, #56]
  413cc0:	str	wzr, [x8]
  413cc4:	ldur	x0, [x29, #-16]
  413cc8:	bl	414114 <_ZdlPvm@@Base+0x14a4>
  413ccc:	stur	w0, [x29, #-28]
  413cd0:	ldr	x8, [sp, #80]
  413cd4:	ldr	x9, [x8]
  413cd8:	ldur	w10, [x29, #-28]
  413cdc:	ldr	x11, [sp, #64]
  413ce0:	ldr	w12, [x11]
  413ce4:	udiv	w13, w10, w12
  413ce8:	mul	w12, w13, w12
  413cec:	subs	w10, w10, w12
  413cf0:	mov	w14, w10
  413cf4:	ubfx	x14, x14, #0, #32
  413cf8:	mov	x15, #0x8                   	// #8
  413cfc:	mul	x14, x15, x14
  413d00:	add	x9, x9, x14
  413d04:	stur	x9, [x29, #-40]
  413d08:	ldur	x8, [x29, #-40]
  413d0c:	ldr	x8, [x8]
  413d10:	cbz	x8, 413d90 <_ZdlPvm@@Base+0x1120>
  413d14:	ldur	x0, [x29, #-16]
  413d18:	ldur	x8, [x29, #-40]
  413d1c:	ldr	x1, [x8]
  413d20:	bl	401930 <strcmp@plt>
  413d24:	cbnz	w0, 413d3c <_ZdlPvm@@Base+0x10cc>
  413d28:	ldur	x8, [x29, #-40]
  413d2c:	ldr	x8, [x8]
  413d30:	ldr	x9, [sp, #24]
  413d34:	str	x8, [x9]
  413d38:	b	414108 <_ZdlPvm@@Base+0x1498>
  413d3c:	ldur	x8, [x29, #-40]
  413d40:	ldr	x9, [sp, #80]
  413d44:	ldr	x10, [x9]
  413d48:	cmp	x8, x10
  413d4c:	b.ne	413d7c <_ZdlPvm@@Base+0x110c>  // b.any
  413d50:	ldr	x8, [sp, #80]
  413d54:	ldr	x9, [x8]
  413d58:	ldr	x10, [sp, #64]
  413d5c:	ldrsw	x11, [x10]
  413d60:	mov	x12, #0x8                   	// #8
  413d64:	mul	x11, x12, x11
  413d68:	add	x9, x9, x11
  413d6c:	mov	x11, #0xfffffffffffffff8    	// #-8
  413d70:	add	x9, x9, x11
  413d74:	stur	x9, [x29, #-40]
  413d78:	b	413d8c <_ZdlPvm@@Base+0x111c>
  413d7c:	ldur	x8, [x29, #-40]
  413d80:	mov	x9, #0xfffffffffffffff8    	// #-8
  413d84:	add	x8, x8, x9
  413d88:	stur	x8, [x29, #-40]
  413d8c:	b	413d08 <_ZdlPvm@@Base+0x1098>
  413d90:	ldur	w8, [x29, #-20]
  413d94:	cmp	w8, #0x2
  413d98:	b.ne	413dac <_ZdlPvm@@Base+0x113c>  // b.any
  413d9c:	mov	x8, xzr
  413da0:	ldr	x9, [sp, #24]
  413da4:	str	x8, [x9]
  413da8:	b	414108 <_ZdlPvm@@Base+0x1498>
  413dac:	ldr	x8, [sp, #56]
  413db0:	ldr	w9, [x8]
  413db4:	ldr	x10, [sp, #64]
  413db8:	ldr	w11, [x10]
  413dbc:	subs	w11, w11, #0x1
  413dc0:	cmp	w9, w11
  413dc4:	b.ge	413e00 <_ZdlPvm@@Base+0x1190>  // b.tcont
  413dc8:	ldr	x8, [sp, #56]
  413dcc:	ldr	w9, [x8]
  413dd0:	scvtf	d0, w9
  413dd4:	ldr	x10, [sp, #64]
  413dd8:	ldr	w9, [x10]
  413ddc:	scvtf	d1, w9
  413de0:	mov	x11, #0x3333333333333333    	// #3689348814741910323
  413de4:	movk	x11, #0x3fd3, lsl #48
  413de8:	fmov	d2, x11
  413dec:	fmul	d1, d1, d2
  413df0:	fcmp	d0, d1
  413df4:	cset	w9, ge  // ge = tcont
  413df8:	tbnz	w9, #0, 413e00 <_ZdlPvm@@Base+0x1190>
  413dfc:	b	41401c <_ZdlPvm@@Base+0x13ac>
  413e00:	ldr	x8, [sp, #80]
  413e04:	ldr	x9, [x8]
  413e08:	stur	x9, [x29, #-48]
  413e0c:	ldr	x9, [sp, #64]
  413e10:	ldr	w10, [x9]
  413e14:	stur	w10, [x29, #-52]
  413e18:	mov	w10, #0x1                   	// #1
  413e1c:	stur	w10, [x29, #-56]
  413e20:	ldursw	x8, [x29, #-56]
  413e24:	ldr	x9, [sp, #72]
  413e28:	ldr	w10, [x9, x8, lsl #2]
  413e2c:	ldur	w11, [x29, #-52]
  413e30:	cmp	w10, w11
  413e34:	b.hi	413e70 <_ZdlPvm@@Base+0x1200>  // b.pmore
  413e38:	ldursw	x8, [x29, #-56]
  413e3c:	ldr	x9, [sp, #72]
  413e40:	ldr	w10, [x9, x8, lsl #2]
  413e44:	cbnz	w10, 413e60 <_ZdlPvm@@Base+0x11f0>
  413e48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4390>
  413e4c:	add	x0, x0, #0x117
  413e50:	ldr	x1, [sp, #32]
  413e54:	ldr	x2, [sp, #32]
  413e58:	ldr	x3, [sp, #32]
  413e5c:	bl	409f58 <sqrt@plt+0x84e8>
  413e60:	ldur	w8, [x29, #-56]
  413e64:	add	w8, w8, #0x1
  413e68:	stur	w8, [x29, #-56]
  413e6c:	b	413e20 <_ZdlPvm@@Base+0x11b0>
  413e70:	ldursw	x8, [x29, #-56]
  413e74:	ldr	x9, [sp, #72]
  413e78:	ldr	w10, [x9, x8, lsl #2]
  413e7c:	ldr	x8, [sp, #64]
  413e80:	str	w10, [x8]
  413e84:	ldr	x11, [sp, #56]
  413e88:	str	wzr, [x11]
  413e8c:	ldrsw	x12, [x8]
  413e90:	mov	x13, #0x8                   	// #8
  413e94:	mul	x14, x12, x13
  413e98:	umulh	x12, x12, x13
  413e9c:	mov	x13, #0xffffffffffffffff    	// #-1
  413ea0:	cmp	x12, #0x0
  413ea4:	csel	x0, x13, x14, ne  // ne = any
  413ea8:	bl	4016a0 <_Znam@plt>
  413eac:	ldr	x8, [sp, #80]
  413eb0:	str	x0, [x8]
  413eb4:	stur	wzr, [x29, #-56]
  413eb8:	ldur	w8, [x29, #-56]
  413ebc:	ldr	x9, [sp, #64]
  413ec0:	ldr	w10, [x9]
  413ec4:	cmp	w8, w10
  413ec8:	b.ge	413efc <_ZdlPvm@@Base+0x128c>  // b.tcont
  413ecc:	ldr	x8, [sp, #80]
  413ed0:	ldr	x9, [x8]
  413ed4:	ldursw	x10, [x29, #-56]
  413ed8:	mov	x11, #0x8                   	// #8
  413edc:	mul	x10, x11, x10
  413ee0:	add	x9, x9, x10
  413ee4:	mov	x10, xzr
  413ee8:	str	x10, [x9]
  413eec:	ldur	w8, [x29, #-56]
  413ef0:	add	w8, w8, #0x1
  413ef4:	stur	w8, [x29, #-56]
  413ef8:	b	413eb8 <_ZdlPvm@@Base+0x1248>
  413efc:	ldur	x8, [x29, #-48]
  413f00:	ldur	w9, [x29, #-52]
  413f04:	mov	w10, w9
  413f08:	mov	x11, #0x8                   	// #8
  413f0c:	mul	x10, x11, x10
  413f10:	add	x8, x8, x10
  413f14:	mov	x10, #0xfffffffffffffff8    	// #-8
  413f18:	add	x8, x8, x10
  413f1c:	stur	x8, [x29, #-40]
  413f20:	ldur	x8, [x29, #-40]
  413f24:	ldur	x9, [x29, #-48]
  413f28:	cmp	x8, x9
  413f2c:	b.cc	413f70 <_ZdlPvm@@Base+0x1300>  // b.lo, b.ul, b.last
  413f30:	ldur	x8, [x29, #-40]
  413f34:	ldr	x1, [x8]
  413f38:	sub	x8, x29, #0x40
  413f3c:	mov	x0, x8
  413f40:	mov	w2, #0x1                   	// #1
  413f44:	adrp	x9, 413000 <_ZdlPvm@@Base+0x390>
  413f48:	add	x9, x9, #0xb84
  413f4c:	str	x8, [sp, #16]
  413f50:	blr	x9
  413f54:	ldr	x0, [sp, #16]
  413f58:	bl	4142ec <_ZdlPvm@@Base+0x167c>
  413f5c:	ldur	x8, [x29, #-40]
  413f60:	mov	x9, #0xfffffffffffffff8    	// #-8
  413f64:	add	x8, x8, x9
  413f68:	stur	x8, [x29, #-40]
  413f6c:	b	413f20 <_ZdlPvm@@Base+0x12b0>
  413f70:	ldur	x8, [x29, #-48]
  413f74:	str	x8, [sp, #8]
  413f78:	cbz	x8, 413f84 <_ZdlPvm@@Base+0x1314>
  413f7c:	ldr	x0, [sp, #8]
  413f80:	bl	4018f0 <_ZdaPv@plt>
  413f84:	ldr	x8, [sp, #80]
  413f88:	ldr	x9, [x8]
  413f8c:	ldur	w10, [x29, #-28]
  413f90:	ldr	x11, [sp, #64]
  413f94:	ldr	w12, [x11]
  413f98:	udiv	w13, w10, w12
  413f9c:	mul	w12, w13, w12
  413fa0:	subs	w10, w10, w12
  413fa4:	mov	w14, w10
  413fa8:	ubfx	x14, x14, #0, #32
  413fac:	mov	x15, #0x8                   	// #8
  413fb0:	mul	x14, x15, x14
  413fb4:	add	x9, x9, x14
  413fb8:	stur	x9, [x29, #-40]
  413fbc:	ldur	x8, [x29, #-40]
  413fc0:	ldr	x8, [x8]
  413fc4:	cbz	x8, 41401c <_ZdlPvm@@Base+0x13ac>
  413fc8:	ldur	x8, [x29, #-40]
  413fcc:	ldr	x9, [sp, #80]
  413fd0:	ldr	x10, [x9]
  413fd4:	cmp	x8, x10
  413fd8:	b.ne	414008 <_ZdlPvm@@Base+0x1398>  // b.any
  413fdc:	ldr	x8, [sp, #80]
  413fe0:	ldr	x9, [x8]
  413fe4:	ldr	x10, [sp, #64]
  413fe8:	ldrsw	x11, [x10]
  413fec:	mov	x12, #0x8                   	// #8
  413ff0:	mul	x11, x12, x11
  413ff4:	add	x9, x9, x11
  413ff8:	mov	x11, #0xfffffffffffffff8    	// #-8
  413ffc:	add	x9, x9, x11
  414000:	stur	x9, [x29, #-40]
  414004:	b	414018 <_ZdlPvm@@Base+0x13a8>
  414008:	ldur	x8, [x29, #-40]
  41400c:	mov	x9, #0xfffffffffffffff8    	// #-8
  414010:	add	x8, x8, x9
  414014:	stur	x8, [x29, #-40]
  414018:	b	413fbc <_ZdlPvm@@Base+0x134c>
  41401c:	ldr	x8, [sp, #56]
  414020:	ldr	w9, [x8]
  414024:	add	w9, w9, #0x1
  414028:	str	w9, [x8]
  41402c:	ldur	w9, [x29, #-20]
  414030:	cmp	w9, #0x1
  414034:	b.ne	414050 <_ZdlPvm@@Base+0x13e0>  // b.any
  414038:	ldur	x8, [x29, #-16]
  41403c:	ldur	x9, [x29, #-40]
  414040:	str	x8, [x9]
  414044:	ldr	x9, [sp, #24]
  414048:	str	x8, [x9]
  41404c:	b	414108 <_ZdlPvm@@Base+0x1498>
  414050:	ldur	x0, [x29, #-16]
  414054:	bl	401700 <strlen@plt>
  414058:	add	x8, x0, #0x1
  41405c:	stur	w8, [x29, #-68]
  414060:	ldr	x9, [sp, #48]
  414064:	ldr	x10, [x9]
  414068:	cbz	x10, 414080 <_ZdlPvm@@Base+0x1410>
  41406c:	ldr	x8, [sp, #40]
  414070:	ldr	w9, [x8]
  414074:	ldur	w10, [x29, #-68]
  414078:	cmp	w9, w10
  41407c:	b.ge	4140bc <_ZdlPvm@@Base+0x144c>  // b.tcont
  414080:	ldur	w8, [x29, #-68]
  414084:	cmp	w8, #0x400
  414088:	b.le	414098 <_ZdlPvm@@Base+0x1428>
  41408c:	ldur	w8, [x29, #-68]
  414090:	str	w8, [sp, #4]
  414094:	b	4140a0 <_ZdlPvm@@Base+0x1430>
  414098:	mov	w8, #0x400                 	// #1024
  41409c:	str	w8, [sp, #4]
  4140a0:	ldr	w8, [sp, #4]
  4140a4:	ldr	x9, [sp, #40]
  4140a8:	str	w8, [x9]
  4140ac:	ldrsw	x0, [x9]
  4140b0:	bl	4016a0 <_Znam@plt>
  4140b4:	ldr	x9, [sp, #48]
  4140b8:	str	x0, [x9]
  4140bc:	ldr	x8, [sp, #48]
  4140c0:	ldr	x0, [x8]
  4140c4:	ldur	x1, [x29, #-16]
  4140c8:	bl	4017b0 <strcpy@plt>
  4140cc:	ldr	x8, [sp, #48]
  4140d0:	ldr	x9, [x8]
  4140d4:	ldur	x10, [x29, #-40]
  4140d8:	str	x9, [x10]
  4140dc:	ldr	x10, [sp, #24]
  4140e0:	str	x9, [x10]
  4140e4:	ldursw	x9, [x29, #-68]
  4140e8:	ldr	x11, [x8]
  4140ec:	add	x9, x11, x9
  4140f0:	str	x9, [x8]
  4140f4:	ldur	w12, [x29, #-68]
  4140f8:	ldr	x9, [sp, #40]
  4140fc:	ldr	w13, [x9]
  414100:	subs	w12, w13, w12
  414104:	str	w12, [x9]
  414108:	ldp	x29, x30, [sp, #160]
  41410c:	add	sp, sp, #0xb0
  414110:	ret
  414114:	sub	sp, sp, #0x10
  414118:	str	x0, [sp, #8]
  41411c:	str	wzr, [sp, #4]
  414120:	ldr	x8, [sp, #8]
  414124:	ldrb	w9, [x8]
  414128:	cbz	w9, 4141e0 <_ZdlPvm@@Base+0x1570>
  41412c:	ldr	x8, [sp, #8]
  414130:	add	x9, x8, #0x1
  414134:	str	x9, [sp, #8]
  414138:	ldrb	w10, [x8]
  41413c:	str	w10, [sp, #4]
  414140:	ldr	x8, [sp, #8]
  414144:	ldrb	w10, [x8]
  414148:	cbz	w10, 4141e0 <_ZdlPvm@@Base+0x1570>
  41414c:	ldr	w8, [sp, #4]
  414150:	lsl	w8, w8, #7
  414154:	str	w8, [sp, #4]
  414158:	ldr	x9, [sp, #8]
  41415c:	add	x10, x9, #0x1
  414160:	str	x10, [sp, #8]
  414164:	ldrb	w8, [x9]
  414168:	ldr	w11, [sp, #4]
  41416c:	add	w8, w11, w8
  414170:	str	w8, [sp, #4]
  414174:	ldr	x8, [sp, #8]
  414178:	ldrb	w9, [x8]
  41417c:	cbz	w9, 4141e0 <_ZdlPvm@@Base+0x1570>
  414180:	ldr	w8, [sp, #4]
  414184:	lsl	w8, w8, #4
  414188:	str	w8, [sp, #4]
  41418c:	ldr	x9, [sp, #8]
  414190:	ldrb	w8, [x9]
  414194:	ldr	w10, [sp, #4]
  414198:	add	w8, w10, w8
  41419c:	str	w8, [sp, #4]
  4141a0:	ldr	w8, [sp, #4]
  4141a4:	and	w8, w8, #0xf0000000
  4141a8:	str	w8, [sp]
  4141ac:	cbnz	w8, 4141d0 <_ZdlPvm@@Base+0x1560>
  4141b0:	ldr	w8, [sp]
  4141b4:	ldr	w9, [sp, #4]
  4141b8:	eor	w8, w9, w8, lsr #24
  4141bc:	str	w8, [sp, #4]
  4141c0:	ldr	w8, [sp]
  4141c4:	ldr	w9, [sp, #4]
  4141c8:	eor	w8, w9, w8
  4141cc:	str	w8, [sp, #4]
  4141d0:	ldr	x8, [sp, #8]
  4141d4:	add	x8, x8, #0x1
  4141d8:	str	x8, [sp, #8]
  4141dc:	b	414174 <_ZdlPvm@@Base+0x1504>
  4141e0:	ldr	w0, [sp, #4]
  4141e4:	add	sp, sp, #0x10
  4141e8:	ret
  4141ec:	sub	sp, sp, #0x90
  4141f0:	stp	x29, x30, [sp, #128]
  4141f4:	add	x29, sp, #0x80
  4141f8:	mov	w8, wzr
  4141fc:	adrp	x9, 413000 <_ZdlPvm@@Base+0x390>
  414200:	add	x9, x9, #0xb84
  414204:	sub	x10, x29, #0x8
  414208:	sub	x11, x29, #0x10
  41420c:	sub	x12, x29, #0x18
  414210:	stur	x0, [x29, #-16]
  414214:	stur	x1, [x29, #-24]
  414218:	mov	x0, x11
  41421c:	stur	w8, [x29, #-36]
  414220:	stur	x9, [x29, #-48]
  414224:	stur	x10, [x29, #-56]
  414228:	str	x11, [sp, #64]
  41422c:	str	x12, [sp, #56]
  414230:	bl	4142fc <_ZdlPvm@@Base+0x168c>
  414234:	bl	401700 <strlen@plt>
  414238:	ldr	x9, [sp, #56]
  41423c:	str	x0, [sp, #48]
  414240:	mov	x0, x9
  414244:	bl	4142fc <_ZdlPvm@@Base+0x168c>
  414248:	bl	401700 <strlen@plt>
  41424c:	ldr	x9, [sp, #48]
  414250:	add	x10, x9, x0
  414254:	add	x0, x10, #0x1
  414258:	bl	4016a0 <_Znam@plt>
  41425c:	stur	x0, [x29, #-32]
  414260:	ldur	x0, [x29, #-32]
  414264:	ldr	x9, [sp, #64]
  414268:	str	x0, [sp, #40]
  41426c:	mov	x0, x9
  414270:	bl	4142fc <_ZdlPvm@@Base+0x168c>
  414274:	ldr	x9, [sp, #40]
  414278:	str	x0, [sp, #32]
  41427c:	mov	x0, x9
  414280:	ldr	x1, [sp, #32]
  414284:	bl	4017b0 <strcpy@plt>
  414288:	ldur	x9, [x29, #-32]
  41428c:	ldr	x10, [sp, #56]
  414290:	mov	x0, x10
  414294:	str	x9, [sp, #24]
  414298:	bl	4142fc <_ZdlPvm@@Base+0x168c>
  41429c:	ldr	x9, [sp, #24]
  4142a0:	str	x0, [sp, #16]
  4142a4:	mov	x0, x9
  4142a8:	ldr	x1, [sp, #16]
  4142ac:	bl	401a50 <strcat@plt>
  4142b0:	ldur	x1, [x29, #-32]
  4142b4:	ldur	x9, [x29, #-56]
  4142b8:	mov	x0, x9
  4142bc:	ldur	w2, [x29, #-36]
  4142c0:	ldur	x10, [x29, #-48]
  4142c4:	blr	x10
  4142c8:	ldur	x9, [x29, #-32]
  4142cc:	str	x9, [sp, #8]
  4142d0:	cbz	x9, 4142dc <_ZdlPvm@@Base+0x166c>
  4142d4:	ldr	x0, [sp, #8]
  4142d8:	bl	4018f0 <_ZdaPv@plt>
  4142dc:	ldur	x0, [x29, #-8]
  4142e0:	ldp	x29, x30, [sp, #128]
  4142e4:	add	sp, sp, #0x90
  4142e8:	ret
  4142ec:	sub	sp, sp, #0x10
  4142f0:	str	x0, [sp, #8]
  4142f4:	add	sp, sp, #0x10
  4142f8:	ret
  4142fc:	sub	sp, sp, #0x10
  414300:	str	x0, [sp, #8]
  414304:	ldr	x8, [sp, #8]
  414308:	ldr	x0, [x8]
  41430c:	add	sp, sp, #0x10
  414310:	ret
  414314:	sub	sp, sp, #0x40
  414318:	stp	x29, x30, [sp, #48]
  41431c:	add	x29, sp, #0x30
  414320:	stur	x0, [x29, #-16]
  414324:	ldur	x8, [x29, #-16]
  414328:	ldrb	w9, [x8]
  41432c:	cmp	w9, #0x75
  414330:	b.eq	414340 <_ZdlPvm@@Base+0x16d0>  // b.none
  414334:	mov	x8, xzr
  414338:	stur	x8, [x29, #-8]
  41433c:	b	414518 <_ZdlPvm@@Base+0x18a8>
  414340:	ldur	x8, [x29, #-16]
  414344:	add	x8, x8, #0x1
  414348:	stur	x8, [x29, #-16]
  41434c:	str	x8, [sp, #24]
  414350:	str	wzr, [sp, #20]
  414354:	ldr	x8, [sp, #24]
  414358:	str	x8, [sp, #8]
  41435c:	ldr	x8, [sp, #24]
  414360:	ldrb	w1, [x8]
  414364:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  414368:	add	x0, x0, #0x4d1
  41436c:	bl	40956c <sqrt@plt+0x7afc>
  414370:	cbnz	w0, 414380 <_ZdlPvm@@Base+0x1710>
  414374:	mov	x8, xzr
  414378:	stur	x8, [x29, #-8]
  41437c:	b	414518 <_ZdlPvm@@Base+0x18a8>
  414380:	ldr	x8, [sp, #24]
  414384:	ldrb	w1, [x8]
  414388:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  41438c:	add	x0, x0, #0x3d1
  414390:	bl	40956c <sqrt@plt+0x7afc>
  414394:	cbz	w0, 4143bc <_ZdlPvm@@Base+0x174c>
  414398:	ldr	w8, [sp, #20]
  41439c:	mov	w9, #0x10                  	// #16
  4143a0:	mul	w8, w8, w9
  4143a4:	ldr	x10, [sp, #24]
  4143a8:	ldrb	w9, [x10]
  4143ac:	subs	w9, w9, #0x30
  4143b0:	add	w8, w8, w9
  4143b4:	str	w8, [sp, #20]
  4143b8:	b	414408 <_ZdlPvm@@Base+0x1798>
  4143bc:	ldr	x8, [sp, #24]
  4143c0:	ldrb	w1, [x8]
  4143c4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1fb8>
  4143c8:	add	x0, x0, #0x1d1
  4143cc:	bl	40956c <sqrt@plt+0x7afc>
  4143d0:	cbz	w0, 4143fc <_ZdlPvm@@Base+0x178c>
  4143d4:	ldr	w8, [sp, #20]
  4143d8:	mov	w9, #0x10                  	// #16
  4143dc:	mul	w8, w8, w9
  4143e0:	ldr	x10, [sp, #24]
  4143e4:	ldrb	w9, [x10]
  4143e8:	subs	w9, w9, #0x41
  4143ec:	add	w9, w9, #0xa
  4143f0:	add	w8, w8, w9
  4143f4:	str	w8, [sp, #20]
  4143f8:	b	414408 <_ZdlPvm@@Base+0x1798>
  4143fc:	mov	x8, xzr
  414400:	stur	x8, [x29, #-8]
  414404:	b	414518 <_ZdlPvm@@Base+0x18a8>
  414408:	ldr	w8, [sp, #20]
  41440c:	mov	w9, #0x10ffff              	// #1114111
  414410:	cmp	w8, w9
  414414:	b.le	414424 <_ZdlPvm@@Base+0x17b4>
  414418:	mov	x8, xzr
  41441c:	stur	x8, [x29, #-8]
  414420:	b	414518 <_ZdlPvm@@Base+0x18a8>
  414424:	ldr	x8, [sp, #24]
  414428:	add	x8, x8, #0x1
  41442c:	str	x8, [sp, #24]
  414430:	ldr	x8, [sp, #24]
  414434:	ldrb	w9, [x8]
  414438:	cbz	w9, 41444c <_ZdlPvm@@Base+0x17dc>
  41443c:	ldr	x8, [sp, #24]
  414440:	ldrb	w9, [x8]
  414444:	cmp	w9, #0x5f
  414448:	b.ne	414450 <_ZdlPvm@@Base+0x17e0>  // b.any
  41444c:	b	414454 <_ZdlPvm@@Base+0x17e4>
  414450:	b	41435c <_ZdlPvm@@Base+0x16ec>
  414454:	ldr	w8, [sp, #20]
  414458:	mov	w9, #0xd800                	// #55296
  41445c:	cmp	w8, w9
  414460:	b.lt	414474 <_ZdlPvm@@Base+0x1804>  // b.tstop
  414464:	ldr	w8, [sp, #20]
  414468:	mov	w9, #0xdbff                	// #56319
  41446c:	cmp	w8, w9
  414470:	b.le	414494 <_ZdlPvm@@Base+0x1824>
  414474:	ldr	w8, [sp, #20]
  414478:	mov	w9, #0xdc00                	// #56320
  41447c:	cmp	w8, w9
  414480:	b.lt	4144a0 <_ZdlPvm@@Base+0x1830>  // b.tstop
  414484:	ldr	w8, [sp, #20]
  414488:	mov	w9, #0xdfff                	// #57343
  41448c:	cmp	w8, w9
  414490:	b.gt	4144a0 <_ZdlPvm@@Base+0x1830>
  414494:	mov	x8, xzr
  414498:	stur	x8, [x29, #-8]
  41449c:	b	414518 <_ZdlPvm@@Base+0x18a8>
  4144a0:	ldr	w8, [sp, #20]
  4144a4:	mov	w9, #0xffff                	// #65535
  4144a8:	cmp	w8, w9
  4144ac:	b.le	4144d0 <_ZdlPvm@@Base+0x1860>
  4144b0:	ldr	x8, [sp, #8]
  4144b4:	ldrb	w9, [x8]
  4144b8:	cmp	w9, #0x30
  4144bc:	b.ne	4144cc <_ZdlPvm@@Base+0x185c>  // b.any
  4144c0:	mov	x8, xzr
  4144c4:	stur	x8, [x29, #-8]
  4144c8:	b	414518 <_ZdlPvm@@Base+0x18a8>
  4144cc:	b	4144f0 <_ZdlPvm@@Base+0x1880>
  4144d0:	ldr	x8, [sp, #24]
  4144d4:	ldr	x9, [sp, #8]
  4144d8:	subs	x8, x8, x9
  4144dc:	cmp	x8, #0x4
  4144e0:	b.eq	4144f0 <_ZdlPvm@@Base+0x1880>  // b.none
  4144e4:	mov	x8, xzr
  4144e8:	stur	x8, [x29, #-8]
  4144ec:	b	414518 <_ZdlPvm@@Base+0x18a8>
  4144f0:	ldr	x8, [sp, #24]
  4144f4:	ldrb	w9, [x8]
  4144f8:	cbnz	w9, 414500 <_ZdlPvm@@Base+0x1890>
  4144fc:	b	414510 <_ZdlPvm@@Base+0x18a0>
  414500:	ldr	x8, [sp, #24]
  414504:	add	x8, x8, #0x1
  414508:	str	x8, [sp, #24]
  41450c:	b	414350 <_ZdlPvm@@Base+0x16e0>
  414510:	ldur	x8, [x29, #-16]
  414514:	stur	x8, [x29, #-8]
  414518:	ldur	x0, [x29, #-8]
  41451c:	ldp	x29, x30, [sp, #48]
  414520:	add	sp, sp, #0x40
  414524:	ret
  414528:	stp	x29, x30, [sp, #-64]!
  41452c:	mov	x29, sp
  414530:	stp	x19, x20, [sp, #16]
  414534:	adrp	x20, 429000 <_ZdlPvm@@Base+0x16390>
  414538:	add	x20, x20, #0xd10
  41453c:	stp	x21, x22, [sp, #32]
  414540:	adrp	x21, 429000 <_ZdlPvm@@Base+0x16390>
  414544:	add	x21, x21, #0xcb8
  414548:	sub	x20, x20, x21
  41454c:	mov	w22, w0
  414550:	stp	x23, x24, [sp, #48]
  414554:	mov	x23, x1
  414558:	mov	x24, x2
  41455c:	bl	401668 <_Znam@plt-0x38>
  414560:	cmp	xzr, x20, asr #3
  414564:	b.eq	414590 <_ZdlPvm@@Base+0x1920>  // b.none
  414568:	asr	x20, x20, #3
  41456c:	mov	x19, #0x0                   	// #0
  414570:	ldr	x3, [x21, x19, lsl #3]
  414574:	mov	x2, x24
  414578:	add	x19, x19, #0x1
  41457c:	mov	x1, x23
  414580:	mov	w0, w22
  414584:	blr	x3
  414588:	cmp	x20, x19
  41458c:	b.ne	414570 <_ZdlPvm@@Base+0x1900>  // b.any
  414590:	ldp	x19, x20, [sp, #16]
  414594:	ldp	x21, x22, [sp, #32]
  414598:	ldp	x23, x24, [sp, #48]
  41459c:	ldp	x29, x30, [sp], #64
  4145a0:	ret
  4145a4:	nop
  4145a8:	ret

Disassembly of section .fini:

00000000004145ac <.fini>:
  4145ac:	stp	x29, x30, [sp, #-16]!
  4145b0:	mov	x29, sp
  4145b4:	ldp	x29, x30, [sp], #16
  4145b8:	ret
