FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_FPU_XCR_H
#define _ASM_X86_FPU_XCR_H

/*
 * MXCSR and XCR definitions:
 */

static inline void ldmxcsr(u32 mxcsr)
{
	asm volatile("ldmxcsr %0" :: "m" (mxcsr));
}

extern unsigned int mxcsr_feature_mask;

#define XCR_XFEATURE_ENABLED_MASK	0x00000000

static inline u64 xgetbv(u32 index)
{
	u32 eax, edx;

	asm volatile("xgetbv" : "=a" (eax), "=d" (edx) : "c" (index));
	return eax + ((u64)edx << 32);
/* bench 3914.0.0 fa4511849996 */
/* bench 3914.0.1 054b563d1f89 */
/* bench 3914.0.2 bfb5865aadec */
/* bench 3914.0.3 bee2134b989f */
/* bench 3914.0.4 4304f24fdaa3 */
/* bench 3914.0.5 763a89bffa6d */
/* bench 3914.0.6 3047a7a50841 */
/* bench 3914.0.7 a2aaceeaf220 */
/* bench 3914.0.8 c2af0c673de6 */
/* bench 3914.0.9 31a7f100811b */
/* bench 3914.0.10 4b263bd50e95 */
/* bench 3914.0.11 6ba1bdf41f39 */

static inline void xsetbv(u32 index, u64 value)
{
	u32 eax = value;
	u32 edx = value >> 32;

	asm volatile("xsetbv" :: "a" (eax), "d" (edx), "c" (index));
}

#endif /* _ASM_X86_FPU_XCR_H */
