project_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/project/ip/project_processing_system7_0_0/sim/project_processing_system7_0_0.v,incdir="$ref_dir/../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/8c62/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/ec67/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/8c62/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ip/project_processing_system7_0_0"
project.v,verilog,xil_defaultlib,../../../bd/project/sim/project.v,incdir="$ref_dir/../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/8c62/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/ec67/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ipshared/8c62/hdl"incdir="../../../../XC7Z045_BTandSD_Test.srcs/sources_1/bd/project/ip/project_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
