[View]
Entity=lpgbtfpga_uplink
Architecture=behavioral
TopLevelType=1
[file:.\src\lpgbtfpga_downlink.vhd]
Enabled=1
[file:.\src\lpgbtfpga_package.vhd]
Enabled=1
[file:.\src\lpgbtfpga_uplink.vhd]
Enabled=1
[file:.\src\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\Folder 1\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\Folder 2\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\Folder 2\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\down\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\up\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\up\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\up\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\up\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\up\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\up\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\downlink.asdb]
Enabled=1
[file:.\src\downlink.awc]
Enabled=1
