--TAHER 1512008
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity fifo is
port(
    d,clk,rst : in std_logic;
    q,p : out std_logic);
end fifo;
architecture bit_arch of fifo is   
begin
process(clk,rst)
begin
if(rst<='0') then
   q<='0';
elsif(clk'event) and (clk='0') then
q<=d; 
p<= not d;
end if;
end process;
end bit_arch;