{
  "title": "GitHub Vhdl Languages Daily Trending",
  "description": "Daily Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 27 Aug 2024 19:02:42 GMT",
  "items": [
    {
      "title": "ghdl/ghdl",
      "url": "https://github.com/ghdl/ghdl",
      "description": "VHDL 2008/93/87 simulator",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "2,314",
      "forks": "355",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13433645?s=40&v=4",
          "name": "tgingold",
          "url": "https://github.com/tgingold"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/956109?s=40&v=4",
          "name": "Paebbels",
          "url": "https://github.com/Paebbels"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16334725?s=40&v=4",
          "name": "gingold-adacore",
          "url": "https://github.com/gingold-adacore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        }
      ]
    },
    {
      "title": "UVVM/UVVM",
      "url": "https://github.com/UVVM/UVVM",
      "description": "UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "352",
      "forks": "90",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2212542?s=40&v=4",
          "name": "mariuselv",
          "url": "https://github.com/mariuselv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16778769?s=40&v=4",
          "name": "UVVM",
          "url": "https://github.com/UVVM"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25385511?s=40&v=4",
          "name": "Bitvis",
          "url": "https://github.com/Bitvis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/61045960?s=40&v=4",
          "name": "jorgenkrohn",
          "url": "https://github.com/jorgenkrohn"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/106661494?s=40&v=4",
          "name": "HDLUtils",
          "url": "https://github.com/HDLUtils"
        }
      ]
    },
    {
      "title": "kangyuzhe666/ZYNQ7010-7020_AD9363",
      "url": "https://github.com/kangyuzhe666/ZYNQ7010-7020_AD9363",
      "description": "基于ZYNQ+AD9363的开源SDR硬件",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "395",
      "forks": "123",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/29303945?s=40&v=4",
          "name": "kangyuzhe666",
          "url": "https://github.com/kangyuzhe666"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25281816?s=40&v=4",
          "name": "fjh1997",
          "url": "https://github.com/fjh1997"
        }
      ]
    }
  ]
}