<!DOCTYPE html><html class="writer-html5" lang="zh" ><head>  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />  <meta name="viewport" content="width=device-width, initial-scale=1.0" />  <title>3. 管脚定义 &mdash; BL808 数据手册  文档</title>      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />      <link rel="stylesheet" href="../_static/style.css" type="text/css" />  <!--[if lt IE 9]>    <script src="../_static/js/html5shiv.min.js"></script>  <![endif]-->          <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>        <script src="../_static/jquery.js"></script>        <script src="../_static/underscore.js"></script>        <script src="../_static/doctools.js"></script>    <script src="../_static/js/theme.js"></script>    <link rel="index" title="索引" href="../genindex.html" />    <link rel="search" title="搜索" href="../search.html" />    <link rel="next" title="4. 射频特性" href="RFCharacteristic.html" />    <link rel="prev" title="2. 功能描述" href="Functional.html" /> </head><body class="wy-body-for-nav">   <div class="wy-grid-for-nav">    <nav data-toggle="wy-nav-shift" class="wy-nav-side">      <div class="wy-side-scroll">        <div class="wy-side-nav-search" >            <a href="../index.html" class="icon icon-home"> BL808 数据手册            <img src="../_static/logo.png" class="logo" alt="Logo"/>          </a><div role="search">  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">    <input type="text" name="q" placeholder="在文档中搜索" />    <input type="hidden" name="check_keywords" value="yes" />    <input type="hidden" name="area" value="default" />  </form></div>        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">              <ul class="current"><li class="toctree-l1"><a class="reference internal" href="overview.html">1. 概述</a></li><li class="toctree-l1"><a class="reference internal" href="Functional.html">2. 功能描述</a></li><li class="toctree-l1 current"><a class="current reference internal" href="#">3. 管脚定义</a></li><li class="toctree-l1"><a class="reference internal" href="RFCharacteristic.html">4. 射频特性</a></li><li class="toctree-l1"><a class="reference internal" href="AudioCharacteristic.html">5. 音频特性</a></li><li class="toctree-l1"><a class="reference internal" href="PowerConsumption.html">6. 功耗</a></li><li class="toctree-l1"><a class="reference internal" href="Electricalcharacteristics.html">7. 电气特性</a></li><li class="toctree-l1"><a class="reference internal" href="ProductUse.html">8. 产品使用</a></li><li class="toctree-l1"><a class="reference internal" href="Referencedesign.html">9. 参考设计</a></li><li class="toctree-l1"><a class="reference internal" href="PackagingQFN88.html">10. 封装信息QFN88</a></li><li class="toctree-l1"><a class="reference internal" href="TopMarkingDefinition.html">11. 标志定义</a></li><li class="toctree-l1"><a class="reference internal" href="OrderingInformation.html">12. 订购信息</a></li><li class="toctree-l1"><a class="reference internal" href="version.html">13. 版本信息</a></li></ul>        </div>      </div>    </nav>    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>          <a href="../index.html">BL808 数据手册</a>      </nav>      <div class="wy-nav-content">        <div class="rst-content">          <div role="navigation" aria-label="Page navigation">  <ul class="wy-breadcrumbs">      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>      <li><span class="section-number">3. </span>管脚定义</li>      <li class="wy-breadcrumbs-aside">      </li>  </ul>  <hr/></div>          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">           <div itemprop="articleBody">               <section id="id1"><h1><span class="section-number">3. </span>管脚定义<a class="headerlink" href="#id1" title="永久链接至标题"></a></h1><p>BL808C 88-pin 封装包括固定电源接口 26 个、固定模拟接口 22 个、以及富含弹性的 GPIO 接口 40 个供应用选择。</p><figure class="align-center" id="id4"><a class="reference internal image-reference" href="../_images/QFN88C.svg"><img alt="../_images/QFN88C.svg" src="../_images/QFN88C.svg" /></a><figcaption><p><span class="caption-number">图 3.1 </span><span class="caption-text">BL808C 管脚布局</span><a class="headerlink" href="#id4" title="永久链接至图片"></a></p></figcaption></figure><p>BL808D 88-pin 封装包括固定电源接口 27 个、固定模拟接口 25 个、以及富含弹性的 GPIO 接口 36 个供应用选择。</p><figure class="align-center" id="id5"><a class="reference internal image-reference" href="../_images/QFN88D.svg"><img alt="../_images/QFN88D.svg" src="../_images/QFN88D.svg" /></a><figcaption><p><span class="caption-number">图 3.2 </span><span class="caption-text">BL808D 管脚布局</span><a class="headerlink" href="#id5" title="永久链接至图片"></a></p></figcaption></figure><table class="colwidths-given docutils align-center" id="id6" style="width: 100%"><caption><span class="caption-number">表 3.1 </span><span class="caption-text">管脚定义</span><a class="headerlink" href="#id6" title="永久链接至表格"></a></caption><colgroup><col style="width: 6%" /><col style="width: 6%" /><col style="width: 9%" /><col style="width: 6%" /><col style="width: 13%" /><col style="width: 8%" /><col style="width: 13%" /><col style="width: 15%" /><col style="width: 24%" /></colgroup><thead><tr class="row-odd"><th class="head" rowspan="2"><p>BL808C</p></th><th class="head" rowspan="2"><p>BL808D</p></th><th class="head" rowspan="2"><p>Voltage Domain</p></th><th class="head" rowspan="2"><p>Type</p></th><th class="head" rowspan="2"><p>Pin Name</p></th><th class="head" rowspan="2"><p>GPIO Function</p><p>Select Number</p></th><th class="head" rowspan="2"><p>Peripheral Internal</p><blockquote><div><p>Function Select</p></div></blockquote></th><th class="head" rowspan="2"><p>PAD Main</p><p>Function</p></th><th class="head" rowspan="2"><p>Description</p></th></tr><tr class="row-even"></tr></thead><tbody><tr class="row-odd"><td><p>1</p></td><td><p>1</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>SW_DCDC18</p></td><td><p>-</p></td><td><p>-</p></td><td><p>SW_DCDC18</p></td><td><p>DCDC switch output, connected to power inductor</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>2</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD33_DCDC18</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD33_DCDC18</p></td><td><p>DCDC power input, 3.3V</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>3</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>DOVDD18_OUT</p></td><td><p>-</p></td><td><p>-</p></td><td><p>DOVDD18_OUT</p></td><td><p>DCDC mode, feedback voltage input, 1.8V LDO mode, power output, 1.8V</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>4</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD15_CIS</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD15_CIS</p></td><td><p>Integrated LDO output to power the image sensor digital power DVDD</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>5</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VSS_IDO28CIS</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VSS_IDO28CIS</p></td><td><p>Connect to the image sensor analog ground AGND</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>6</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD28_CIS</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD28_CIS</p></td><td><p>Integrated LDO output to power the image sensor analog power supply AVDD</p></td></tr><tr class="row-odd"><td><p>7</p></td><td><p>7</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD33_CIS(USB)</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD33_CIS(USB)</p></td><td><p>Integrated LDO VDD28_CIS input, 3.3V</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>VDDIO_1</p></td><td><p>DI/DO</p></td><td><p>USB_DP</p></td><td><p>-</p></td><td><p>-</p></td><td><p>USB_DP</p></td><td><p>USB2.0 differential data cable+</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>VDDIO_1</p></td><td><p>DI/DO</p></td><td><p>USB_DN</p></td><td><p>-</p></td><td><p>-</p></td><td><p>USB_DN</p></td><td><p>USB2.0 differential data cable</p></td></tr><tr class="row-even"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>8</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_44</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_8_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO44</p></td><td><p>SWGPIO44</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-even"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>9</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_45</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI <a class="footnote-reference brackets" href="#id3" id="id2">1</a></p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_9_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO45</p></td><td><p>SWGPIO45</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>10</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDIO1</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDIO1</p></td><td><p>GPIO0~8, GPIO44~45 power supply, 3.3V/1.8V</p></td></tr><tr class="row-odd"><td rowspan="36"><p>11</p></td><td rowspan="36"><p>11</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_0</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_CLK</p></td><td><p>SDH_CLK</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_0_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>USB20_RREF_EXT</p></td><td><p>USB20_RREF_EXT</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO0</p></td><td><p>SWGPIO0</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>12</p></td><td rowspan="36"><p>12</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_1</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_CMD</p></td><td><p>SDH_CMD</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_1_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO1</p></td><td><p>SWGPIO1</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>13</p></td><td rowspan="36"><p>13</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_2</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_DAT0</p></td><td><p>SDH_DAT0</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_2_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO2</p></td><td><p>SWGPIO2</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>14</p></td><td rowspan="36"><p>14</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_3</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_DAT1</p></td><td><p>SDH_DAT1</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_3_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO3</p></td><td><p>SWGPIO3</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>15</p></td><td rowspan="36"><p>15</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_4</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_DAT2</p></td><td><p>SDH_DAT2</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_4_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH2</p></td><td><p>ADC_CH2</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO4</p></td><td><p>SWGPIO4</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>16</p></td><td rowspan="36"><p>16</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_5</p></td><td><p>0</p></td><td><p>-</p></td><td><p>SDH_DAT3</p></td><td><p>SDH_DAT3</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_5_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH1</p></td><td><p>ADC_CH1</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO5</p></td><td><p>SWGPIO5</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>17</p></td><td rowspan="36"><p>17</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_6</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_6_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH4</p></td><td><p>ADC_CH4</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO6</p></td><td><p>SWGPIO6</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>18</p></td><td rowspan="36"><p>18</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_7</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_7_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO7</p></td><td><p>SWGPIO7</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3N</p></td><td><p>PWM0_CH3N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>19</p></td><td rowspan="36"><p>19</p></td><td rowspan="36"><p>VDDIO_1</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_8</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_8_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO8</p></td><td><p>SWGPIO8</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>20</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDCORE</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDCORE</p></td><td><p>Core power, 1.1V</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>21</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD33_RF</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD33_RF</p></td><td><p>RF transmitter power supply, 3.3V</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>22</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD33_RF</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD33_RF</p></td><td><p>RF transmitter power supply, 3.3V</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>23</p></td><td><p>AVDD15</p></td><td><p>Analog</p></td><td><p>ANT</p></td><td><p>-</p></td><td><p>-</p></td><td><p>ANT</p></td><td><p>RF signal pin</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>24</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD15_RF</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD15_RF</p></td><td><p>Integrated LDO output, RF circuit power supply, 1.5V, connected to decoupling capacitors</p></td></tr><tr class="row-even"><td><p>25</p></td><td><p>25</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD18_RF</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD18_RF</p></td><td><p>Integrated LDO input, 1.8V (connected to the third pin VDD18_OUT)/3.3V</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>RSTB_RTC</p></td><td><p>-</p></td><td><p>-</p></td><td><p>RSTB_RTC</p></td><td><p>Real-time clock circuit reset, active low</p></td></tr><tr class="row-even"><td><p>28</p></td><td><p>26</p></td><td><p>AVDD33</p></td><td><p>Analog</p></td><td><p>PU_CHIP</p></td><td><p>-</p></td><td><p>-</p></td><td><p>PU_CHIP</p></td><td><p>Chip enable, active high</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD33_RTC</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD33_RTC</p></td><td><p>Real-time clock circuit power supply, 3.3V</p></td></tr><tr class="row-even"><td><p>29</p></td><td><p>27</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDIO2(AON)</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDIO2(AON)</p></td><td><p>GPIO11~15, GPIO40~41 and AON circuit power input, 3.3V</p></td></tr><tr class="row-odd"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>28</p></td><td rowspan="36"><p>AVDD33</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_9</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_9_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO9</p></td><td><p>SWGPIO9</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>29</p></td><td rowspan="36"><p>AVDD33</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_10</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_10_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO10</p></td><td><p>SWGPIO10</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="37"><p>30</p></td><td rowspan="37"><p>30</p></td><td><p>AVDD33</p></td><td><p>Clock</p></td><td><p>XTAL32K_OUT</p></td><td><p>-</p></td><td><p>XTAL32K_OUT</p></td><td><p>XTAL32K_OUT</p></td><td><p>Connect to RTC passive crystal/active clock</p></td></tr><tr class="row-even"><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_41</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_5_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO41</p></td><td><p>SWGPIO41</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-even"><td rowspan="37"><p>31</p></td><td rowspan="37"><p>31</p></td><td><p>AVDD33</p></td><td><p>Clock</p></td><td><p>XTAL32K_IN</p></td><td><p>-</p></td><td><p>XTAL32K_IN</p></td><td><p>XTAL32K_IN</p></td><td><p>Connect to RTC passive crystal</p></td></tr><tr class="row-odd"><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_40</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_4_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH5</p></td><td><p>ADC_CH5</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO40</p></td><td><p>SWGPIO40</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_RDn</p></td><td><p>DBI_RDn</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>32</p></td><td rowspan="36"><p>32</p></td><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_11</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_11_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH3</p></td><td><p>ADC_CH3</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO11</p></td><td><p>SWGPIO11</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>33</p></td><td rowspan="36"><p>33</p></td><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_12</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_0_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH6</p></td><td><p>ADC_CH6</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO12</p></td><td><p>SWGPIO12</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_VS</p></td><td><p>DPI_VS</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>34</p></td><td rowspan="36"><p>34</p></td><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_13</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_1_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH7</p></td><td><p>ADC_CH7</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO13</p></td><td><p>SWGPIO13</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_WRn</p></td><td><p>DBI_WRn</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_HS</p></td><td><p>DPI_HS</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>35</p></td><td rowspan="36"><p>35</p></td><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_14</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_2_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO14</p></td><td><p>SWGPIO14</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>36</p></td><td rowspan="36"><p>36</p></td><td rowspan="36"><p>VDDIO_2</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_15</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_3_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO15</p></td><td><p>SWGPIO15</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3N</p></td><td><p>PWM0_CH3N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td><p>37</p></td><td><p>37</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDCORE</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDCORE</p></td><td><p>Core Power, 1.1V</p></td></tr><tr class="row-even"><td><p>38</p></td><td><p>38</p></td><td><p>AVDD33</p></td><td><p>Clock</p></td><td><p>XTAL_OUT</p></td><td><p>-</p></td><td><p>-</p></td><td><p>XTAL_OUT</p></td><td><p>Connect high frequency passive crystal</p></td></tr><tr class="row-odd"><td><p>39</p></td><td><p>39</p></td><td><p>AVDD33</p></td><td><p>Clock</p></td><td><p>XTAL_IN</p></td><td><p>-</p></td><td><p>-</p></td><td><p>XTAL_IN</p></td><td><p>Connect high frequency passive crystal/active clock</p></td></tr><tr class="row-even"><td><p>40</p></td><td><p>40</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD33_CODEC</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD33_CODEC</p></td><td><p>Integrated LDO input, 3.3V</p></td></tr><tr class="row-odd"><td><p>41</p></td><td><p>41</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD25_CODEC</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD25_CODEC</p></td><td><p>Integrated LDO output, audio codec circuit power supply, 2.5V,connected to decoupling capacitors</p></td></tr><tr class="row-even"><td><p>42</p></td><td><p>42</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VSS_CODEC</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VSS_CODEC</p></td><td><p>Audio codec circuit ground pin</p></td></tr><tr class="row-odd"><td><p>43</p></td><td><p>43</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VREF</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VREF</p></td><td><p>Audio codec circuit reference voltage, connected to decoupling capacitors</p></td></tr><tr class="row-even"><td><p>44</p></td><td><p>44</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>MICBIAS</p></td><td><p>-</p></td><td><p>-</p></td><td><p>MICBIAS</p></td><td><p>Microphone Bias/Power</p></td></tr><tr class="row-odd"><td><p>45</p></td><td><p>45</p></td><td><p>AVDD33/25</p></td><td><p>Analog</p></td><td><p>MIC_1P</p></td><td><p>-</p></td><td><p>-</p></td><td><p>MIC_1P</p></td><td><p>Microphone 1 differential input+</p></td></tr><tr class="row-even"><td><p>46</p></td><td><p>46</p></td><td><p>AVDD33/25</p></td><td><p>Analog</p></td><td><p>MIC_1N</p></td><td><p>-</p></td><td><p>-</p></td><td><p>MIC_1N</p></td><td><p>Microphone 1 differential input-</p></td></tr><tr class="row-odd"><td><p>47</p></td><td><p>-</p></td><td><p>AVDD33/25</p></td><td><p>Analog</p></td><td><p>MIC2P(PADC_AIP1)</p></td><td><p>-</p></td><td><p>-</p></td><td><p>MIC2P(PADC_AIP1)</p></td><td><p>Microphone 2 differential input+</p></td></tr><tr class="row-even"><td><p>48</p></td><td><p>-</p></td><td><p>AVDD33/25</p></td><td><p>Analog</p></td><td><p>MIC2N(PADC_AIN1)</p></td><td><p>-</p></td><td><p>-</p></td><td><p>MIC2N(PADC_AIN1)</p></td><td><p>Microphone 2 differential input-</p></td></tr><tr class="row-odd"><td><p>49</p></td><td><p>47</p></td><td><p>AVDD33/25</p></td><td><p>Analog</p></td><td><p>LINEOUT_1P</p></td><td><p>-</p></td><td><p>-</p></td><td><p>LINEOUT_1P</p></td><td><p>Line 1 single-ended output</p></td></tr><tr class="row-even"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>48</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_42</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_6_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO42</p></td><td><p>SWGPIO42</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-even"><td rowspan="36"><p>-</p></td><td rowspan="36"><p>49</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_43</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_7_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO43</p></td><td><p>SWGPIO43</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-even"><td rowspan="36"><p>50</p></td><td rowspan="36"><p>50</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_16</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_4_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>CAM_HSYNC</p></td><td><p>CAM_HSYNC</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH8</p></td><td><p>ADC_CH8</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO16</p></td><td><p>SWGPIO16</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_0</p></td><td><p>DBI_DB_0</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_PCLK</p></td><td><p>DPI_PCLK</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-even"><td rowspan="36"><p>51</p></td><td rowspan="36"><p>51</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_17</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_5_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>CAM_VSYNC</p></td><td><p>CAM_VSYNC</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH0</p></td><td><p>ADC_CH0</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO17</p></td><td><p>SWGPIO17</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_1</p></td><td><p>DBI_DB_1</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[0]</p></td><td><p>DPI_DATA[0]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-even"><td rowspan="36"><p>52</p></td><td rowspan="36"><p>52</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_18</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_6_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT8</p></td><td><p>PIX_DAT8</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH9</p></td><td><p>ADC_CH9</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO18</p></td><td><p>SWGPIO18</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_2</p></td><td><p>DBI_DB_2</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[1]</p></td><td><p>DPI_DATA[1]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-even"><td rowspan="36"><p>53</p></td><td rowspan="36"><p>53</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_19</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_7_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT9</p></td><td><p>PIX_DAT9</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH10</p></td><td><p>ADC_CH10</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO19</p></td><td><p>SWGPIO19</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_3</p></td><td><p>DBI_DB_3</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[2]</p></td><td><p>DPI_DATA[2]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-even"><td rowspan="36"><p>54</p></td><td rowspan="36"><p>54</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_20</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_8_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT10</p></td><td><p>PIX_DAT10</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO20</p></td><td><p>SWGPIO20</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_4</p></td><td><p>DBI_DB_4</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[3]</p></td><td><p>DPI_DATA[3]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-even"><td rowspan="36"><p>55</p></td><td rowspan="36"><p>55</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_21</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_9_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT11</p></td><td><p>PIX_DAT11</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO21</p></td><td><p>SWGPIO21</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_5</p></td><td><p>DBI_DB_5</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[4]</p></td><td><p>DPI_DATA[4]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-even"><td rowspan="36"><p>56</p></td><td rowspan="36"><p>56</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_22</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_10_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>CAM_HSYNC</p></td><td><p>CAM_HSYNC</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO22</p></td><td><p>SWGPIO22</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_6</p></td><td><p>DBI_DB_6</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[5]</p></td><td><p>DPI_DATA[5]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-even"><td rowspan="36"><p>57</p></td><td rowspan="36"><p>57</p></td><td rowspan="36"><p>VDDIO_3</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_23</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-even"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-even"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-even"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-odd"><td rowspan="12"><p>7</p></td><td><p>uart_sig_11_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-odd"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>9</p></td><td><p>-</p></td><td><p>CAM_VSYNC</p></td><td><p>CAM_VSYNC</p></td></tr><tr class="row-odd"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO23</p></td><td><p>SWGPIO23</p></td></tr><tr class="row-odd"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3N</p></td><td><p>PWM0_CH3N</p></td></tr><tr class="row-odd"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-even"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-even"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-even"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-odd"><td><p>22</p></td><td><p>-</p></td><td><p>DBI_DB_7</p></td><td><p>DBI_DB_7</p></td></tr><tr class="row-even"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-odd"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[6]</p></td><td><p>DPI_DATA[6]</p></td></tr><tr class="row-even"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-odd"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>58</p></td><td><p>58</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDIO3</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDIO3</p></td><td><p>GPIO16~23 and integrated LDO power input, 1.8V (connected to the third pin VDD18_OUT)/3.3V</p></td></tr><tr class="row-odd"><td><p>59</p></td><td><p>59</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD12</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD12</p></td><td><p>Integrated LDO output, on-chip pSRAM power supply, 1.2V,connected to decoupling capacitors</p></td></tr><tr class="row-even"><td><p>60</p></td><td><p>60</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>AVDD12</p></td><td><p>-</p></td><td><p>-</p></td><td><p>AVDD12</p></td><td><p>Integrated LDO output, on-chip pSRAM power supply, 1.2V,connected to decoupling capacitors</p></td></tr><tr class="row-odd"><td rowspan="2"><p>61</p></td><td rowspan="2"><p>61</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_DN&lt;1&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_DN&lt;1&gt;</p></td><td rowspan="2"><p>MIPI CSI data LANE1 differential input-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>62</p></td><td rowspan="2"><p>62</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_DP&lt;1&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_DP&lt;1&gt;</p></td><td rowspan="2"><p>MIPI CSI data LANE1 differential input+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>63</p></td><td rowspan="2"><p>63</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_CLK_DN</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_CLK_DN</p></td><td rowspan="2"><p>MIPI CSI clock LANE differential input-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>64</p></td><td rowspan="2"><p>64</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_CLK_DP</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_CLK_DP</p></td><td rowspan="2"><p>MIPI CSI clock LANE differential input+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>65</p></td><td rowspan="2"><p>65</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_DN&lt;0&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_DN&lt;0&gt;</p></td><td rowspan="2"><p>MIPI CSI data LANE0 differential input -</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>66</p></td><td rowspan="2"><p>66</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>CSI_DP&lt;0&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>CSI_DP&lt;0&gt;</p></td><td rowspan="2"><p>MIPI CSI data LANE0 differential input+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>67</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DN&lt;0&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DN&lt;0&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE0 differential output-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>68</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DP&lt;0&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DP&lt;0&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE0 differential output+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>69</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DN&lt;1&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DN&lt;1&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE1 differential output-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>70</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DP&lt;1&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DP&lt;1&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE1 differential output+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>71</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_CLK_DN</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_CLK_DN</p></td><td rowspan="2"><p>MIPI DSI clock LANE differential output-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>72</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_CLK_DP</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_CLK_DP</p></td><td rowspan="2"><p>MIPI DSI clock LANE differential output+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>73</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DN&lt;2&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DN&lt;2&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE2 differential output-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>74</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DP&lt;2&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DP&lt;2&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE2 differential output+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>75</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DN&lt;3&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DN&lt;3&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE3 differential output-</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="2"><p>-</p></td><td rowspan="2"><p>76</p></td><td rowspan="2"><p>AVDD12_INT</p><p>(1.2V)</p></td><td rowspan="2"><p>Analog</p></td><td rowspan="2"><p>DSI_DP&lt;3&gt;</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>-</p></td><td rowspan="2"><p>DSI_DP&lt;3&gt;</p></td><td rowspan="2"><p>MIPI DSI data LANE2 differential output+</p></td></tr><tr class="row-even"></tr><tr class="row-odd"><td rowspan="36"><p>67</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_24</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_0_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_REF_CLK</p></td><td><p>RMII_REF_CLK</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>DVP_CLK</p></td><td><p>DVP_CLK</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO24</p></td><td><p>SWGPIO24</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[7]</p></td><td><p>DPI_DATA[7]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>68</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_25</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_1_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_TXD[0]</p></td><td><p>RMII_TXD[0]</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT0</p></td><td><p>PIX_DAT0</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO25</p></td><td><p>SWGPIO25</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[8]</p></td><td><p>DPI_DATA[8]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>69</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_26</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_2_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_TXD[1]</p></td><td><p>RMII_TXD[1]</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT1</p></td><td><p>PIX_DAT1</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO26</p></td><td><p>SWGPIO26</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[9]</p></td><td><p>DPI_DATA[9]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>70</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_27</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_3_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RXD[0]</p></td><td><p>RMII_RXD[0]</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT2</p></td><td><p>PIX_DAT2</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO27</p></td><td><p>SWGPIO27</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[10]</p></td><td><p>DPI_DATA[10]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>71</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_28</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_4_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_4_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_4_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RXD[1]</p></td><td><p>RMII_RXD[1]</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT3</p></td><td><p>PIX_DAT3</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO28</p></td><td><p>SWGPIO28</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[11]</p></td><td><p>DPI_DATA[11]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>72</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_29</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_5_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_5_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_5_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RXERR</p></td><td><p>RMII_RXERR</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT4</p></td><td><p>PIX_DAT4</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO29</p></td><td><p>SWGPIO29</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[12]</p></td><td><p>DPI_DATA[12]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>73</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_30</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_6_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_6_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_6_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_TX_EN</p></td><td><p>RMII_TX_EN</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT5</p></td><td><p>PIX_DAT5</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO30</p></td><td><p>SWGPIO30</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[13]</p></td><td><p>DPI_DATA[13]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>74</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_31</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_7_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_7_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_7_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RX_DV</p></td><td><p>RMII_RX_DV</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT6</p></td><td><p>PIX_DAT6</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO31</p></td><td><p>SWGPIO31</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3N</p></td><td><p>PWM0_CH3N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[14]</p></td><td><p>DPI_DATA[14]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>75</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_32</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_8_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_8_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_8_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_MDC</p></td><td><p>RMII_MDC</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>PIX_DAT7</p></td><td><p>PIX_DAT7</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO32</p></td><td><p>SWGPIO32</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DATA[15]</p></td><td><p>DPI_DATA[15]</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>76</p></td><td rowspan="36"><p>-</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_33</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_9_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_9_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_9_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_MDIO</p></td><td><p>RMII_MDIO</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO33</p></td><td><p>SWGPIO33</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH0N</p></td><td><p>PWM0_CH0N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>DPI_DE</p></td><td><p>DPI_DE</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td><p>77</p></td><td><p>77</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDDIO4</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDDIO4</p></td><td><p>VDDIO4</p></td></tr><tr class="row-even"><td><p>78</p></td><td><p>78</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD18_FLASH</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD18_FLASH</p></td><td><p>VDD18_FLASH</p></td></tr><tr class="row-odd"><td rowspan="36"><p>79</p></td><td rowspan="36"><p>79</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_34</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_CLK</p></td><td><p>SF2_CLK</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_10_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_10_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_10_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RXERR</p></td><td><p>RMII_RXERR</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>ADC_CH11</p></td><td><p>ADC_CH11</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO34</p></td><td><p>SWGPIO34</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>80</p></td><td rowspan="36"><p>80</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_35</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_CS</p></td><td><p>SF2_CS</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_11_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_11_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_11_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_TX_EN</p></td><td><p>RMII_TX_EN</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO35</p></td><td><p>SWGPIO35</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH1N</p></td><td><p>PWM0_CH1N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td rowspan="36"><p>81</p></td><td rowspan="36"><p>81</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_36</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SS</p></td><td><p>SPI_SS</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_D0</p></td><td><p>SF2_D0</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_BCLK</p></td><td><p>I2S_BCLK</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_0_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_0_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_0_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_RX_DV</p></td><td><p>RMII_RX_DV</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO36</p></td><td><p>SWGPIO36</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH0P</p></td><td><p>PWM1_CH0P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_BREAK_EXT</p></td><td><p>PWM0_BREAK_EXT</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SS</p></td><td><p>MM_SPI_SS</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_TXD</p></td><td><p>MM_UART_TXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_CSn</p></td><td><p>DBI_CSn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TCLK</p></td><td><p>M0_JTAG_TCLK</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TCK</p></td><td><p>D0_JTAG_TCK</p></td></tr><tr class="row-odd"><td rowspan="36"><p>82</p></td><td rowspan="36"><p>82</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_37</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MOSI</p></td><td><p>SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_D1</p></td><td><p>SF2_D1</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_FS</p></td><td><p>I2S_FS</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_1_IN</p></td><td><p>PDM_1_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_1_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_1_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_1_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_MDC</p></td><td><p>RMII_MDC</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO37</p></td><td><p>SWGPIO37</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH2N</p></td><td><p>PWM0_CH2N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH1P</p></td><td><p>PWM1_CH1P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH0P</p></td><td><p>PWM0_CH0P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MOSI</p></td><td><p>MM_SPI_MOSI</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RXD</p></td><td><p>MM_UART_RXD</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_DCn</p></td><td><p>DBI_DCn</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDI</p></td><td><p>M0_JTAG_TDI</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDI</p></td><td><p>D0_JTAG_TDI</p></td></tr><tr class="row-odd"><td rowspan="36"><p>83</p></td><td rowspan="36"><p>83</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_38</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_MISO</p></td><td><p>SPI_MISO</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_D2</p></td><td><p>SF2_D2</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td><td><p>I2S_DI/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_CLK_O</p></td><td><p>PDM_CLK_O</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SCL</p></td><td><p>I2C0_SCL</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SCL</p></td><td><p>I2C1_SCL</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_2_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_2_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_2_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>RMII_MDIO</p></td><td><p>RMII_MDIO</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO38</p></td><td><p>SWGPIO38</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH2P</p></td><td><p>PWM1_CH2P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH1P</p></td><td><p>PWM0_CH1P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_MISO</p></td><td><p>MM_SPI_MISO</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SCL</p></td><td><p>MM_I2C0_SCL</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SCL</p></td><td><p>MM_I2C1_SCL</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_RTS</p></td><td><p>MM_UART_RTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SCL</p></td><td><p>DBI_SCL</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TMS</p></td><td><p>M0_JTAG_TMS</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TMS</p></td><td><p>D0_JTAG_TMS</p></td></tr><tr class="row-odd"><td rowspan="36"><p>84</p></td><td rowspan="36"><p>84</p></td><td rowspan="36"><p>VDDIO_4</p></td><td rowspan="36"><p>DI/DO</p></td><td rowspan="36"><p>PAD_GPIO_39</p></td><td><p>0</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>1</p></td><td><p>-</p></td><td><p>SPI_SCLK</p></td><td><p>SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>2</p></td><td><p>-</p></td><td><p>SF2_D3</p></td><td><p>SF2_D3</p></td></tr><tr class="row-even"><td><p>3</p></td><td><p>-</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td><td><p>I2S_DO/I2S_RCLK_O</p></td></tr><tr class="row-odd"><td><p>4</p></td><td><p>-</p></td><td><p>PDM_0_IN</p></td><td><p>PDM_0_IN</p></td></tr><tr class="row-even"><td><p>5</p></td><td><p>-</p></td><td><p>I2C0_SDA</p></td><td><p>I2C0_SDA</p></td></tr><tr class="row-odd"><td><p>6</p></td><td><p>-</p></td><td><p>I2C1_SDA</p></td><td><p>I2C1_SDA</p></td></tr><tr class="row-even"><td rowspan="12"><p>7</p></td><td><p>uart_sig_3_sel=0</p></td><td><p>UART0_RTS</p></td><td><p>UART0_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=1</p></td><td><p>UART0_CTS</p></td><td><p>UART0_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=2</p></td><td><p>UART0_TXD</p></td><td><p>UART0_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=3</p></td><td><p>UART0_RXD</p></td><td><p>UART0_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=4</p></td><td><p>UART1_RTS</p></td><td><p>UART1_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=5</p></td><td><p>UART1_CTS</p></td><td><p>UART1_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=6</p></td><td><p>UART1_TXD</p></td><td><p>UART1_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=7</p></td><td><p>UART1_RXD</p></td><td><p>UART1_RXD</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=8</p></td><td><p>UART2_RTS</p></td><td><p>UART2_RTS</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=9</p></td><td><p>UART2_CTS</p></td><td><p>UART2_CTS</p></td></tr><tr class="row-even"><td><p>uart_sig_3_sel=10</p></td><td><p>UART2_TXD</p></td><td><p>UART2_TXD</p></td></tr><tr class="row-odd"><td><p>uart_sig_3_sel=11</p></td><td><p>UART2_RXD</p></td><td><p>UART2_RXD</p></td></tr><tr class="row-even"><td><p>8</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>9</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-even"><td><p>10</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>11</p></td><td><p>-</p></td><td><p>SWGPIO39</p></td><td><p>SWGPIO39</p></td></tr><tr class="row-even"><td rowspan="2"><p>16</p></td><td><p>reg_pwm1_io_sel=0</p></td><td><p>PWM0_CH3P</p></td><td><p>PWM0_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm1_io_sel=1</p></td><td><p>PWM0_CH3N</p></td><td><p>PWM0_CH3N</p></td></tr><tr class="row-even"><td rowspan="2"><p>17</p></td><td><p>reg_pwm2_io_sel=0</p></td><td><p>PWM1_CH3P</p></td><td><p>PWM1_CH3P</p></td></tr><tr class="row-odd"><td><p>reg_pwm2_io_sel=1</p></td><td><p>PWM0_CH2P</p></td><td><p>PWM0_CH2P</p></td></tr><tr class="row-even"><td><p>18</p></td><td><p>-</p></td><td><p>MM_SPI_SCLK</p></td><td><p>MM_SPI_SCLK</p></td></tr><tr class="row-odd"><td><p>19</p></td><td><p>-</p></td><td><p>MM_I2C0_SDA</p></td><td><p>MM_I2C0_SDA</p></td></tr><tr class="row-even"><td><p>20</p></td><td><p>-</p></td><td><p>MM_I2C1_SDA</p></td><td><p>MM_I2C1_SDA</p></td></tr><tr class="row-odd"><td><p>21</p></td><td><p>-</p></td><td><p>MM_UART_CTS</p></td><td><p>MM_UART_CTS</p></td></tr><tr class="row-even"><td><p>22</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>23</p></td><td><p>-</p></td><td><p>DBI_SDA</p></td><td><p>DBI_SDA</p></td></tr><tr class="row-even"><td><p>24</p></td><td><p>-</p></td><td><p>-</p></td><td><p>-</p></td></tr><tr class="row-odd"><td><p>26</p></td><td><p>-</p></td><td><p>M0_JTAG_TDO</p></td><td><p>M0_JTAG_TDO</p></td></tr><tr class="row-even"><td><p>27</p></td><td><p>-</p></td><td><p>D0_JTAG_TDO</p></td><td><p>D0_JTAG_TDO</p></td></tr><tr class="row-odd"><td><p>85</p></td><td><p>85</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>DCDC11_VOUT</p></td><td><p>-</p></td><td><p>-</p></td><td><p>DCDC11_VOUT</p></td><td><p>Feedback voltage input, 1.1V</p></td></tr><tr class="row-even"><td><p>86</p></td><td><p>86</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>SW_DCDC11</p></td><td><p>-</p></td><td><p>-</p></td><td><p>SW_DCDC11</p></td><td><p>DCDC switch output, connected to power inductor</p></td></tr><tr class="row-odd"><td><p>87</p></td><td><p>87</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VDD33_DCDC11</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VDD33_DCDC11</p></td><td><p>DCDC power input, 3.3V</p></td></tr><tr class="row-even"><td><p>88</p></td><td><p>88</p></td><td><p>-</p></td><td><p>Power</p></td><td><p>VSS_DCDC11</p></td><td><p>-</p></td><td><p>-</p></td><td><p>VSS_DCDC11</p></td><td><p>DCDC circuit ground pin</p></td></tr></tbody></table><dl class="footnote brackets"><dt class="label" id="id3"><span class="brackets"><a class="fn-backref" href="#id2">1</a></span></dt><dd><p>该功能默认为 SPI_MOSI，可通过寄存器将该功能转换为 SPI_MISO。</p></dd></dl></section>           </div>          </div>          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">        <a href="Functional.html" class="btn btn-neutral float-left" title="2. 功能描述" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>        <a href="RFCharacteristic.html" class="btn btn-neutral float-right" title="4. 射频特性" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>    </div>  <hr/>  <div role="contentinfo">    <p>&#169; 版权所有 2022.</p>  </div>  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了     <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>    由 <a href="https://readthedocs.org">Read the Docs</a>开发.   </footer>        </div>      </div>    </section>  </div>  <script>      jQuery(function () {          SphinxRtdTheme.Navigation.enable(true);      });  </script> </body></html>