// Seed: 2028561444
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd20
) (
    input wand id_0,
    output supply0 id_1,
    inout wor id_2
);
  assign id_2 = id_2;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  tri1 _id_5 = -1;
  logic [7:0] id_6 = id_5;
  assign id_6[id_5] = id_0;
  parameter id_7 = -1 ^ -1;
  always if (1);
  assign id_6 = id_0;
endmodule
