
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14764 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.324 ; gain = 97.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Datapath.sv:3]
	Parameter width bound to: 32 - type: integer 
	Parameter pc_width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'program_count' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/program_count.sv:3]
	Parameter pc_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_count' (1#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/program_count.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (2#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Branch_pre' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Branch_pre.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Branch_pre.sv:31]
INFO: [Synth 8-226] default block is never used [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Branch_pre.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Branch_pre' (3#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Branch_pre.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Mux.sv:3]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Mux.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (4#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Mux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instruction_mem' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:3]
	Parameter inst_width bound to: 32 - type: integer 
	Parameter inst_space bound to: 10 - type: integer 
WARNING: [Synth 8-3848] Net Inst_mem[1023] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1022] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1021] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1020] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1019] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1018] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1017] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1016] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1015] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1014] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1013] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1012] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1011] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1010] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1009] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1008] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1007] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1006] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1005] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1004] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1003] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1002] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1001] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[1000] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[999] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[998] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[997] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[996] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[995] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[994] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[993] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[992] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[991] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[990] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[989] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[988] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[987] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[986] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[985] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[984] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[983] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[982] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[981] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[980] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[979] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[978] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[977] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[976] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[975] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[974] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[973] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[972] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[971] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[970] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[969] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[968] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[967] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[966] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[965] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[964] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[963] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[962] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[961] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[960] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[959] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[958] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[957] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[956] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[955] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[954] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[953] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[952] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[951] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[950] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[949] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[948] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[947] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[946] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[945] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[944] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[943] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[942] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[941] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[940] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[939] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[938] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[937] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[936] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[935] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[934] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[933] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[932] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[931] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[930] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[929] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[928] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[927] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[926] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[925] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
WARNING: [Synth 8-3848] Net Inst_mem[924] in module/entity Instruction_mem does not have driver. [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:8]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Instruction_mem' (5#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Instruction_mem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Microprograming' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:95]
WARNING: [Synth 8-87] always_comb on 'control2_reg' did not result in combinational logic [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:94]
WARNING: [Synth 8-87] always_comb on 'control1_reg' did not result in combinational logic [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'Microprograming' (6#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_array' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/register.sv:3]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter nu_reg bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_array' (7#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/register.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Imm_gen' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Imm_gen.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Imm_gen.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Imm_gen' (8#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Imm_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Memcpy' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Memcpy.sv:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter idle bound to: 1'b0 
	Parameter copying bound to: 1'b1 
WARNING: [Synth 8-6090] variable 'state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Memcpy.sv:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Memcpy.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'Memcpy' (9#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Memcpy.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/ALU.sv:3]
	Parameter width bound to: 32 - type: integer 
	Parameter op_bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Data_mem' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:23]
	Parameter width bound to: 32 - type: integer 
	Parameter addr_space bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:59]
WARNING: [Synth 8-87] always_comb on 'data_out_reg' did not result in combinational logic [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'Data_mem' (11#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (12#1) [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Datapath.sv:3]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[5]
WARNING: [Synth 8-3331] design Imm_gen has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Imm_gen has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Imm_gen has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Imm_gen has unconnected port instruction[16]
WARNING: [Synth 8-3331] design Imm_gen has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[20]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[19]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[18]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[17]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[16]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[11]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[10]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[9]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[8]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Microprograming has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[12]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[1]
WARNING: [Synth 8-3331] design Instruction_mem has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.617 ; gain = 160.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.617 ; gain = 160.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.617 ; gain = 160.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "control_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero_bit0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'control2_reg' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:94]
WARNING: [Synth 8-327] inferring latch for variable 'control1_reg' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Microprograming.sv:122]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/Data_mem.sv:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 534.398 ; gain = 201.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	  24 Input     17 Bit        Muxes := 1     
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module program_count 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Branch_pre 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Microprograming 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input     17 Bit        Muxes := 1     
	  15 Input     17 Bit        Muxes := 1     
Module reg_array 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
Module Memcpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module Data_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "control_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/leonf/OneDrive/Documents/processor/project/project.srcs/sources_1/new/ALU.sv:32]
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: Generating DSP out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: Generating DSP out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: operator out0 is absorbed into DSP out0.
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design Data_mem has unconnected port data_addr[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[0]' (FDE) to 'Memcpy_blk/mem_inst_reg[13]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[1]' (FDE) to 'Memcpy_blk/mem_inst_reg[13]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[2]' (FDE) to 'Memcpy_blk/mem_inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[3]' (FDE) to 'Memcpy_blk/mem_inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[4]' (FDE) to 'Memcpy_blk/mem_inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[6]' (FDE) to 'Memcpy_blk/mem_inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'Memcpy_blk/mem_inst_reg[12]' (FDE) to 'Memcpy_blk/mem_inst_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Memcpy_blk/\mem_inst_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\mem_inst_reg[14] )
INFO: [Synth 8-3886] merging instance 'control_unit_blk/control2_reg[0]' (LD) to 'control_unit_blk/control2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_unit_blk/\control2_reg[1] )
INFO: [Synth 8-3886] merging instance 'control_unit_blk/control1_reg[0]' (LD) to 'control_unit_blk/control1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_unit_blk/\control1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\s_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Memcpy_blk/\in2_reg[4] )
WARNING: [Synth 8-3332] Sequential element (control2_reg[1]) is unused and will be removed from module Microprograming.
WARNING: [Synth 8-3332] Sequential element (control1_reg[1]) is unused and will be removed from module Microprograming.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------+-----------+----------------------+-----------------+
|Data_mem_blk | data_reg   | Implied   | 32 x 32              | RAM32X1S x 32   | 
+-------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------+-----------+----------------------+-----------------+
|Data_mem_blk | data_reg   | Implied   | 32 x 32              | RAM32X1S x 32   | 
+-------------+------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    34|
|3     |DSP48E1  |     3|
|4     |LUT1     |    28|
|5     |LUT2     |   110|
|6     |LUT3     |    60|
|7     |LUT4     |   172|
|8     |LUT5     |   163|
|9     |LUT6     |   925|
|10    |MUXF7    |   288|
|11    |RAM32X1S |    32|
|12    |FDRE     |  1036|
|13    |LD       |    45|
|14    |IBUF     |     2|
|15    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |  2933|
|2     |  ALU_blk             |ALU             |    22|
|3     |  Adder_blk_branch    |Adder           |    12|
|4     |  Adder_blk_pc        |Adder_0         |     3|
|5     |  Branch_pre_blk      |Branch_pre      |     2|
|6     |  Data_mem_blk        |Data_mem        |    80|
|7     |  Instruction_mem_blk |Instruction_mem |    23|
|8     |  Mux_blk             |Mux             |    30|
|9     |  Mux_blk_3           |Mux_1           |    12|
|10    |  control_unit_blk    |Microprograming |   240|
|11    |  program_count_blk   |program_count   |   336|
|12    |  register_blk        |reg_array       |  2136|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 698.695 ; gain = 366.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 749.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  LD => LDCE: 39 instances
  LD => LDCE (inverted pins: G): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 749.355 ; gain = 429.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/leonf/OneDrive/Documents/processor/project/project.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 19:42:23 2023...
