v 20130925 2
T 67000 40900 9 10 1 0 0 0 1
LTC2499 Arduino Shield
T 66800 40600 9 10 1 0 0 0 1
ard-ltc2499.sch
T 67000 40300 9 10 1 0 0 0 1
1
T 68500 40300 9 10 1 0 0 0 1
1
T 70800 40300 9 10 1 0 0 0 1
Michael Petersen
T 70800 40600 9 10 1 0 0 0 1
$Revision$
C 40000 40000 0 0 0 title-bordered-D.sym
C 42100 46600 1 0 0 arduino-left.sym
{
T 42100 48200 5 10 0 1 0 0 1
device=AVRPROG
T 44100 51400 5 10 1 1 180 0 1
refdes=J1
T 42100 46600 5 10 0 0 0 0 1
footprint=ARDUINO_LEFT
}
C 48400 48800 1 0 1 arduino-right.sym
{
T 48400 50400 5 10 0 1 0 6 1
device=AVRPROG
T 47600 52100 5 10 1 1 0 6 1
refdes=J2
T 48400 48800 5 10 0 0 0 6 1
footprint=ARDUINO_RIGHT
}
N 62000 54300 62000 54800 4
N 63000 54500 62000 54500 4
C 63800 53100 1 0 1 gnd-1.sym
N 63700 53400 63700 53900 4
N 63700 53700 64100 53700 4
N 64100 53700 64100 53900 4
C 65500 54300 1 90 1 capacitor-1.sym
{
T 64800 54100 5 10 0 1 270 2 1
device=CAPACITOR
T 65200 54000 5 10 1 1 0 6 1
refdes=C3
T 64600 54100 5 10 0 0 270 2 1
symversion=0.1
T 65200 53500 5 10 1 1 0 6 1
value=1uF
T 65500 54300 5 10 0 0 0 6 1
footprint=0805
T 65200 53300 5 10 1 1 0 6 1
description=16V
}
C 65400 53100 1 0 1 gnd-1.sym
N 65300 54300 65300 54500 4
C 61800 54800 1 0 0 5V-plus-1.sym
N 66000 54500 64800 54500 4
{
T 66100 54500 5 10 1 1 0 1 1
netname=VREF_4096
}
C 63000 53900 1 0 0 lt6654.sym
{
T 64300 54850 5 10 1 1 0 0 1
refdes=U2
T 64100 54850 5 10 1 1 0 6 1
device=LT6654AHS6-4.096
T 63300 60900 5 10 0 0 0 0 1
footprint=LTC_S6
}
C 49200 49700 1 0 1 resistor-1.sym
{
T 48900 50100 5 10 0 0 0 6 1
device=RESISTOR
T 49200 49700 5 10 0 0 0 6 1
footprint=0805
T 48500 49850 5 10 1 1 0 6 1
refdes=R2
T 49100 49850 5 10 1 1 0 0 1
value=330
}
N 49200 49800 49600 49800 4
N 48000 49800 48300 49800 4
C 62200 54300 1 90 1 capacitor-1.sym
{
T 61500 54100 5 10 0 1 270 2 1
device=CAPACITOR
T 61300 54100 5 10 0 0 270 2 1
symversion=0.1
T 62200 54300 5 10 0 0 0 6 1
footprint=0805
T 61900 54000 5 10 1 1 0 6 1
refdes=C2
T 61900 53500 5 10 1 1 0 6 1
value=0.1uF
T 61900 53300 5 10 1 1 0 6 1
description=16V
}
C 62100 53100 1 0 1 gnd-1.sym
C 44800 55000 1 0 0 5V-plus-1.sym
N 45000 55000 45000 52900 4
N 62000 51300 62000 51800 4
N 63000 51500 62000 51500 4
C 63800 50100 1 0 1 gnd-1.sym
N 63700 50400 63700 50900 4
N 63700 50700 64100 50700 4
N 64100 50700 64100 50900 4
C 65500 51300 1 90 1 capacitor-1.sym
{
T 64800 51100 5 10 0 1 270 2 1
device=CAPACITOR
T 64600 51100 5 10 0 0 270 2 1
symversion=0.1
T 65500 51300 5 10 0 0 0 6 1
footprint=0805
T 65200 51000 5 10 1 1 0 6 1
refdes=C5
T 65200 50500 5 10 1 1 0 6 1
value=1uF
T 65200 50300 5 10 1 1 0 6 1
description=16V
}
C 65400 50100 1 0 1 gnd-1.sym
N 65300 51300 65300 51500 4
C 61800 51800 1 0 0 5V-plus-1.sym
N 66000 51500 64800 51500 4
{
T 66100 51500 5 10 1 1 0 1 1
netname=VREF_1250
}
C 62200 51300 1 90 1 capacitor-1.sym
{
T 61500 51100 5 10 0 1 270 2 1
device=CAPACITOR
T 61300 51100 5 10 0 0 270 2 1
symversion=0.1
T 62200 51300 5 10 0 0 0 6 1
footprint=0805
T 61900 51000 5 10 1 1 0 6 1
refdes=C4
T 61900 50500 5 10 1 1 0 6 1
value=0.1uF
T 61900 50300 5 10 1 1 0 6 1
description=16V
}
C 62100 50100 1 0 1 gnd-1.sym
C 63000 50900 1 0 0 lt6654.sym
{
T 64300 51850 5 10 1 1 0 0 1
refdes=U3
T 64100 51850 5 10 1 1 0 6 1
device=LT6654AHS6-1.25
T 63300 57900 5 10 0 0 0 0 1
footprint=LTC_S6
}
C 47000 48000 1 90 1 res-pack4-1.sym
{
T 47000 48000 5 10 0 0 0 6 1
slot=2
T 47100 46900 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 47100 47100 5 10 1 1 0 1 1
value=10k
T 47100 47300 5 10 1 1 0 1 1
refdes=R3
T 47100 46900 5 10 1 1 0 1 1
device=LT5400-1
}
N 46900 48000 46900 47600 4
N 46900 46300 46900 46700 4
C 47000 43800 1 0 1 gnd-1.sym
N 46900 44100 46900 44300 4
N 45500 46500 46900 46500 4
N 44500 50200 45500 50200 4
N 45500 46500 45500 50200 4
N 70500 52700 70500 53100 4
N 70500 54000 70500 54600 4
C 70600 51300 1 0 1 gnd-1.sym
N 70500 51600 70500 51800 4
N 70500 54200 69500 54200 4
{
T 69400 54200 5 10 1 1 0 7 1
netname=VA
}
N 70500 52900 69500 52900 4
{
T 69400 52900 5 10 1 1 0 7 1
netname=VB
}
C 70000 56300 1 0 1 switch-dpdt-1.sym
{
T 69590 57950 5 10 0 0 0 6 1
device=Dual_Two_Way_Switch
T 69490 57600 5 10 1 1 0 3 1
refdes=S1
T 69590 58200 5 10 0 0 0 6 1
footprint=JS202011SCQN
T 69500 56100 5 10 1 1 0 5 1
device=JS202011SCQN
}
N 70000 56500 70500 56500 4
N 70500 55500 70500 57300 4
N 68200 56700 69000 56700 4
{
T 68100 56700 5 10 1 1 0 7 1
netname=VREF_4096
}
N 68200 56300 69000 56300 4
{
T 68100 56300 5 10 1 1 0 7 1
netname=VREF_1250
}
N 46900 48000 48500 48000 4
N 49000 42000 49000 42200 4
N 49000 43700 49000 43100 4
N 49000 44600 49000 45200 4
N 49000 45200 50500 45200 4
T 51300 45200 9 10 1 0 0 1 1
VREF Pogo
C 49100 40800 1 0 1 gnd-1.sym
N 49000 43300 45000 43300 4
N 45000 43300 45000 49800 4
N 45000 49800 44500 49800 4
N 70000 50000 69500 50000 4
{
T 69400 50000 5 10 1 1 0 7 1
netname=VA
}
N 70000 49600 69500 49600 4
{
T 69400 49600 5 10 1 1 0 7 1
netname=VB
}
N 70000 49200 69500 49200 4
{
T 69400 49200 5 10 1 1 0 7 1
netname=VA
}
N 70000 48800 69500 48800 4
{
T 69400 48800 5 10 1 1 0 7 1
netname=VB
}
N 70000 48400 69500 48400 4
{
T 69400 48400 5 10 1 1 0 7 1
netname=VA
}
N 70000 48000 69500 48000 4
{
T 69400 48000 5 10 1 1 0 7 1
netname=VB
}
N 70000 47600 69500 47600 4
{
T 69400 47600 5 10 1 1 0 7 1
netname=VA
}
N 70000 47200 69500 47200 4
{
T 69400 47200 5 10 1 1 0 7 1
netname=VB
}
N 70000 46700 69500 46700 4
{
T 69400 46700 5 10 1 1 0 7 1
netname=VA
}
N 70000 46300 69500 46300 4
{
T 69400 46300 5 10 1 1 0 7 1
netname=VB
}
N 70000 45900 69500 45900 4
{
T 69400 45900 5 10 1 1 0 7 1
netname=VA
}
N 70000 45500 69500 45500 4
{
T 69400 45500 5 10 1 1 0 7 1
netname=VB
}
N 70000 45100 69500 45100 4
{
T 69400 45100 5 10 1 1 0 7 1
netname=VA
}
N 70000 44700 69500 44700 4
{
T 69400 44700 5 10 1 1 0 7 1
netname=VB
}
N 70000 44300 69500 44300 4
{
T 69400 44300 5 10 1 1 0 7 1
netname=VA
}
N 70000 43900 69500 43900 4
{
T 69400 43900 5 10 1 1 0 7 1
netname=VB
}
N 45000 52900 44500 52900 4
N 45000 52500 44500 52500 4
N 44500 52100 45000 52100 4
N 45000 51800 45000 52500 4
C 45100 51500 1 0 1 gnd-1.sym
C 50500 45000 1 0 0 header1-1.sym
{
T 51500 45650 5 10 0 0 0 0 1
device=HEADER2
T 50900 45500 5 10 1 1 0 0 1
refdes=P2
T 50500 45000 5 10 0 0 0 0 1
footprint=POGO
}
C 70000 49800 1 0 0 header1-1.sym
{
T 71000 50450 5 10 0 0 0 0 1
device=HEADER2
T 70800 50000 5 10 1 1 0 1 1
refdes=P19
T 70000 49800 5 10 0 0 0 0 1
footprint=POGO
}
C 70000 49400 1 0 0 header1-1.sym
{
T 71000 50050 5 10 0 0 0 0 1
device=HEADER2
T 70800 49600 5 10 1 1 0 1 1
refdes=P20
T 70000 49400 5 10 0 0 0 0 1
footprint=POGO
}
C 70000 49000 1 0 0 header1-1.sym
{
T 71000 49650 5 10 0 0 0 0 1
device=HEADER2
T 70000 49000 5 10 0 0 0 0 1
footprint=POGO
T 70800 49200 5 10 1 1 0 1 1
refdes=P21
}
C 70000 48600 1 0 0 header1-1.sym
{
T 70800 48800 5 10 1 1 0 1 1
refdes=P22
T 71000 49250 5 10 0 0 0 0 1
device=HEADER2
T 70000 48600 5 10 0 0 0 0 1
footprint=POGO
}
C 70000 48200 1 0 0 header1-1.sym
{
T 71000 48850 5 10 0 0 0 0 1
device=HEADER2
T 70000 48200 5 10 0 0 0 0 1
footprint=POGO
T 70800 48400 5 10 1 1 0 1 1
refdes=P23
}
C 70000 47800 1 0 0 header1-1.sym
{
T 71000 48450 5 10 0 0 0 0 1
device=HEADER2
T 70000 47800 5 10 0 0 0 0 1
footprint=POGO
T 70800 48000 5 10 1 1 0 1 1
refdes=P24
}
C 70000 47400 1 0 0 header1-1.sym
{
T 71000 48050 5 10 0 0 0 0 1
device=HEADER2
T 70000 47400 5 10 0 0 0 0 1
footprint=POGO
T 70800 47600 5 10 1 1 0 1 1
refdes=P25
}
C 70000 47000 1 0 0 header1-1.sym
{
T 71000 47650 5 10 0 0 0 0 1
device=HEADER2
T 70000 47000 5 10 0 0 0 0 1
footprint=POGO
T 70800 47200 5 10 1 1 0 1 1
refdes=P26
}
C 70000 46500 1 0 0 header1-1.sym
{
T 71000 47150 5 10 0 0 0 0 1
device=HEADER2
T 70000 46500 5 10 0 0 0 0 1
footprint=POGO
T 70800 46700 5 10 1 1 0 1 1
refdes=P27
}
C 70000 46100 1 0 0 header1-1.sym
{
T 71000 46750 5 10 0 0 0 0 1
device=HEADER2
T 70000 46100 5 10 0 0 0 0 1
footprint=POGO
T 70800 46300 5 10 1 1 0 1 1
refdes=P28
}
C 70000 45700 1 0 0 header1-1.sym
{
T 71000 46350 5 10 0 0 0 0 1
device=HEADER2
T 70000 45700 5 10 0 0 0 0 1
footprint=POGO
T 70800 45900 5 10 1 1 0 1 1
refdes=P29
}
C 70000 45300 1 0 0 header1-1.sym
{
T 71000 45950 5 10 0 0 0 0 1
device=HEADER2
T 70000 45300 5 10 0 0 0 0 1
footprint=POGO
T 70800 45500 5 10 1 1 0 1 1
refdes=P30
}
C 70000 44900 1 0 0 header1-1.sym
{
T 71000 45550 5 10 0 0 0 0 1
device=HEADER2
T 70000 44900 5 10 0 0 0 0 1
footprint=POGO
T 70800 45100 5 10 1 1 0 1 1
refdes=P31
}
C 70000 44500 1 0 0 header1-1.sym
{
T 71000 45150 5 10 0 0 0 0 1
device=HEADER2
T 70000 44500 5 10 0 0 0 0 1
footprint=POGO
T 70800 44700 5 10 1 1 0 1 1
refdes=P32
}
C 70000 44100 1 0 0 header1-1.sym
{
T 71000 44750 5 10 0 0 0 0 1
device=HEADER2
T 70000 44100 5 10 0 0 0 0 1
footprint=POGO
T 70800 44300 5 10 1 1 0 1 1
refdes=P33
}
C 70000 43700 1 0 0 header1-1.sym
{
T 71000 44350 5 10 0 0 0 0 1
device=HEADER2
T 70000 43700 5 10 0 0 0 0 1
footprint=POGO
T 70800 43900 5 10 1 1 0 1 1
refdes=P34
}
C 48500 47800 1 0 0 header1-1.sym
{
T 49500 48450 5 10 0 0 0 0 1
device=HEADER2
T 48900 48300 5 10 1 1 0 0 1
refdes=P1
T 48500 47800 5 10 0 0 0 0 1
footprint=POGO
}
T 49400 48000 9 10 1 0 0 1 1
5V Regulator Pogo
C 47000 45600 1 90 1 res-pack4-1.sym
{
T 47000 45600 5 10 0 0 0 6 1
slot=4
T 47100 44500 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 47100 44700 5 10 1 1 0 1 1
value=10k
T 47100 44900 5 10 1 1 0 1 1
refdes=R3
T 47100 44500 5 10 1 1 0 1 1
device=LT5400-1
}
N 46900 45200 46900 45400 4
C 49100 45000 1 90 1 res-pack4-1.sym
{
T 49100 45000 5 10 0 0 0 6 1
slot=1
T 49200 43900 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 49200 44100 5 10 1 1 0 1 1
value=1k
T 49200 44300 5 10 1 1 0 1 1
refdes=R4
T 49200 43900 5 10 1 1 0 1 1
device=LT5400-4
}
C 49100 41800 1 90 0 res-pack4-1.sym
{
T 49100 41800 5 10 0 0 180 0 1
slot=3
T 49200 42900 5 10 0 1 180 7 1
footprint=LTC_MS8E
T 49200 42700 5 10 1 1 180 7 1
value=1k
T 49200 42900 5 10 1 1 180 7 1
refdes=R4
T 49200 42500 5 10 1 1 180 7 1
device=LT5400-4
}
C 49100 42400 1 90 1 res-pack4-1.sym
{
T 49100 42400 5 10 0 0 0 6 1
slot=4
T 49200 41300 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 49200 41500 5 10 1 1 0 1 1
value=1k
T 49200 41700 5 10 1 1 0 1 1
refdes=R4
T 49200 41300 5 10 1 1 0 1 1
device=LT5400-4
}
C 70600 55900 1 90 1 res-pack4-1.sym
{
T 70600 55900 5 10 0 0 0 6 1
slot=1
T 70700 54800 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 70700 55000 5 10 1 1 0 1 1
value=5k
T 70700 55200 5 10 1 1 0 1 1
refdes=R6
T 70700 54800 5 10 1 1 0 1 1
device=LT5400-7
}
C 70600 52700 1 90 0 res-pack4-1.sym
{
T 70600 52700 5 10 0 0 180 0 1
slot=3
T 70700 53800 5 10 0 1 180 7 1
footprint=LTC_MS8E
T 70700 53600 5 10 1 1 180 7 1
value=1.25k
T 70700 53800 5 10 1 1 180 7 1
refdes=R6
T 70700 53400 5 10 1 1 180 7 1
device=LT5400-7
}
C 70600 53100 1 90 1 res-pack4-1.sym
{
T 70600 53100 5 10 0 0 0 6 1
slot=4
T 70700 52000 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 70700 52200 5 10 1 1 0 1 1
value=1.25k
T 70700 52400 5 10 1 1 0 1 1
refdes=R6
T 70700 52000 5 10 1 1 0 1 1
device=LT5400-7
}
C 56500 53300 1 0 0 header1-1.sym
{
T 57500 53950 5 10 0 0 0 0 1
device=HEADER2
T 56500 53300 5 10 0 0 0 0 1
footprint=POGO
T 57300 53500 5 10 1 1 0 1 1
refdes=P3
}
C 56500 52900 1 0 0 header1-1.sym
{
T 57500 53550 5 10 0 0 0 0 1
device=HEADER2
T 56500 52900 5 10 0 0 0 0 1
footprint=POGO
T 57300 53100 5 10 1 1 0 1 1
refdes=P4
}
C 56500 52500 1 0 0 header1-1.sym
{
T 57500 53150 5 10 0 0 0 0 1
device=HEADER2
T 56500 52500 5 10 0 0 0 0 1
footprint=POGO
T 57300 52700 5 10 1 1 0 1 1
refdes=P5
}
C 56500 52100 1 0 0 header1-1.sym
{
T 57500 52750 5 10 0 0 0 0 1
device=HEADER2
T 56500 52100 5 10 0 0 0 0 1
footprint=POGO
T 57300 52300 5 10 1 1 0 1 1
refdes=P6
}
T 56900 53800 9 10 1 0 0 0 1
EEPROM Addr Pogos
C 51000 55400 1 0 0 adg715.sym
{
T 52600 59200 5 10 1 1 0 0 1
refdes=U1
T 52400 57500 5 10 1 1 0 4 1
device=ADG715
T 51300 62400 5 10 0 0 0 0 1
footprint=TSSOP24
}
N 51000 56100 48000 56100 4
N 51000 56400 49500 56400 4
N 49500 56400 49500 55700 4
N 49500 55700 48000 55700 4
C 50500 60600 1 0 0 5V-plus-1.sym
N 51800 60400 51800 59400 4
C 52100 55100 1 0 1 gnd-1.sym
C 51700 55100 1 0 1 gnd-1.sym
C 53700 55400 1 0 0 5V-plus-1.sym
N 53900 55400 53900 55100 4
N 53900 55100 53100 55100 4
N 53100 55100 53100 55400 4
N 54500 55700 54500 59200 4
N 54500 56400 53800 56400 4
N 55300 55700 55300 59200 4
N 55300 56100 53800 56100 4
N 55300 60100 55300 60400 4
N 50700 60400 55300 60400 4
N 54500 60100 54500 60400 4
C 50800 59000 1 0 1 gnd-1.sym
C 50900 60200 1 90 1 capacitor-1.sym
{
T 50200 60000 5 10 0 1 270 2 1
device=CAPACITOR
T 50000 60000 5 10 0 0 270 2 1
symversion=0.1
T 50900 60200 5 10 0 0 0 6 1
footprint=0805
T 50600 59900 5 10 1 1 0 6 1
refdes=C1
T 50600 59400 5 10 1 1 0 6 1
value=0.1uF
T 50600 59200 5 10 1 1 0 6 1
description=16V
}
N 50700 60200 50700 60600 4
C 54600 55000 1 90 0 SolderJumperOpen-3.sym
{
T 54350 55350 5 10 1 1 90 3 1
refdes=JP1
T 53000 55000 5 10 0 0 90 0 1
footprint=SolderJumperSmall
T 52800 55000 5 10 0 0 90 0 1
device=SolderJumper
}
C 55400 55000 1 90 0 SolderJumperOpen-3.sym
{
T 55150 55350 5 10 1 1 90 3 1
refdes=JP2
T 53800 55000 5 10 0 0 90 0 1
footprint=SolderJumperSmall
T 53600 55000 5 10 0 0 90 0 1
device=SolderJumper
}
C 54600 54700 1 0 1 gnd-1.sym
C 55400 54700 1 0 1 gnd-1.sym
N 51000 58800 50000 58800 4
{
T 49900 58800 5 10 1 1 0 7 1
netname=S1
}
N 51000 58500 50000 58500 4
{
T 49900 58500 5 10 1 1 0 7 1
netname=S2
}
N 51000 58200 50000 58200 4
{
T 49900 58200 5 10 1 1 0 7 1
netname=S3
}
N 51000 57900 50000 57900 4
{
T 49900 57900 5 10 1 1 0 7 1
netname=S4
}
N 51000 57600 50000 57600 4
{
T 49900 57600 5 10 1 1 0 7 1
netname=S5
}
N 51000 57300 50000 57300 4
{
T 49900 57300 5 10 1 1 0 7 1
netname=S6
}
N 51000 57000 50000 57000 4
{
T 49900 57000 5 10 1 1 0 7 1
netname=S7
}
N 51000 56700 50000 56700 4
{
T 49900 56700 5 10 1 1 0 7 1
netname=S8
}
N 53800 58800 56000 58800 4
{
T 56100 58800 5 10 1 1 0 1 1
netname=D1
}
N 53800 58500 56000 58500 4
{
T 56100 58500 5 10 1 1 0 1 1
netname=D2
}
N 53800 57900 56000 57900 4
{
T 56100 57900 5 10 1 1 0 1 1
netname=D4
}
N 53800 58200 56000 58200 4
{
T 56100 58200 5 10 1 1 0 1 1
netname=D3
}
N 53800 57600 56000 57600 4
{
T 56100 57600 5 10 1 1 0 1 1
netname=D5
}
N 53800 57300 56000 57300 4
{
T 56100 57300 5 10 1 1 0 1 1
netname=D6
}
N 53800 56700 56000 56700 4
{
T 56100 56700 5 10 1 1 0 1 1
netname=D8
}
N 53800 57000 56000 57000 4
{
T 56100 57000 5 10 1 1 0 1 1
netname=D7
}
N 56500 53500 56000 53500 4
{
T 55900 53500 5 10 1 1 0 7 1
netname=S8
}
N 56500 52300 56000 52300 4
{
T 55900 52300 5 10 1 1 0 7 1
netname=D7
}
N 56500 53100 56000 53100 4
{
T 55900 53100 5 10 1 1 0 7 1
netname=D8
}
N 56500 52700 56000 52700 4
{
T 55900 52700 5 10 1 1 0 7 1
netname=S7
}
C 56500 50800 1 0 0 header1-1.sym
{
T 57500 51450 5 10 0 0 0 0 1
device=HEADER2
T 56500 50800 5 10 0 0 0 0 1
footprint=POGO
T 57300 51000 5 10 1 1 0 1 1
refdes=P7
}
C 56500 50400 1 0 0 header1-1.sym
{
T 57500 51050 5 10 0 0 0 0 1
device=HEADER2
T 56500 50400 5 10 0 0 0 0 1
footprint=POGO
T 57300 50600 5 10 1 1 0 1 1
refdes=P8
}
C 56500 50000 1 0 0 header1-1.sym
{
T 57500 50650 5 10 0 0 0 0 1
device=HEADER2
T 56500 50000 5 10 0 0 0 0 1
footprint=POGO
T 57300 50200 5 10 1 1 0 1 1
refdes=P9
}
C 56500 49600 1 0 0 header1-1.sym
{
T 57500 50250 5 10 0 0 0 0 1
device=HEADER2
T 56500 49600 5 10 0 0 0 0 1
footprint=POGO
T 57300 49800 5 10 1 1 0 1 1
refdes=P10
}
N 56500 51000 56000 51000 4
{
T 55900 51000 5 10 1 1 0 7 1
netname=D2
}
N 56500 49800 56000 49800 4
{
T 55900 49800 5 10 1 1 0 7 1
netname=S1
}
N 56500 50600 56000 50600 4
{
T 55900 50600 5 10 1 1 0 7 1
netname=S2
}
N 56500 50200 56000 50200 4
{
T 55900 50200 5 10 1 1 0 7 1
netname=D1
}
T 56900 51300 9 10 1 0 0 0 1
2499 A0 Pogos
C 56500 48300 1 0 0 header1-1.sym
{
T 57500 48950 5 10 0 0 0 0 1
device=HEADER2
T 56500 48300 5 10 0 0 0 0 1
footprint=POGO
T 57300 48500 5 10 1 1 0 1 1
refdes=P11
}
C 56500 47900 1 0 0 header1-1.sym
{
T 57500 48550 5 10 0 0 0 0 1
device=HEADER2
T 56500 47900 5 10 0 0 0 0 1
footprint=POGO
T 57300 48100 5 10 1 1 0 1 1
refdes=P12
}
C 56500 47500 1 0 0 header1-1.sym
{
T 57500 48150 5 10 0 0 0 0 1
device=HEADER2
T 56500 47500 5 10 0 0 0 0 1
footprint=POGO
T 57300 47700 5 10 1 1 0 1 1
refdes=P13
}
C 56500 47100 1 0 0 header1-1.sym
{
T 57500 47750 5 10 0 0 0 0 1
device=HEADER2
T 56500 47100 5 10 0 0 0 0 1
footprint=POGO
T 57300 47300 5 10 1 1 0 1 1
refdes=P14
}
N 56500 48500 56000 48500 4
{
T 55900 48500 5 10 1 1 0 7 1
netname=S3
}
N 56500 47300 56000 47300 4
{
T 55900 47300 5 10 1 1 0 7 1
netname=D4
}
N 56500 48100 56000 48100 4
{
T 55900 48100 5 10 1 1 0 7 1
netname=D3
}
N 56500 47700 56000 47700 4
{
T 55900 47700 5 10 1 1 0 7 1
netname=S4
}
T 56900 48800 9 10 1 0 0 0 1
2499 A1 Pogos
C 56500 45800 1 0 0 header1-1.sym
{
T 57500 46450 5 10 0 0 0 0 1
device=HEADER2
T 56500 45800 5 10 0 0 0 0 1
footprint=POGO
T 57300 46000 5 10 1 1 0 1 1
refdes=P15
}
C 56500 45400 1 0 0 header1-1.sym
{
T 57500 46050 5 10 0 0 0 0 1
device=HEADER2
T 56500 45400 5 10 0 0 0 0 1
footprint=POGO
T 57300 45600 5 10 1 1 0 1 1
refdes=P16
}
C 56500 45000 1 0 0 header1-1.sym
{
T 57500 45650 5 10 0 0 0 0 1
device=HEADER2
T 56500 45000 5 10 0 0 0 0 1
footprint=POGO
T 57300 45200 5 10 1 1 0 1 1
refdes=P17
}
C 56500 44600 1 0 0 header1-1.sym
{
T 57500 45250 5 10 0 0 0 0 1
device=HEADER2
T 56500 44600 5 10 0 0 0 0 1
footprint=POGO
T 57300 44800 5 10 1 1 0 1 1
refdes=P18
}
N 56500 46000 56000 46000 4
{
T 55900 46000 5 10 1 1 0 7 1
netname=S6
}
N 56500 44800 56000 44800 4
{
T 55900 44800 5 10 1 1 0 7 1
netname=D5
}
N 56500 45600 56000 45600 4
{
T 55900 45600 5 10 1 1 0 7 1
netname=D6
}
N 56500 45200 56000 45200 4
{
T 55900 45200 5 10 1 1 0 7 1
netname=S5
}
T 56900 46300 9 10 1 0 0 0 1
2499 A2 Pogos
C 47000 45000 1 90 0 res-pack4-1.sym
{
T 47000 45000 5 10 0 0 180 0 1
slot=3
T 47100 46100 5 10 0 1 180 7 1
footprint=LTC_MS8E
T 47100 45900 5 10 1 1 180 7 1
value=10k
T 47100 46100 5 10 1 1 180 7 1
refdes=R3
T 47100 45700 5 10 1 1 180 7 1
device=LT5400-1
}
N 52300 53800 52300 54300 4
N 51300 54000 52300 54000 4
C 50500 52600 1 0 0 gnd-1.sym
N 50600 52900 50600 53400 4
N 50600 53200 50200 53200 4
N 50200 53200 50200 53400 4
C 48800 53800 1 270 0 capacitor-1.sym
{
T 49500 53600 5 10 0 1 270 0 1
device=CAPACITOR
T 49700 53600 5 10 0 0 270 0 1
symversion=0.1
T 48800 53800 5 10 0 0 0 0 1
footprint=0805
T 49100 53500 5 10 1 1 0 0 1
refdes=C6
T 49100 53000 5 10 1 1 0 0 1
value=1uF
T 49100 52800 5 10 1 1 0 0 1
description=16V
}
C 48900 52600 1 0 0 gnd-1.sym
N 49000 53800 49000 55300 4
C 52500 54300 1 0 1 5V-plus-1.sym
C 51300 53400 1 0 1 lt6654.sym
{
T 51000 60400 5 10 0 0 0 6 1
footprint=LTC_S6
T 50000 54350 5 10 1 1 0 6 1
refdes=U4
T 50200 54350 5 10 1 1 0 0 1
device=LT6654AHS6-4.096
}
C 52100 53800 1 270 0 capacitor-1.sym
{
T 52800 53600 5 10 0 1 270 0 1
device=CAPACITOR
T 53000 53600 5 10 0 0 270 0 1
symversion=0.1
T 52100 53800 5 10 0 0 0 0 1
footprint=0805
T 52400 53500 5 10 1 1 0 0 1
refdes=C7
T 52400 53000 5 10 1 1 0 0 1
value=0.1uF
T 52400 52800 5 10 1 1 0 0 1
description=16V
}
C 52200 52600 1 0 0 gnd-1.sym
N 48000 55300 49000 55300 4
N 49000 54000 49500 54000 4
N 50400 43700 50400 43500 4
N 50400 44800 49000 44800 4
C 50500 45000 1 90 1 res-pack4-1.sym
{
T 50600 44100 5 10 1 1 0 1 1
value=1k
T 50600 44300 5 10 1 1 0 1 1
refdes=R4
T 50600 43900 5 10 1 1 0 1 1
device=LT5400-4
T 50500 45000 5 10 0 0 0 6 1
slot=2
T 50600 43900 5 10 0 1 0 1 1
footprint=LTC_MS8E
}
N 50400 44600 50400 44800 4
N 50400 43500 49000 43500 4
C 49200 50100 1 0 1 resistor-1.sym
{
T 48900 50500 5 10 0 0 0 6 1
device=RESISTOR
T 49200 50100 5 10 0 0 0 6 1
footprint=0805
T 48500 50250 5 10 1 1 0 6 1
refdes=R1
T 49100 50250 5 10 1 1 0 0 1
value=330
}
N 49200 50200 49600 50200 4
N 48000 50200 48300 50200 4
C 51300 50500 1 90 1 SMP4-BC-1.sym
{
T 50605 49400 5 10 1 1 270 2 1
refdes=D1
T 50205 50500 5 10 0 1 270 2 1
footprint=DIA515
T 50800 49400 5 10 1 1 270 2 1
device=SMP4-BC
}
N 50000 50300 49600 50300 4
N 49600 50300 49600 50200 4
N 50000 49700 49600 49700 4
N 49600 49700 49600 49800 4
C 51500 49200 1 0 0 gnd-1.sym
N 51600 49500 51600 50300 4
N 51600 50300 51300 50300 4
N 51300 49700 51600 49700 4
N 45000 51000 44500 51000 4
{
T 45100 51000 5 10 1 1 0 1 1
netname=VREF_1250
}
N 70500 57300 70000 57300 4
N 68800 56300 68800 57100 4
N 68800 57100 69000 57100 4
N 68600 56700 68600 57500 4
N 68600 57500 69000 57500 4
C 45200 50700 1 90 1 gnd-1.sym
N 44900 50600 44500 50600 4
N 71900 54600 71900 54400 4
N 71900 54400 70500 54400 4
N 71900 55500 71900 55700 4
N 71900 55700 70500 55700 4
C 72000 55900 1 90 1 res-pack4-1.sym
{
T 72000 55900 5 10 0 0 0 6 1
slot=2
T 72100 54800 5 10 0 1 0 1 1
footprint=LTC_MS8E
T 72100 55000 5 10 1 1 0 1 1
value=5k
T 72100 55200 5 10 1 1 0 1 1
refdes=R6
T 72100 54800 5 10 1 1 0 1 1
device=LT5400-7
}
C 60300 58700 1 0 0 hole-1.sym
{
T 60300 58700 5 10 0 1 0 0 1
device=HOLE
T 60300 58700 5 10 0 0 0 0 1
footprint=ARDUINO_SHIELD_HOLE
T 60500 59300 5 10 1 1 0 4 1
refdes=H1
}
C 60800 58700 1 0 0 hole-1.sym
{
T 60800 58700 5 10 0 1 0 0 1
device=HOLE
T 60800 58700 5 10 0 0 0 0 1
footprint=ARDUINO_SHIELD_HOLE
T 61000 59300 5 10 1 1 0 4 1
refdes=H2
}
C 61300 58700 1 0 0 hole-1.sym
{
T 61300 58700 5 10 0 1 0 0 1
device=HOLE
T 61300 58700 5 10 0 0 0 0 1
footprint=ARDUINO_SHIELD_HOLE
T 61500 59300 5 10 1 1 0 4 1
refdes=H3
}
C 61800 58700 1 0 0 hole-1.sym
{
T 61800 58700 5 10 0 1 0 0 1
device=HOLE
T 61800 58700 5 10 0 0 0 0 1
footprint=ARDUINO_SHIELD_HOLE
T 62000 59300 5 10 1 1 0 4 1
refdes=H4
}
C 54600 58800 1 90 0 res-pack2-1.sym
{
T 54695 59800 5 10 1 1 0 1 1
refdes=R5
T 54700 59600 5 10 1 1 0 1 1
value=10k
T 54600 58800 5 10 0 0 0 0 1
slot=2
T 54600 58800 5 10 0 0 0 0 1
footprint=RPACK2-0606
}
C 55400 58800 1 90 0 res-pack2-1.sym
{
T 55495 59800 5 10 1 1 0 1 1
refdes=R5
T 55500 59600 5 10 1 1 0 1 1
value=10k
T 55400 58800 5 10 0 0 0 0 1
slot=1
T 55400 58800 5 10 0 0 0 0 1
footprint=RPACK2-0606
}
