Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : mac_unit
Version: V-2023.12-SP5-3
Date   : Tue Nov  4 10:16:34 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    tsl18fs120_scl_ff (File: /home/SynopsysInstalledTools/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)

Local Link Library:

    {/home/SynopsysInstalledTools/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tsl18fs120_scl_ff
    Library : tsl18fs120_scl_ff
    Process :   1.00
    Temperature : -40.00
    Voltage :   1.98

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   16000
Location       :   tsl18fs120_scl_ff
Resistance     :   0.000228
Capacitance    :   0.0002
Area           :   0.01
Slope          :   101.25
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    15.45
     2    30.75
     3    49.05
     4    87.75
     5   108.19
     6   133.57
     7   144.38
     8   231.00
     9   237.75
    10   296.25
    11   377.25
    12   423.00
    13   429.00
    14   447.75
    15   472.50
    16   492.00
    17   531.00
    18   609.75
    19   695.25
    20   796.50



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
