# compile vhdl design source files
vhdl xil_defaultlib  "../../../Project.srcs/sources_1/new/Temp_Sensor.vhd"
vhdl xil_defaultlib  "../../../Project.srcs/sources_1/new/Segment_Control.vhd"
vhdl xil_defaultlib  "../../../Project.srcs/sources_1/new/LEDs_Control.vhd"
vhdl xil_defaultlib  "../../../Project.srcs/sources_1/new/Ultrasonic_Sensor.vhd"
vhdl xil_defaultlib  "../../../Project.srcs/sources_1/new/Main.vhd"
vhdl xil_defaultlib  "../../../Project.srcs/sim_1/new/Main_Testbench.vhd"

# Do not sort compile order
nosort
