{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@101:111@HdlIdDef", "\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@99:109", "\nreg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@103:113", "wire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@100:110", "reg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\n"]], "Diff Content": {"Delete": [[106, "wire bl_valid_ag;\n"]], "Add": [[106, "  wire address_enabled;\n"], [106, "  wire req_ready_ag;\n"], [106, "  wire req_valid_ag;\n"], [106, "  wire bl_ready_ag;\n"], [106, "  wire bl_valid_ag;\n"]]}}