<stg><name>LDPC_Out</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %rd_clk_in_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rd_clk_in)

]]></Node>
<StgValue><ssdm name="rd_clk_in_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:16  %block_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %block_V)

]]></Node>
<StgValue><ssdm name="block_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

]]></Node>
<StgValue><ssdm name="reset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
:19  %zero_load = load i1* @zero, align 1

]]></Node>
<StgValue><ssdm name="zero_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
:20  %max_load = load i16* @max, align 2

]]></Node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="16">
<![CDATA[
:21  %tmp_8 = trunc i16 %max_load to i13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
:22  %read_cnt_load = load i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name="read_cnt_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %reset_read, label %1, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:0  %tmp_1 = icmp slt i16 %read_cnt_load, %max_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1  %or_cond_2 = or i1 %zero_load, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2  br i1 %or_cond_2, label %.critedge._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 0, i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 true, i1* @zero, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %zero_load, label %2, label %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @zero, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp = icmp eq i2 %block_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:2  %storemerge1 = select i1 %tmp, i13 1024, i13 -4096

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %storemerge1_cast_cas = select i1 %tmp, i16 1024, i16 4096

]]></Node>
<StgValue><ssdm name="storemerge1_cast_cas"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %storemerge2_cast_cas = select i1 %tmp, i16 127, i16 511

]]></Node>
<StgValue><ssdm name="storemerge2_cast_cas"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store i16 %storemerge1_cast_cas, i16* @max, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %storemerge2_cast_cas, i16* @trig, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13">
<![CDATA[
.critedge._crit_edge:0  %max_loc_1 = phi i13 [ %tmp_8, %.critedge ], [ %storemerge1, %2 ], [ %tmp_8, %1 ]

]]></Node>
<StgValue><ssdm name="max_loc_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="13">
<![CDATA[
.critedge._crit_edge:1  %max_loc_1_cast = zext i13 %max_loc_1 to i16

]]></Node>
<StgValue><ssdm name="max_loc_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge._crit_edge:2  %tmp_3 = icmp slt i16 %read_cnt_load, %max_loc_1_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge:3  %or_cond1_3 = and i1 %tmp_3, %rd_clk_in_read

]]></Node>
<StgValue><ssdm name="or_cond1_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge._crit_edge:4  br i1 %or_cond1_3, label %_ifconv, label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_7 = add i16 %read_cnt_load, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %tmp_7, i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
:23  %pos_load = load i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name="pos_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:1  %tmp_5 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %mem_out0_addr = getelementptr [512 x i1]* %mem_out0, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out0_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:4  %mem_out1_addr = getelementptr [512 x i1]* %mem_out1, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %mem_out2_addr = getelementptr [512 x i1]* %mem_out2, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out2_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %mem_out3_addr = getelementptr [512 x i1]* %mem_out3, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out3_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %mem_out4_addr = getelementptr [512 x i1]* %mem_out4, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out4_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %mem_out5_addr = getelementptr [512 x i1]* %mem_out5, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out5_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %mem_out6_addr = getelementptr [512 x i1]* %mem_out6, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out6_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %mem_out7_addr = getelementptr [512 x i1]* %mem_out7, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out7_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:36  %trig_load = load i16* @trig, align 2

]]></Node>
<StgValue><ssdm name="trig_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37  %tmp_s = icmp eq i16 %pos_load, %trig_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:38  br i1 %tmp_s, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_6 = add i16 %pos_load, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i16 [ %tmp_6, %5 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %storemerge, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
._crit_edge21:0  %val_assign = phi i16 [ 0, %3 ], [ %tmp_7, %6 ], [ %read_cnt_load, %.critedge._crit_edge ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_read_pos_V), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2 %block_V), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %rd_clk_in), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rd_mux), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out0), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out1), !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out2), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out3), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out4), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out5), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out6), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out7), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @LDPC_Out_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 0, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1">
<![CDATA[
:4  %mux_load = load i1* @mux, align 1

]]></Node>
<StgValue><ssdm name="mux_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_2 = xor i1 %mux_load, true

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 %tmp_2, i1* @mux, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %mem_load = load i16* @mem, align 2

]]></Node>
<StgValue><ssdm name="mem_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:18  %sel_tmp2 = icmp eq i16 %mem_load, 6

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:19  %sel_tmp4 = icmp eq i16 %mem_load, 5

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:20  %sel_tmp6 = icmp eq i16 %mem_load, 4

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %sel_tmp8 = icmp eq i16 %mem_load, 3

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %sel_tmp = icmp eq i16 %mem_load, 2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %sel_tmp1 = icmp eq i16 %mem_load, 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:24  %sel_tmp3 = icmp eq i16 %mem_load, 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:25  %newSel = select i1 %sel_tmp3, i1 %data, i1 %data_1

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %or_cond = or i1 %sel_tmp3, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:27  %newSel1 = select i1 %sel_tmp, i1 %data_2, i1 %data_3

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_cond1 = or i1 %sel_tmp, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:29  %newSel2 = select i1 %sel_tmp6, i1 %data_4, i1 %data_5

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_cond2 = or i1 %sel_tmp6, %sel_tmp4

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:31  %newSel3 = select i1 %sel_tmp2, i1 %data_6, i1 %data_7

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32  %newSel4 = select i1 %or_cond, i1 %newSel, i1 %newSel1

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %or_cond3 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:34  %newSel5 = select i1 %or_cond2, i1 %newSel2, i1 %newSel3

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:35  %data_8 = select i1 %or_cond3, i1 %newSel4, i1 %newSel5

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_4 = add i16 %mem_load, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_4, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %data_out, i1 %data_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge21:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_read_pos_V, i16 %val_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
._crit_edge21:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="132" name="data_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out"/></StgValue>
</port>
<port id="133" name="reset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reset"/></StgValue>
</port>
<port id="134" name="cur_read_pos_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="cur_read_pos_V"/></StgValue>
</port>
<port id="135" name="block_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="block_V"/></StgValue>
</port>
<port id="136" name="rd_clk_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rd_clk_in"/></StgValue>
</port>
<port id="137" name="rd_mux" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rd_mux"/></StgValue>
</port>
<port id="138" name="mem_out0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="mem_out1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="mem_out2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="mem_out3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="mem_out4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="mem_out5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="mem_out6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="mem_out7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_out7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="zero" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="zero"/></StgValue>
</port>
<port id="147" name="max" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="max"/></StgValue>
</port>
<port id="148" name="read_cnt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="read_cnt"/></StgValue>
</port>
<port id="149" name="pos_r" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pos_r"/></StgValue>
</port>
<port id="150" name="trig" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="trig"/></StgValue>
</port>
<port id="151" name="mem" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="152" name="mux" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="154" from="_ssdm_op_Read.ap_auto.i1" to="rd_clk_in_read" fromId="153" toId="4">
</dataflow>
<dataflow id="155" from="rd_clk_in" to="rd_clk_in_read" fromId="136" toId="4">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.i2" to="block_V_read" fromId="156" toId="5">
</dataflow>
<dataflow id="158" from="block_V" to="block_V_read" fromId="135" toId="5">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i1" to="reset_read" fromId="153" toId="6">
</dataflow>
<dataflow id="160" from="reset" to="reset_read" fromId="133" toId="6">
</dataflow>
<dataflow id="161" from="zero" to="zero_load" fromId="146" toId="7">
</dataflow>
<dataflow id="162" from="max" to="max_load" fromId="147" toId="8">
</dataflow>
<dataflow id="163" from="max_load" to="tmp_8" fromId="8" toId="9">
</dataflow>
<dataflow id="164" from="read_cnt" to="read_cnt_load" fromId="148" toId="10">
</dataflow>
<dataflow id="165" from="reset_read" to="StgValue_11" fromId="6" toId="11">
</dataflow>
<dataflow id="166" from="read_cnt_load" to="tmp_1" fromId="10" toId="12">
</dataflow>
<dataflow id="167" from="max_load" to="tmp_1" fromId="8" toId="12">
</dataflow>
<dataflow id="168" from="zero_load" to="or_cond_2" fromId="7" toId="13">
</dataflow>
<dataflow id="169" from="tmp_1" to="or_cond_2" fromId="12" toId="13">
</dataflow>
<dataflow id="170" from="or_cond_2" to="StgValue_14" fromId="13" toId="14">
</dataflow>
<dataflow id="172" from="StgValue_171" to="StgValue_15" fromId="171" toId="15">
</dataflow>
<dataflow id="173" from="read_cnt" to="StgValue_15" fromId="148" toId="15">
</dataflow>
<dataflow id="175" from="StgValue_174" to="StgValue_16" fromId="174" toId="16">
</dataflow>
<dataflow id="176" from="zero" to="StgValue_16" fromId="146" toId="16">
</dataflow>
<dataflow id="177" from="zero_load" to="StgValue_18" fromId="7" toId="18">
</dataflow>
<dataflow id="179" from="StgValue_178" to="StgValue_19" fromId="178" toId="19">
</dataflow>
<dataflow id="180" from="zero" to="StgValue_19" fromId="146" toId="19">
</dataflow>
<dataflow id="181" from="block_V_read" to="tmp" fromId="5" toId="20">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp" fromId="182" toId="20">
</dataflow>
<dataflow id="184" from="tmp" to="storemerge1" fromId="20" toId="21">
</dataflow>
<dataflow id="186" from="StgValue_185" to="storemerge1" fromId="185" toId="21">
</dataflow>
<dataflow id="188" from="StgValue_187" to="storemerge1" fromId="187" toId="21">
</dataflow>
<dataflow id="189" from="tmp" to="storemerge1_cast_cas" fromId="20" toId="22">
</dataflow>
<dataflow id="191" from="StgValue_190" to="storemerge1_cast_cas" fromId="190" toId="22">
</dataflow>
<dataflow id="193" from="StgValue_192" to="storemerge1_cast_cas" fromId="192" toId="22">
</dataflow>
<dataflow id="194" from="tmp" to="storemerge2_cast_cas" fromId="20" toId="23">
</dataflow>
<dataflow id="196" from="StgValue_195" to="storemerge2_cast_cas" fromId="195" toId="23">
</dataflow>
<dataflow id="198" from="StgValue_197" to="storemerge2_cast_cas" fromId="197" toId="23">
</dataflow>
<dataflow id="199" from="storemerge1_cast_cas" to="StgValue_24" fromId="22" toId="24">
</dataflow>
<dataflow id="200" from="max" to="StgValue_24" fromId="147" toId="24">
</dataflow>
<dataflow id="201" from="storemerge2_cast_cas" to="StgValue_25" fromId="23" toId="25">
</dataflow>
<dataflow id="202" from="trig" to="StgValue_25" fromId="150" toId="25">
</dataflow>
<dataflow id="203" from="tmp_8" to="max_loc_1" fromId="9" toId="27">
<condition id="57">
<or_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="StgValue_14" to="max_loc_1" fromId="14" toId="27">
</dataflow>
<dataflow id="205" from="storemerge1" to="max_loc_1" fromId="21" toId="27">
<condition id="58">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_26" to="max_loc_1" fromId="26" toId="27">
</dataflow>
<dataflow id="207" from="tmp_8" to="max_loc_1" fromId="9" toId="27">
<condition id="59">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_18" to="max_loc_1" fromId="18" toId="27">
</dataflow>
<dataflow id="209" from="max_loc_1" to="max_loc_1_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="210" from="read_cnt_load" to="tmp_3" fromId="10" toId="29">
</dataflow>
<dataflow id="211" from="max_loc_1_cast" to="tmp_3" fromId="28" toId="29">
</dataflow>
<dataflow id="212" from="tmp_3" to="or_cond1_3" fromId="29" toId="30">
</dataflow>
<dataflow id="213" from="rd_clk_in_read" to="or_cond1_3" fromId="4" toId="30">
</dataflow>
<dataflow id="214" from="or_cond1_3" to="StgValue_31" fromId="30" toId="31">
</dataflow>
<dataflow id="215" from="read_cnt_load" to="tmp_7" fromId="10" toId="32">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_7" fromId="216" toId="32">
</dataflow>
<dataflow id="218" from="tmp_7" to="StgValue_33" fromId="32" toId="33">
</dataflow>
<dataflow id="219" from="read_cnt" to="StgValue_33" fromId="148" toId="33">
</dataflow>
<dataflow id="220" from="pos_r" to="pos_load" fromId="149" toId="35">
</dataflow>
<dataflow id="221" from="StgValue_171" to="StgValue_36" fromId="171" toId="36">
</dataflow>
<dataflow id="222" from="pos_r" to="StgValue_36" fromId="149" toId="36">
</dataflow>
<dataflow id="223" from="pos_load" to="tmp_5" fromId="35" toId="37">
</dataflow>
<dataflow id="224" from="mem_out0" to="mem_out0_addr" fromId="138" toId="38">
</dataflow>
<dataflow id="226" from="StgValue_225" to="mem_out0_addr" fromId="225" toId="38">
</dataflow>
<dataflow id="227" from="tmp_5" to="mem_out0_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="228" from="mem_out0_addr" to="data" fromId="38" toId="39">
</dataflow>
<dataflow id="229" from="mem_out1" to="mem_out1_addr" fromId="139" toId="40">
</dataflow>
<dataflow id="230" from="StgValue_225" to="mem_out1_addr" fromId="225" toId="40">
</dataflow>
<dataflow id="231" from="tmp_5" to="mem_out1_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="232" from="mem_out1_addr" to="data_1" fromId="40" toId="41">
</dataflow>
<dataflow id="233" from="mem_out2" to="mem_out2_addr" fromId="140" toId="42">
</dataflow>
<dataflow id="234" from="StgValue_225" to="mem_out2_addr" fromId="225" toId="42">
</dataflow>
<dataflow id="235" from="tmp_5" to="mem_out2_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="236" from="mem_out2_addr" to="data_2" fromId="42" toId="43">
</dataflow>
<dataflow id="237" from="mem_out3" to="mem_out3_addr" fromId="141" toId="44">
</dataflow>
<dataflow id="238" from="StgValue_225" to="mem_out3_addr" fromId="225" toId="44">
</dataflow>
<dataflow id="239" from="tmp_5" to="mem_out3_addr" fromId="37" toId="44">
</dataflow>
<dataflow id="240" from="mem_out3_addr" to="data_3" fromId="44" toId="45">
</dataflow>
<dataflow id="241" from="mem_out4" to="mem_out4_addr" fromId="142" toId="46">
</dataflow>
<dataflow id="242" from="StgValue_225" to="mem_out4_addr" fromId="225" toId="46">
</dataflow>
<dataflow id="243" from="tmp_5" to="mem_out4_addr" fromId="37" toId="46">
</dataflow>
<dataflow id="244" from="mem_out4_addr" to="data_4" fromId="46" toId="47">
</dataflow>
<dataflow id="245" from="mem_out5" to="mem_out5_addr" fromId="143" toId="48">
</dataflow>
<dataflow id="246" from="StgValue_225" to="mem_out5_addr" fromId="225" toId="48">
</dataflow>
<dataflow id="247" from="tmp_5" to="mem_out5_addr" fromId="37" toId="48">
</dataflow>
<dataflow id="248" from="mem_out5_addr" to="data_5" fromId="48" toId="49">
</dataflow>
<dataflow id="249" from="mem_out6" to="mem_out6_addr" fromId="144" toId="50">
</dataflow>
<dataflow id="250" from="StgValue_225" to="mem_out6_addr" fromId="225" toId="50">
</dataflow>
<dataflow id="251" from="tmp_5" to="mem_out6_addr" fromId="37" toId="50">
</dataflow>
<dataflow id="252" from="mem_out6_addr" to="data_6" fromId="50" toId="51">
</dataflow>
<dataflow id="253" from="mem_out7" to="mem_out7_addr" fromId="145" toId="52">
</dataflow>
<dataflow id="254" from="StgValue_225" to="mem_out7_addr" fromId="225" toId="52">
</dataflow>
<dataflow id="255" from="tmp_5" to="mem_out7_addr" fromId="37" toId="52">
</dataflow>
<dataflow id="256" from="mem_out7_addr" to="data_7" fromId="52" toId="53">
</dataflow>
<dataflow id="257" from="trig" to="trig_load" fromId="150" toId="54">
</dataflow>
<dataflow id="258" from="pos_load" to="tmp_s" fromId="35" toId="55">
</dataflow>
<dataflow id="259" from="trig_load" to="tmp_s" fromId="54" toId="55">
</dataflow>
<dataflow id="260" from="tmp_s" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="261" from="pos_load" to="tmp_6" fromId="35" toId="57">
</dataflow>
<dataflow id="262" from="StgValue_216" to="tmp_6" fromId="216" toId="57">
</dataflow>
<dataflow id="263" from="tmp_6" to="storemerge" fromId="57" toId="60">
<condition id="60">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="StgValue_58" to="storemerge" fromId="58" toId="60">
</dataflow>
<dataflow id="265" from="StgValue_171" to="storemerge" fromId="171" toId="60">
<condition id="62">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="StgValue_59" to="storemerge" fromId="59" toId="60">
</dataflow>
<dataflow id="267" from="storemerge" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="268" from="pos_r" to="StgValue_61" fromId="149" toId="61">
</dataflow>
<dataflow id="269" from="StgValue_171" to="val_assign" fromId="171" toId="62">
<condition id="64">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="StgValue_17" to="val_assign" fromId="17" toId="62">
</dataflow>
<dataflow id="271" from="tmp_7" to="val_assign" fromId="32" toId="62">
<condition id="66">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="StgValue_34" to="val_assign" fromId="34" toId="62">
</dataflow>
<dataflow id="273" from="read_cnt_load" to="val_assign" fromId="10" toId="62">
<condition id="67">
<or_exp><and_exp><literal name="or_cond1_3" val="0"/>
<literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond1_3" val="0"/>
<literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="StgValue_31" to="val_assign" fromId="31" toId="62">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecBitsMap" to="StgValue_63" fromId="275" toId="63">
</dataflow>
<dataflow id="277" from="data_out" to="StgValue_63" fromId="132" toId="63">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecBitsMap" to="StgValue_64" fromId="275" toId="64">
</dataflow>
<dataflow id="279" from="reset" to="StgValue_64" fromId="133" toId="64">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecBitsMap" to="StgValue_65" fromId="275" toId="65">
</dataflow>
<dataflow id="281" from="cur_read_pos_V" to="StgValue_65" fromId="134" toId="65">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecBitsMap" to="StgValue_66" fromId="275" toId="66">
</dataflow>
<dataflow id="283" from="block_V" to="StgValue_66" fromId="135" toId="66">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecBitsMap" to="StgValue_67" fromId="275" toId="67">
</dataflow>
<dataflow id="285" from="rd_clk_in" to="StgValue_67" fromId="136" toId="67">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecBitsMap" to="StgValue_68" fromId="275" toId="68">
</dataflow>
<dataflow id="287" from="rd_mux" to="StgValue_68" fromId="137" toId="68">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecBitsMap" to="StgValue_69" fromId="275" toId="69">
</dataflow>
<dataflow id="289" from="mem_out0" to="StgValue_69" fromId="138" toId="69">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecBitsMap" to="StgValue_70" fromId="275" toId="70">
</dataflow>
<dataflow id="291" from="mem_out1" to="StgValue_70" fromId="139" toId="70">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecBitsMap" to="StgValue_71" fromId="275" toId="71">
</dataflow>
<dataflow id="293" from="mem_out2" to="StgValue_71" fromId="140" toId="71">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecBitsMap" to="StgValue_72" fromId="275" toId="72">
</dataflow>
<dataflow id="295" from="mem_out3" to="StgValue_72" fromId="141" toId="72">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecBitsMap" to="StgValue_73" fromId="275" toId="73">
</dataflow>
<dataflow id="297" from="mem_out4" to="StgValue_73" fromId="142" toId="73">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecBitsMap" to="StgValue_74" fromId="275" toId="74">
</dataflow>
<dataflow id="299" from="mem_out5" to="StgValue_74" fromId="143" toId="74">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecBitsMap" to="StgValue_75" fromId="275" toId="75">
</dataflow>
<dataflow id="301" from="mem_out6" to="StgValue_75" fromId="144" toId="75">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecBitsMap" to="StgValue_76" fromId="275" toId="76">
</dataflow>
<dataflow id="303" from="mem_out7" to="StgValue_76" fromId="145" toId="76">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecTopModule" to="StgValue_77" fromId="304" toId="77">
</dataflow>
<dataflow id="307" from="LDPC_Out_str" to="StgValue_77" fromId="306" toId="77">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecPipeline" to="StgValue_78" fromId="308" toId="78">
</dataflow>
<dataflow id="311" from="StgValue_310" to="StgValue_78" fromId="310" toId="78">
</dataflow>
<dataflow id="313" from="StgValue_312" to="StgValue_78" fromId="312" toId="78">
</dataflow>
<dataflow id="314" from="StgValue_312" to="StgValue_78" fromId="312" toId="78">
</dataflow>
<dataflow id="315" from="StgValue_225" to="StgValue_78" fromId="225" toId="78">
</dataflow>
<dataflow id="317" from="p_str" to="StgValue_78" fromId="316" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_171" to="StgValue_79" fromId="171" toId="79">
</dataflow>
<dataflow id="319" from="mem" to="StgValue_79" fromId="151" toId="79">
</dataflow>
<dataflow id="320" from="mux" to="mux_load" fromId="152" toId="80">
</dataflow>
<dataflow id="321" from="mux_load" to="tmp_2" fromId="80" toId="81">
</dataflow>
<dataflow id="322" from="StgValue_174" to="tmp_2" fromId="174" toId="81">
</dataflow>
<dataflow id="323" from="tmp_2" to="StgValue_82" fromId="81" toId="82">
</dataflow>
<dataflow id="324" from="mux" to="StgValue_82" fromId="152" toId="82">
</dataflow>
<dataflow id="325" from="mem" to="mem_load" fromId="151" toId="83">
</dataflow>
<dataflow id="326" from="mem_out0_addr" to="data" fromId="38" toId="84">
</dataflow>
<dataflow id="327" from="mem_out1_addr" to="data_1" fromId="40" toId="85">
</dataflow>
<dataflow id="328" from="mem_out2_addr" to="data_2" fromId="42" toId="86">
</dataflow>
<dataflow id="329" from="mem_out3_addr" to="data_3" fromId="44" toId="87">
</dataflow>
<dataflow id="330" from="mem_out4_addr" to="data_4" fromId="46" toId="88">
</dataflow>
<dataflow id="331" from="mem_out5_addr" to="data_5" fromId="48" toId="89">
</dataflow>
<dataflow id="332" from="mem_out6_addr" to="data_6" fromId="50" toId="90">
</dataflow>
<dataflow id="333" from="mem_out7_addr" to="data_7" fromId="52" toId="91">
</dataflow>
<dataflow id="334" from="mem_load" to="sel_tmp2" fromId="83" toId="92">
</dataflow>
<dataflow id="336" from="StgValue_335" to="sel_tmp2" fromId="335" toId="92">
</dataflow>
<dataflow id="337" from="mem_load" to="sel_tmp4" fromId="83" toId="93">
</dataflow>
<dataflow id="339" from="StgValue_338" to="sel_tmp4" fromId="338" toId="93">
</dataflow>
<dataflow id="340" from="mem_load" to="sel_tmp6" fromId="83" toId="94">
</dataflow>
<dataflow id="342" from="StgValue_341" to="sel_tmp6" fromId="341" toId="94">
</dataflow>
<dataflow id="343" from="mem_load" to="sel_tmp8" fromId="83" toId="95">
</dataflow>
<dataflow id="345" from="StgValue_344" to="sel_tmp8" fromId="344" toId="95">
</dataflow>
<dataflow id="346" from="mem_load" to="sel_tmp" fromId="83" toId="96">
</dataflow>
<dataflow id="348" from="StgValue_347" to="sel_tmp" fromId="347" toId="96">
</dataflow>
<dataflow id="349" from="mem_load" to="sel_tmp1" fromId="83" toId="97">
</dataflow>
<dataflow id="350" from="StgValue_216" to="sel_tmp1" fromId="216" toId="97">
</dataflow>
<dataflow id="351" from="mem_load" to="sel_tmp3" fromId="83" toId="98">
</dataflow>
<dataflow id="352" from="StgValue_171" to="sel_tmp3" fromId="171" toId="98">
</dataflow>
<dataflow id="353" from="sel_tmp3" to="newSel" fromId="98" toId="99">
</dataflow>
<dataflow id="354" from="data" to="newSel" fromId="84" toId="99">
</dataflow>
<dataflow id="355" from="data_1" to="newSel" fromId="85" toId="99">
</dataflow>
<dataflow id="356" from="sel_tmp3" to="or_cond" fromId="98" toId="100">
</dataflow>
<dataflow id="357" from="sel_tmp1" to="or_cond" fromId="97" toId="100">
</dataflow>
<dataflow id="358" from="sel_tmp" to="newSel1" fromId="96" toId="101">
</dataflow>
<dataflow id="359" from="data_2" to="newSel1" fromId="86" toId="101">
</dataflow>
<dataflow id="360" from="data_3" to="newSel1" fromId="87" toId="101">
</dataflow>
<dataflow id="361" from="sel_tmp" to="or_cond1" fromId="96" toId="102">
</dataflow>
<dataflow id="362" from="sel_tmp8" to="or_cond1" fromId="95" toId="102">
</dataflow>
<dataflow id="363" from="sel_tmp6" to="newSel2" fromId="94" toId="103">
</dataflow>
<dataflow id="364" from="data_4" to="newSel2" fromId="88" toId="103">
</dataflow>
<dataflow id="365" from="data_5" to="newSel2" fromId="89" toId="103">
</dataflow>
<dataflow id="366" from="sel_tmp6" to="or_cond2" fromId="94" toId="104">
</dataflow>
<dataflow id="367" from="sel_tmp4" to="or_cond2" fromId="93" toId="104">
</dataflow>
<dataflow id="368" from="sel_tmp2" to="newSel3" fromId="92" toId="105">
</dataflow>
<dataflow id="369" from="data_6" to="newSel3" fromId="90" toId="105">
</dataflow>
<dataflow id="370" from="data_7" to="newSel3" fromId="91" toId="105">
</dataflow>
<dataflow id="371" from="or_cond" to="newSel4" fromId="100" toId="106">
</dataflow>
<dataflow id="372" from="newSel" to="newSel4" fromId="99" toId="106">
</dataflow>
<dataflow id="373" from="newSel1" to="newSel4" fromId="101" toId="106">
</dataflow>
<dataflow id="374" from="or_cond" to="or_cond3" fromId="100" toId="107">
</dataflow>
<dataflow id="375" from="or_cond1" to="or_cond3" fromId="102" toId="107">
</dataflow>
<dataflow id="376" from="or_cond2" to="newSel5" fromId="104" toId="108">
</dataflow>
<dataflow id="377" from="newSel2" to="newSel5" fromId="103" toId="108">
</dataflow>
<dataflow id="378" from="newSel3" to="newSel5" fromId="105" toId="108">
</dataflow>
<dataflow id="379" from="or_cond3" to="data_8" fromId="107" toId="109">
</dataflow>
<dataflow id="380" from="newSel4" to="data_8" fromId="106" toId="109">
</dataflow>
<dataflow id="381" from="newSel5" to="data_8" fromId="108" toId="109">
</dataflow>
<dataflow id="382" from="mem_load" to="tmp_4" fromId="83" toId="110">
</dataflow>
<dataflow id="383" from="StgValue_216" to="tmp_4" fromId="216" toId="110">
</dataflow>
<dataflow id="384" from="tmp_4" to="StgValue_111" fromId="110" toId="111">
</dataflow>
<dataflow id="385" from="mem" to="StgValue_111" fromId="151" toId="111">
</dataflow>
<dataflow id="387" from="_ssdm_op_Write.ap_auto.i1P" to="StgValue_112" fromId="386" toId="112">
</dataflow>
<dataflow id="388" from="data_out" to="StgValue_112" fromId="132" toId="112">
</dataflow>
<dataflow id="389" from="data_8" to="StgValue_112" fromId="109" toId="112">
</dataflow>
<dataflow id="391" from="_ssdm_op_Write.ap_auto.i16P" to="StgValue_113" fromId="390" toId="113">
</dataflow>
<dataflow id="392" from="cur_read_pos_V" to="StgValue_113" fromId="134" toId="113">
</dataflow>
<dataflow id="393" from="val_assign" to="StgValue_113" fromId="62" toId="113">
</dataflow>
<dataflow id="394" from="reset_read" to="StgValue_1" fromId="6" toId="1">
</dataflow>
<dataflow id="395" from="or_cond_2" to="StgValue_1" fromId="13" toId="1">
</dataflow>
<dataflow id="396" from="zero_load" to="StgValue_1" fromId="7" toId="1">
</dataflow>
<dataflow id="397" from="or_cond1_3" to="StgValue_1" fromId="30" toId="1">
</dataflow>
<dataflow id="398" from="reset_read" to="StgValue_2" fromId="6" toId="2">
</dataflow>
<dataflow id="399" from="or_cond_2" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="400" from="or_cond1_3" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="401" from="tmp_s" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="402" from="reset_read" to="StgValue_3" fromId="6" toId="3">
</dataflow>
<dataflow id="403" from="or_cond_2" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="404" from="or_cond1_3" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="405" from="tmp_s" to="StgValue_3" fromId="55" toId="3">
</dataflow>
</dataflows>


</stg>
