Cortex_M4/NVIC/NVIC_ISER0:0x8003c000
Cortex_M4/NVIC/NVIC_ISER0/SETENA:0x8003c000
Cortex_M4/NVIC/NVIC_ISER1:0x7
Cortex_M4/NVIC/NVIC_ISER1/SETENA:0x7
Cortex_M4/NVIC/NVIC_ISER2:0x0
Cortex_M4/NVIC/NVIC_ISER2/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER3:0x0
Cortex_M4/NVIC/NVIC_ISER3/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER4:0x0
Cortex_M4/NVIC/NVIC_ISER4/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER5:0x0
Cortex_M4/NVIC/NVIC_ISER5/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER6:0x0
Cortex_M4/NVIC/NVIC_ISER6/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER7:0x0
Cortex_M4/NVIC/NVIC_ISER7/SETENA:0x0
Cortex_M4/NVIC/NVIC_ICER0:0x8003c000
Cortex_M4/NVIC/NVIC_ICER0/CLRENA:0x8003c000
Cortex_M4/NVIC/NVIC_ICER1:0x7
Cortex_M4/NVIC/NVIC_ICER1/CLRENA:0x7
Cortex_M4/NVIC/NVIC_ICER2:0x0
Cortex_M4/NVIC/NVIC_ICER2/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER3:0x0
Cortex_M4/NVIC/NVIC_ICER3/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER4:0x0
Cortex_M4/NVIC/NVIC_ICER4/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER5:0x0
Cortex_M4/NVIC/NVIC_ICER5/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER6:0x0
Cortex_M4/NVIC/NVIC_ICER6/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER7:0x0
Cortex_M4/NVIC/NVIC_ICER7/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ISPR0:0x0
Cortex_M4/NVIC/NVIC_ISPR0/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR1:0x0
Cortex_M4/NVIC/NVIC_ISPR1/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR2:0x0
Cortex_M4/NVIC/NVIC_ISPR2/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR3:0x0
Cortex_M4/NVIC/NVIC_ISPR3/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR4:0x0
Cortex_M4/NVIC/NVIC_ISPR4/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR5:0x0
Cortex_M4/NVIC/NVIC_ISPR5/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR6:0x0
Cortex_M4/NVIC/NVIC_ISPR6/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR7:0x0
Cortex_M4/NVIC/NVIC_ISPR7/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR0:0x0
Cortex_M4/NVIC/NVIC_ICPR0/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR1:0x0
Cortex_M4/NVIC/NVIC_ICPR1/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR2:0x0
Cortex_M4/NVIC/NVIC_ICPR2/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR3:0x0
Cortex_M4/NVIC/NVIC_ICPR3/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR4:0x0
Cortex_M4/NVIC/NVIC_ICPR4/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR5:0x0
Cortex_M4/NVIC/NVIC_ICPR5/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR6:0x0
Cortex_M4/NVIC/NVIC_ICPR6/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR7:0x0
Cortex_M4/NVIC/NVIC_ICPR7/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_IABR0:0x0
Cortex_M4/NVIC/NVIC_IABR0/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR1:0x0
Cortex_M4/NVIC/NVIC_IABR1/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR2:0x0
Cortex_M4/NVIC/NVIC_IABR2/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR3:0x0
Cortex_M4/NVIC/NVIC_IABR3/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR4:0x0
Cortex_M4/NVIC/NVIC_IABR4/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR5:0x0
Cortex_M4/NVIC/NVIC_IABR5/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR6:0x0
Cortex_M4/NVIC/NVIC_IABR6/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR7:0x0
Cortex_M4/NVIC/NVIC_IABR7/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IPR0:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR1:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR2:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR3:0x10100000
Cortex_M4/NVIC/NVIC_IPR3/PRI_N3:0x10
Cortex_M4/NVIC/NVIC_IPR3/PRI_N2:0x10
Cortex_M4/NVIC/NVIC_IPR3/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR3/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR4:0x1010
Cortex_M4/NVIC/NVIC_IPR4/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N1:0x10
Cortex_M4/NVIC/NVIC_IPR4/PRI_N0:0x10
Cortex_M4/NVIC/NVIC_IPR5:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR6:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR7:0x30000000
Cortex_M4/NVIC/NVIC_IPR7/PRI_N3:0x30
Cortex_M4/NVIC/NVIC_IPR7/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR8:0x203020
Cortex_M4/NVIC/NVIC_IPR8/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR8/PRI_N2:0x20
Cortex_M4/NVIC/NVIC_IPR8/PRI_N1:0x30
Cortex_M4/NVIC/NVIC_IPR8/PRI_N0:0x20
Cortex_M4/NVIC/NVIC_IPR9:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR10:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR11:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR12:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR13:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR14:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR15:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR16:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR17:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR18:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR19:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR20:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR21:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR22:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR23:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR24:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR25:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR26:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR27:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR28:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR29:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR30:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR31:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR32:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR33:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR34:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR35:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR36:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR37:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR38:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR39:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR40:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR41:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR42:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR43:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR44:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR45:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR46:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR47:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR48:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR49:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR50:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR51:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR52:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR53:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR54:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR55:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR56:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR57:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR58:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR59:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N0:0x0
Cortex_M4/NVIC_STIR/STIR:null
Cortex_M4/NVIC_STIR/STIR/INTID:null
STM32L4x6/DMA1/ISR:0x0
STM32L4x6/DMA1/ISR/TEIF7:0x0
STM32L4x6/DMA1/ISR/HTIF7:0x0
STM32L4x6/DMA1/ISR/TCIF7:0x0
STM32L4x6/DMA1/ISR/GIF7:0x0
STM32L4x6/DMA1/ISR/TEIF6:0x0
STM32L4x6/DMA1/ISR/HTIF6:0x0
STM32L4x6/DMA1/ISR/TCIF6:0x0
STM32L4x6/DMA1/ISR/GIF6:0x0
STM32L4x6/DMA1/ISR/TEIF5:0x0
STM32L4x6/DMA1/ISR/HTIF5:0x0
STM32L4x6/DMA1/ISR/TCIF5:0x0
STM32L4x6/DMA1/ISR/GIF5:0x0
STM32L4x6/DMA1/ISR/TEIF4:0x0
STM32L4x6/DMA1/ISR/HTIF4:0x0
STM32L4x6/DMA1/ISR/TCIF4:0x0
STM32L4x6/DMA1/ISR/GIF4:0x0
STM32L4x6/DMA1/ISR/TEIF3:0x0
STM32L4x6/DMA1/ISR/HTIF3:0x0
STM32L4x6/DMA1/ISR/TCIF3:0x0
STM32L4x6/DMA1/ISR/GIF3:0x0
STM32L4x6/DMA1/ISR/TEIF2:0x0
STM32L4x6/DMA1/ISR/HTIF2:0x0
STM32L4x6/DMA1/ISR/TCIF2:0x0
STM32L4x6/DMA1/ISR/GIF2:0x0
STM32L4x6/DMA1/ISR/TEIF1:0x0
STM32L4x6/DMA1/ISR/HTIF1:0x0
STM32L4x6/DMA1/ISR/TCIF1:0x0
STM32L4x6/DMA1/ISR/GIF1:0x0
STM32L4x6/DMA1/IFCR:null
STM32L4x6/DMA1/IFCR/CTEIF7:null
STM32L4x6/DMA1/IFCR/CHTIF7:null
STM32L4x6/DMA1/IFCR/CTCIF7:null
STM32L4x6/DMA1/IFCR/CGIF7:null
STM32L4x6/DMA1/IFCR/CTEIF6:null
STM32L4x6/DMA1/IFCR/CHTIF6:null
STM32L4x6/DMA1/IFCR/CTCIF6:null
STM32L4x6/DMA1/IFCR/CGIF6:null
STM32L4x6/DMA1/IFCR/CTEIF5:null
STM32L4x6/DMA1/IFCR/CHTIF5:null
STM32L4x6/DMA1/IFCR/CTCIF5:null
STM32L4x6/DMA1/IFCR/CGIF5:null
STM32L4x6/DMA1/IFCR/CTEIF4:null
STM32L4x6/DMA1/IFCR/CHTIF4:null
STM32L4x6/DMA1/IFCR/CTCIF4:null
STM32L4x6/DMA1/IFCR/CGIF4:null
STM32L4x6/DMA1/IFCR/CTEIF3:null
STM32L4x6/DMA1/IFCR/CHTIF3:null
STM32L4x6/DMA1/IFCR/CTCIF3:null
STM32L4x6/DMA1/IFCR/CGIF3:null
STM32L4x6/DMA1/IFCR/CTEIF2:null
STM32L4x6/DMA1/IFCR/CHTIF2:null
STM32L4x6/DMA1/IFCR/CTCIF2:null
STM32L4x6/DMA1/IFCR/CGIF2:null
STM32L4x6/DMA1/IFCR/CTEIF1:null
STM32L4x6/DMA1/IFCR/CHTIF1:null
STM32L4x6/DMA1/IFCR/CTCIF1:null
STM32L4x6/DMA1/IFCR/CGIF1:null
STM32L4x6/DMA1/CCR1:0x0
STM32L4x6/DMA1/CCR1/MEM2MEM:0x0
STM32L4x6/DMA1/CCR1/PL:0x0
STM32L4x6/DMA1/CCR1/MSIZE:0x0
STM32L4x6/DMA1/CCR1/PSIZE:0x0
STM32L4x6/DMA1/CCR1/MINC:0x0
STM32L4x6/DMA1/CCR1/PINC:0x0
STM32L4x6/DMA1/CCR1/CIRC:0x0
STM32L4x6/DMA1/CCR1/DIR:0x0
STM32L4x6/DMA1/CCR1/TEIE:0x0
STM32L4x6/DMA1/CCR1/HTIE:0x0
STM32L4x6/DMA1/CCR1/TCIE:0x0
STM32L4x6/DMA1/CCR1/EN:0x0
STM32L4x6/DMA1/CNDTR1:0x0
STM32L4x6/DMA1/CNDTR1/NDT:0x0
STM32L4x6/DMA1/CPAR1:0x0
STM32L4x6/DMA1/CPAR1/PA:0x0
STM32L4x6/DMA1/CMAR1:0x0
STM32L4x6/DMA1/CMAR1/MA:0x0
STM32L4x6/DMA1/CCR2:0x0
STM32L4x6/DMA1/CCR2/MEM2MEM:0x0
STM32L4x6/DMA1/CCR2/PL:0x0
STM32L4x6/DMA1/CCR2/MSIZE:0x0
STM32L4x6/DMA1/CCR2/PSIZE:0x0
STM32L4x6/DMA1/CCR2/MINC:0x0
STM32L4x6/DMA1/CCR2/PINC:0x0
STM32L4x6/DMA1/CCR2/CIRC:0x0
STM32L4x6/DMA1/CCR2/DIR:0x0
STM32L4x6/DMA1/CCR2/TEIE:0x0
STM32L4x6/DMA1/CCR2/HTIE:0x0
STM32L4x6/DMA1/CCR2/TCIE:0x0
STM32L4x6/DMA1/CCR2/EN:0x0
STM32L4x6/DMA1/CNDTR2:0x0
STM32L4x6/DMA1/CNDTR2/NDT:0x0
STM32L4x6/DMA1/CPAR2:0x0
STM32L4x6/DMA1/CPAR2/PA:0x0
STM32L4x6/DMA1/CMAR2:0x0
STM32L4x6/DMA1/CMAR2/MA:0x0
STM32L4x6/DMA1/CCR3:0x0
STM32L4x6/DMA1/CCR3/MEM2MEM:0x0
STM32L4x6/DMA1/CCR3/PL:0x0
STM32L4x6/DMA1/CCR3/MSIZE:0x0
STM32L4x6/DMA1/CCR3/PSIZE:0x0
STM32L4x6/DMA1/CCR3/MINC:0x0
STM32L4x6/DMA1/CCR3/PINC:0x0
STM32L4x6/DMA1/CCR3/CIRC:0x0
STM32L4x6/DMA1/CCR3/DIR:0x0
STM32L4x6/DMA1/CCR3/TEIE:0x0
STM32L4x6/DMA1/CCR3/HTIE:0x0
STM32L4x6/DMA1/CCR3/TCIE:0x0
STM32L4x6/DMA1/CCR3/EN:0x0
STM32L4x6/DMA1/CNDTR3:0x0
STM32L4x6/DMA1/CNDTR3/NDT:0x0
STM32L4x6/DMA1/CPAR3:0x0
STM32L4x6/DMA1/CPAR3/PA:0x0
STM32L4x6/DMA1/CMAR3:0x0
STM32L4x6/DMA1/CMAR3/MA:0x0
STM32L4x6/DMA1/CCR4:0x1093
STM32L4x6/DMA1/CCR4/MEM2MEM:0x0
STM32L4x6/DMA1/CCR4/PL:0x1
STM32L4x6/DMA1/CCR4/MSIZE:0x0
STM32L4x6/DMA1/CCR4/PSIZE:0x0
STM32L4x6/DMA1/CCR4/MINC:0x1
STM32L4x6/DMA1/CCR4/PINC:0x0
STM32L4x6/DMA1/CCR4/CIRC:0x0
STM32L4x6/DMA1/CCR4/DIR:0x1
STM32L4x6/DMA1/CCR4/TEIE:0x0
STM32L4x6/DMA1/CCR4/HTIE:0x0
STM32L4x6/DMA1/CCR4/TCIE:0x1
STM32L4x6/DMA1/CCR4/EN:0x1
STM32L4x6/DMA1/CNDTR4:0x20
STM32L4x6/DMA1/CNDTR4/NDT:0x20
STM32L4x6/DMA1/CPAR4:0x40005828
STM32L4x6/DMA1/CPAR4/PA:0x40005828
STM32L4x6/DMA1/CMAR4:0x20000020
STM32L4x6/DMA1/CMAR4/MA:0x20000020
STM32L4x6/DMA1/CCR5:0x1083
STM32L4x6/DMA1/CCR5/MEM2MEM:0x0
STM32L4x6/DMA1/CCR5/PL:0x1
STM32L4x6/DMA1/CCR5/MSIZE:0x0
STM32L4x6/DMA1/CCR5/PSIZE:0x0
STM32L4x6/DMA1/CCR5/MINC:0x1
STM32L4x6/DMA1/CCR5/PINC:0x0
STM32L4x6/DMA1/CCR5/CIRC:0x0
STM32L4x6/DMA1/CCR5/DIR:0x0
STM32L4x6/DMA1/CCR5/TEIE:0x0
STM32L4x6/DMA1/CCR5/HTIE:0x0
STM32L4x6/DMA1/CCR5/TCIE:0x1
STM32L4x6/DMA1/CCR5/EN:0x1
STM32L4x6/DMA1/CNDTR5:0x20
STM32L4x6/DMA1/CNDTR5/NDT:0x20
STM32L4x6/DMA1/CPAR5:0x40005824
STM32L4x6/DMA1/CPAR5/PA:0x40005824
STM32L4x6/DMA1/CMAR5:0x20000088
STM32L4x6/DMA1/CMAR5/MA:0x20000088
STM32L4x6/DMA1/CCR6:0x2093
STM32L4x6/DMA1/CCR6/MEM2MEM:0x0
STM32L4x6/DMA1/CCR6/PL:0x2
STM32L4x6/DMA1/CCR6/MSIZE:0x0
STM32L4x6/DMA1/CCR6/PSIZE:0x0
STM32L4x6/DMA1/CCR6/MINC:0x1
STM32L4x6/DMA1/CCR6/PINC:0x0
STM32L4x6/DMA1/CCR6/CIRC:0x0
STM32L4x6/DMA1/CCR6/DIR:0x1
STM32L4x6/DMA1/CCR6/TEIE:0x0
STM32L4x6/DMA1/CCR6/HTIE:0x0
STM32L4x6/DMA1/CCR6/TCIE:0x1
STM32L4x6/DMA1/CCR6/EN:0x1
STM32L4x6/DMA1/CNDTR6:0x17
STM32L4x6/DMA1/CNDTR6/NDT:0x17
STM32L4x6/DMA1/CPAR6:0x40005428
STM32L4x6/DMA1/CPAR6/PA:0x40005428
STM32L4x6/DMA1/CMAR6:0x20000000
STM32L4x6/DMA1/CMAR6/MA:0x20000000
STM32L4x6/DMA1/CCR7:0x2080
STM32L4x6/DMA1/CCR7/MEM2MEM:0x0
STM32L4x6/DMA1/CCR7/PL:0x2
STM32L4x6/DMA1/CCR7/MSIZE:0x0
STM32L4x6/DMA1/CCR7/PSIZE:0x0
STM32L4x6/DMA1/CCR7/MINC:0x1
STM32L4x6/DMA1/CCR7/PINC:0x0
STM32L4x6/DMA1/CCR7/CIRC:0x0
STM32L4x6/DMA1/CCR7/DIR:0x0
STM32L4x6/DMA1/CCR7/TEIE:0x0
STM32L4x6/DMA1/CCR7/HTIE:0x0
STM32L4x6/DMA1/CCR7/TCIE:0x0
STM32L4x6/DMA1/CCR7/EN:0x0
STM32L4x6/DMA1/CNDTR7:0x0
STM32L4x6/DMA1/CNDTR7/NDT:0x0
STM32L4x6/DMA1/CPAR7:0x0
STM32L4x6/DMA1/CPAR7/PA:0x0
STM32L4x6/DMA1/CMAR7:0x0
STM32L4x6/DMA1/CMAR7/MA:0x0
STM32L4x6/DMA1/CSELR:0x3333000
STM32L4x6/DMA1/CSELR/C7S:0x3
STM32L4x6/DMA1/CSELR/C6S:0x3
STM32L4x6/DMA1/CSELR/C5S:0x3
STM32L4x6/DMA1/CSELR/C4S:0x3
STM32L4x6/DMA1/CSELR/C3S:0x0
STM32L4x6/DMA1/CSELR/C2S:0x0
STM32L4x6/DMA1/CSELR/C1S:0x0
STM32L4x6/I2C1/CR1:0x4001
STM32L4x6/I2C1/CR1/PE:0x1
STM32L4x6/I2C1/CR1/TXIE:0x0
STM32L4x6/I2C1/CR1/RXIE:0x0
STM32L4x6/I2C1/CR1/ADDRIE:0x0
STM32L4x6/I2C1/CR1/NACKIE:0x0
STM32L4x6/I2C1/CR1/STOPIE:0x0
STM32L4x6/I2C1/CR1/TCIE:0x0
STM32L4x6/I2C1/CR1/ERRIE:0x0
STM32L4x6/I2C1/CR1/DNF:0x0
STM32L4x6/I2C1/CR1/ANFOFF:0x0
STM32L4x6/I2C1/CR1/TXDMAEN:0x1
STM32L4x6/I2C1/CR1/RXDMAEN:0x0
STM32L4x6/I2C1/CR1/SBC:0x0
STM32L4x6/I2C1/CR1/NOSTRETCH:0x0
STM32L4x6/I2C1/CR1/WUPEN:0x0
STM32L4x6/I2C1/CR1/GCEN:0x0
STM32L4x6/I2C1/CR1/SMBHEN:0x0
STM32L4x6/I2C1/CR1/SMBDEN:0x0
STM32L4x6/I2C1/CR1/ALERTEN:0x0
STM32L4x6/I2C1/CR1/PECEN:0x0
STM32L4x6/I2C1/CR2:0x2172050
STM32L4x6/I2C1/CR2/PECBYTE:0x0
STM32L4x6/I2C1/CR2/AUTOEND:0x1
STM32L4x6/I2C1/CR2/RELOAD:0x0
STM32L4x6/I2C1/CR2/NBYTES:0x17
STM32L4x6/I2C1/CR2/NACK:0x0
STM32L4x6/I2C1/CR2/STOP:0x0
STM32L4x6/I2C1/CR2/START:0x1
STM32L4x6/I2C1/CR2/HEAD10R:0x0
STM32L4x6/I2C1/CR2/ADD10:0x0
STM32L4x6/I2C1/CR2/RD_WRN:0x0
STM32L4x6/I2C1/CR2/SADD:0x50
STM32L4x6/I2C1/OAR1:0x0
STM32L4x6/I2C1/OAR1/OA1:0x0
STM32L4x6/I2C1/OAR1/OA1MODE:0x0
STM32L4x6/I2C1/OAR1/OA1EN:0x0
STM32L4x6/I2C1/OAR2:0x0
STM32L4x6/I2C1/OAR2/OA2:0x0
STM32L4x6/I2C1/OAR2/OA2MSK:0x0
STM32L4x6/I2C1/OAR2/OA2EN:0x0
STM32L4x6/I2C1/TIMINGR:0xd09be3
STM32L4x6/I2C1/TIMINGR/SCLL:0xe3
STM32L4x6/I2C1/TIMINGR/SCLH:0x9b
STM32L4x6/I2C1/TIMINGR/SDADEL:0x0
STM32L4x6/I2C1/TIMINGR/SCLDEL:0xd
STM32L4x6/I2C1/TIMINGR/PRESC:0x0
STM32L4x6/I2C1/TIMEOUTR:0x0
STM32L4x6/I2C1/TIMEOUTR/TIMEOUTA:0x0
STM32L4x6/I2C1/TIMEOUTR/TIDLE:0x0
STM32L4x6/I2C1/TIMEOUTR/TIMOUTEN:0x0
STM32L4x6/I2C1/TIMEOUTR/TIMEOUTB:0x0
STM32L4x6/I2C1/TIMEOUTR/TEXTEN:0x0
STM32L4x6/I2C1/ISR:0x8001
STM32L4x6/I2C1/ISR/ADDCODE:0x0
STM32L4x6/I2C1/ISR/DIR:0x0
STM32L4x6/I2C1/ISR/BUSY:0x1
STM32L4x6/I2C1/ISR/ALERT:0x0
STM32L4x6/I2C1/ISR/TIMEOUT:0x0
STM32L4x6/I2C1/ISR/PECERR:0x0
STM32L4x6/I2C1/ISR/OVR:0x0
STM32L4x6/I2C1/ISR/ARLO:0x0
STM32L4x6/I2C1/ISR/BERR:0x0
STM32L4x6/I2C1/ISR/TCR:0x0
STM32L4x6/I2C1/ISR/TC:0x0
STM32L4x6/I2C1/ISR/STOPF:0x0
STM32L4x6/I2C1/ISR/NACKF:0x0
STM32L4x6/I2C1/ISR/ADDR:0x0
STM32L4x6/I2C1/ISR/RXNE:0x0
STM32L4x6/I2C1/ISR/TXIS:0x0
STM32L4x6/I2C1/ISR/TXE:0x1
STM32L4x6/I2C1/ICR:null
STM32L4x6/I2C1/ICR/ALERTCF:null
STM32L4x6/I2C1/ICR/TIMOUTCF:null
STM32L4x6/I2C1/ICR/PECCF:null
STM32L4x6/I2C1/ICR/OVRCF:null
STM32L4x6/I2C1/ICR/ARLOCF:null
STM32L4x6/I2C1/ICR/BERRCF:null
STM32L4x6/I2C1/ICR/STOPCF:null
STM32L4x6/I2C1/ICR/NACKCF:null
STM32L4x6/I2C1/ICR/ADDRCF:null
STM32L4x6/I2C1/PECR:0x0
STM32L4x6/I2C1/PECR/PEC:0x0
STM32L4x6/I2C1/RXDR:0x0
STM32L4x6/I2C1/RXDR/RXDATA:0x0
STM32L4x6/I2C1/TXDR:0x0
STM32L4x6/I2C1/TXDR/TXDATA:0x0
STM32L4x6/I2C2/CR1:0xc009
STM32L4x6/I2C2/CR1/PE:0x1
STM32L4x6/I2C2/CR1/TXIE:0x0
STM32L4x6/I2C2/CR1/RXIE:0x0
STM32L4x6/I2C2/CR1/ADDRIE:0x1
STM32L4x6/I2C2/CR1/NACKIE:0x0
STM32L4x6/I2C2/CR1/STOPIE:0x0
STM32L4x6/I2C2/CR1/TCIE:0x0
STM32L4x6/I2C2/CR1/ERRIE:0x0
STM32L4x6/I2C2/CR1/DNF:0x0
STM32L4x6/I2C2/CR1/ANFOFF:0x0
STM32L4x6/I2C2/CR1/TXDMAEN:0x1
STM32L4x6/I2C2/CR1/RXDMAEN:0x1
STM32L4x6/I2C2/CR1/SBC:0x0
STM32L4x6/I2C2/CR1/NOSTRETCH:0x0
STM32L4x6/I2C2/CR1/WUPEN:0x0
STM32L4x6/I2C2/CR1/GCEN:0x0
STM32L4x6/I2C2/CR1/SMBHEN:0x0
STM32L4x6/I2C2/CR1/SMBDEN:0x0
STM32L4x6/I2C2/CR1/ALERTEN:0x0
STM32L4x6/I2C2/CR1/PECEN:0x0
STM32L4x6/I2C2/CR2:0x2000000
STM32L4x6/I2C2/CR2/PECBYTE:0x0
STM32L4x6/I2C2/CR2/AUTOEND:0x1
STM32L4x6/I2C2/CR2/RELOAD:0x0
STM32L4x6/I2C2/CR2/NBYTES:0x0
STM32L4x6/I2C2/CR2/NACK:0x0
STM32L4x6/I2C2/CR2/STOP:0x0
STM32L4x6/I2C2/CR2/START:0x0
STM32L4x6/I2C2/CR2/HEAD10R:0x0
STM32L4x6/I2C2/CR2/ADD10:0x0
STM32L4x6/I2C2/CR2/RD_WRN:0x0
STM32L4x6/I2C2/CR2/SADD:0x0
STM32L4x6/I2C2/OAR1:0x8050
STM32L4x6/I2C2/OAR1/OA1:0x50
STM32L4x6/I2C2/OAR1/OA1MODE:0x0
STM32L4x6/I2C2/OAR1/OA1EN:0x1
STM32L4x6/I2C2/OAR2:0x0
STM32L4x6/I2C2/OAR2/OA2:0x0
STM32L4x6/I2C2/OAR2/OA2MSK:0x0
STM32L4x6/I2C2/OAR2/OA2EN:0x0
STM32L4x6/I2C2/TIMINGR:0xd09be3
STM32L4x6/I2C2/TIMINGR/SCLL:0xe3
STM32L4x6/I2C2/TIMINGR/SCLH:0x9b
STM32L4x6/I2C2/TIMINGR/SDADEL:0x0
STM32L4x6/I2C2/TIMINGR/SCLDEL:0xd
STM32L4x6/I2C2/TIMINGR/PRESC:0x0
STM32L4x6/I2C2/TIMEOUTR:0x0
STM32L4x6/I2C2/TIMEOUTR/TIMEOUTA:0x0
STM32L4x6/I2C2/TIMEOUTR/TIDLE:0x0
STM32L4x6/I2C2/TIMEOUTR/TIMOUTEN:0x0
STM32L4x6/I2C2/TIMEOUTR/TIMEOUTB:0x0
STM32L4x6/I2C2/TIMEOUTR/TEXTEN:0x0
STM32L4x6/I2C2/ISR:0x1
STM32L4x6/I2C2/ISR/ADDCODE:0x0
STM32L4x6/I2C2/ISR/DIR:0x0
STM32L4x6/I2C2/ISR/BUSY:0x0
STM32L4x6/I2C2/ISR/ALERT:0x0
STM32L4x6/I2C2/ISR/TIMEOUT:0x0
STM32L4x6/I2C2/ISR/PECERR:0x0
STM32L4x6/I2C2/ISR/OVR:0x0
STM32L4x6/I2C2/ISR/ARLO:0x0
STM32L4x6/I2C2/ISR/BERR:0x0
STM32L4x6/I2C2/ISR/TCR:0x0
STM32L4x6/I2C2/ISR/TC:0x0
STM32L4x6/I2C2/ISR/STOPF:0x0
STM32L4x6/I2C2/ISR/NACKF:0x0
STM32L4x6/I2C2/ISR/ADDR:0x0
STM32L4x6/I2C2/ISR/RXNE:0x0
STM32L4x6/I2C2/ISR/TXIS:0x0
STM32L4x6/I2C2/ISR/TXE:0x1
STM32L4x6/I2C2/ICR:null
STM32L4x6/I2C2/ICR/ALERTCF:null
STM32L4x6/I2C2/ICR/TIMOUTCF:null
STM32L4x6/I2C2/ICR/PECCF:null
STM32L4x6/I2C2/ICR/OVRCF:null
STM32L4x6/I2C2/ICR/ARLOCF:null
STM32L4x6/I2C2/ICR/BERRCF:null
STM32L4x6/I2C2/ICR/STOPCF:null
STM32L4x6/I2C2/ICR/NACKCF:null
STM32L4x6/I2C2/ICR/ADDRCF:null
STM32L4x6/I2C2/PECR:0x0
STM32L4x6/I2C2/PECR/PEC:0x0
STM32L4x6/I2C2/RXDR:0x0
STM32L4x6/I2C2/RXDR/RXDATA:0x0
STM32L4x6/I2C2/TXDR:0x0
STM32L4x6/I2C2/TXDR/TXDATA:0x0
STM32L4x6/GPIOB/MODER:0xdfaafebf
STM32L4x6/GPIOB/MODER/MODER15:0x3
STM32L4x6/GPIOB/MODER/MODER14:0x1
STM32L4x6/GPIOB/MODER/MODER13:0x3
STM32L4x6/GPIOB/MODER/MODER12:0x3
STM32L4x6/GPIOB/MODER/MODER11:0x2
STM32L4x6/GPIOB/MODER/MODER10:0x2
STM32L4x6/GPIOB/MODER/MODER9:0x2
STM32L4x6/GPIOB/MODER/MODER8:0x2
STM32L4x6/GPIOB/MODER/MODER7:0x3
STM32L4x6/GPIOB/MODER/MODER6:0x3
STM32L4x6/GPIOB/MODER/MODER5:0x3
STM32L4x6/GPIOB/MODER/MODER4:0x2
STM32L4x6/GPIOB/MODER/MODER3:0x2
STM32L4x6/GPIOB/MODER/MODER2:0x3
STM32L4x6/GPIOB/MODER/MODER1:0x3
STM32L4x6/GPIOB/MODER/MODER0:0x3
STM32L4x6/GPIOB/OTYPER:0xf00
STM32L4x6/GPIOB/OTYPER/OT15:0x0
STM32L4x6/GPIOB/OTYPER/OT14:0x0
STM32L4x6/GPIOB/OTYPER/OT13:0x0
STM32L4x6/GPIOB/OTYPER/OT12:0x0
STM32L4x6/GPIOB/OTYPER/OT11:0x1
STM32L4x6/GPIOB/OTYPER/OT10:0x1
STM32L4x6/GPIOB/OTYPER/OT9:0x1
STM32L4x6/GPIOB/OTYPER/OT8:0x1
STM32L4x6/GPIOB/OTYPER/OT7:0x0
STM32L4x6/GPIOB/OTYPER/OT6:0x0
STM32L4x6/GPIOB/OTYPER/OT5:0x0
STM32L4x6/GPIOB/OTYPER/OT4:0x0
STM32L4x6/GPIOB/OTYPER/OT3:0x0
STM32L4x6/GPIOB/OTYPER/OT2:0x0
STM32L4x6/GPIOB/OTYPER/OT1:0x0
STM32L4x6/GPIOB/OTYPER/OT0:0x0
STM32L4x6/GPIOB/OSPEEDR:0xff00c0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR15:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR14:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR13:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR12:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR11:0x3
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR10:0x3
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR9:0x3
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR8:0x3
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR7:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR6:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR5:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR4:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR3:0x3
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR2:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR1:0x0
STM32L4x6/GPIOB/OSPEEDR/OSPEEDR0:0x0
STM32L4x6/GPIOB/PUPDR:0x100
STM32L4x6/GPIOB/PUPDR/PUPDR15:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR14:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR13:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR12:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR11:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR10:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR9:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR8:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR7:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR6:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR5:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR4:0x1
STM32L4x6/GPIOB/PUPDR/PUPDR3:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR2:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR1:0x0
STM32L4x6/GPIOB/PUPDR/PUPDR0:0x0
STM32L4x6/GPIOB/IDR:0x10
STM32L4x6/GPIOB/IDR/IDR15:0x0
STM32L4x6/GPIOB/IDR/IDR14:0x0
STM32L4x6/GPIOB/IDR/IDR13:0x0
STM32L4x6/GPIOB/IDR/IDR12:0x0
STM32L4x6/GPIOB/IDR/IDR11:0x0
STM32L4x6/GPIOB/IDR/IDR10:0x0
STM32L4x6/GPIOB/IDR/IDR9:0x0
STM32L4x6/GPIOB/IDR/IDR8:0x0
STM32L4x6/GPIOB/IDR/IDR7:0x0
STM32L4x6/GPIOB/IDR/IDR6:0x0
STM32L4x6/GPIOB/IDR/IDR5:0x0
STM32L4x6/GPIOB/IDR/IDR4:0x1
STM32L4x6/GPIOB/IDR/IDR3:0x0
STM32L4x6/GPIOB/IDR/IDR2:0x0
STM32L4x6/GPIOB/IDR/IDR1:0x0
STM32L4x6/GPIOB/IDR/IDR0:0x0
STM32L4x6/GPIOB/ODR:0x0
STM32L4x6/GPIOB/ODR/ODR15:0x0
STM32L4x6/GPIOB/ODR/ODR14:0x0
STM32L4x6/GPIOB/ODR/ODR13:0x0
STM32L4x6/GPIOB/ODR/ODR12:0x0
STM32L4x6/GPIOB/ODR/ODR11:0x0
STM32L4x6/GPIOB/ODR/ODR10:0x0
STM32L4x6/GPIOB/ODR/ODR9:0x0
STM32L4x6/GPIOB/ODR/ODR8:0x0
STM32L4x6/GPIOB/ODR/ODR7:0x0
STM32L4x6/GPIOB/ODR/ODR6:0x0
STM32L4x6/GPIOB/ODR/ODR5:0x0
STM32L4x6/GPIOB/ODR/ODR4:0x0
STM32L4x6/GPIOB/ODR/ODR3:0x0
STM32L4x6/GPIOB/ODR/ODR2:0x0
STM32L4x6/GPIOB/ODR/ODR1:0x0
STM32L4x6/GPIOB/ODR/ODR0:0x0
STM32L4x6/GPIOB/BSRR:null
STM32L4x6/GPIOB/BSRR/BR15:null
STM32L4x6/GPIOB/BSRR/BR14:null
STM32L4x6/GPIOB/BSRR/BR13:null
STM32L4x6/GPIOB/BSRR/BR12:null
STM32L4x6/GPIOB/BSRR/BR11:null
STM32L4x6/GPIOB/BSRR/BR10:null
STM32L4x6/GPIOB/BSRR/BR9:null
STM32L4x6/GPIOB/BSRR/BR8:null
STM32L4x6/GPIOB/BSRR/BR7:null
STM32L4x6/GPIOB/BSRR/BR6:null
STM32L4x6/GPIOB/BSRR/BR5:null
STM32L4x6/GPIOB/BSRR/BR4:null
STM32L4x6/GPIOB/BSRR/BR3:null
STM32L4x6/GPIOB/BSRR/BR2:null
STM32L4x6/GPIOB/BSRR/BR1:null
STM32L4x6/GPIOB/BSRR/BR0:null
STM32L4x6/GPIOB/BSRR/BS15:null
STM32L4x6/GPIOB/BSRR/BS14:null
STM32L4x6/GPIOB/BSRR/BS13:null
STM32L4x6/GPIOB/BSRR/BS12:null
STM32L4x6/GPIOB/BSRR/BS11:null
STM32L4x6/GPIOB/BSRR/BS10:null
STM32L4x6/GPIOB/BSRR/BS9:null
STM32L4x6/GPIOB/BSRR/BS8:null
STM32L4x6/GPIOB/BSRR/BS7:null
STM32L4x6/GPIOB/BSRR/BS6:null
STM32L4x6/GPIOB/BSRR/BS5:null
STM32L4x6/GPIOB/BSRR/BS4:null
STM32L4x6/GPIOB/BSRR/BS3:null
STM32L4x6/GPIOB/BSRR/BS2:null
STM32L4x6/GPIOB/BSRR/BS1:null
STM32L4x6/GPIOB/BSRR/BS0:null
STM32L4x6/GPIOB/LCKR:0x0
STM32L4x6/GPIOB/LCKR/LCKK:0x0
STM32L4x6/GPIOB/LCKR/LCK15:0x0
STM32L4x6/GPIOB/LCKR/LCK14:0x0
STM32L4x6/GPIOB/LCKR/LCK13:0x0
STM32L4x6/GPIOB/LCKR/LCK12:0x0
STM32L4x6/GPIOB/LCKR/LCK11:0x0
STM32L4x6/GPIOB/LCKR/LCK10:0x0
STM32L4x6/GPIOB/LCKR/LCK9:0x0
STM32L4x6/GPIOB/LCKR/LCK8:0x0
STM32L4x6/GPIOB/LCKR/LCK7:0x0
STM32L4x6/GPIOB/LCKR/LCK6:0x0
STM32L4x6/GPIOB/LCKR/LCK5:0x0
STM32L4x6/GPIOB/LCKR/LCK4:0x0
STM32L4x6/GPIOB/LCKR/LCK3:0x0
STM32L4x6/GPIOB/LCKR/LCK2:0x0
STM32L4x6/GPIOB/LCKR/LCK1:0x0
STM32L4x6/GPIOB/LCKR/LCK0:0x0
STM32L4x6/GPIOB/AFRL:0x0
STM32L4x6/GPIOB/AFRL/AFRL7:0x0
STM32L4x6/GPIOB/AFRL/AFRL6:0x0
STM32L4x6/GPIOB/AFRL/AFRL5:0x0
STM32L4x6/GPIOB/AFRL/AFRL4:0x0
STM32L4x6/GPIOB/AFRL/AFRL3:0x0
STM32L4x6/GPIOB/AFRL/AFRL2:0x0
STM32L4x6/GPIOB/AFRL/AFRL1:0x0
STM32L4x6/GPIOB/AFRL/AFRL0:0x0
STM32L4x6/GPIOB/AFRH:0x4444
STM32L4x6/GPIOB/AFRH/AFRH15:0x0
STM32L4x6/GPIOB/AFRH/AFRH14:0x0
STM32L4x6/GPIOB/AFRH/AFRH13:0x0
STM32L4x6/GPIOB/AFRH/AFRH12:0x0
STM32L4x6/GPIOB/AFRH/AFRH11:0x4
STM32L4x6/GPIOB/AFRH/AFRH10:0x4
STM32L4x6/GPIOB/AFRH/AFRH9:0x4
STM32L4x6/GPIOB/AFRH/AFRH8:0x4
STM32L4x6/GPIOB/BRR:null
STM32L4x6/GPIOB/BRR/BR0:null
STM32L4x6/GPIOB/BRR/BR1:null
STM32L4x6/GPIOB/BRR/BR2:null
STM32L4x6/GPIOB/BRR/BR3:null
STM32L4x6/GPIOB/BRR/BR4:null
STM32L4x6/GPIOB/BRR/BR5:null
STM32L4x6/GPIOB/BRR/BR6:null
STM32L4x6/GPIOB/BRR/BR7:null
STM32L4x6/GPIOB/BRR/BR8:null
STM32L4x6/GPIOB/BRR/BR9:null
STM32L4x6/GPIOB/BRR/BR10:null
STM32L4x6/GPIOB/BRR/BR11:null
STM32L4x6/GPIOB/BRR/BR12:null
STM32L4x6/GPIOB/BRR/BR13:null
STM32L4x6/GPIOB/BRR/BR14:null
STM32L4x6/GPIOB/BRR/BR15:null
STM32L4x6/GPIOB/ASCR:0x0
STM32L4x6/GPIOB/ASCR/ASC0:0x0
STM32L4x6/GPIOB/ASCR/ASC1:0x0
STM32L4x6/GPIOB/ASCR/ASC2:0x0
STM32L4x6/GPIOB/ASCR/ASC3:0x0
STM32L4x6/GPIOB/ASCR/ASC4:0x0
STM32L4x6/GPIOB/ASCR/ASC5:0x0
STM32L4x6/GPIOB/ASCR/ASC6:0x0
STM32L4x6/GPIOB/ASCR/ASC7:0x0
STM32L4x6/GPIOB/ASCR/ASC8:0x0
STM32L4x6/GPIOB/ASCR/ASC9:0x0
STM32L4x6/GPIOB/ASCR/ASC10:0x0
STM32L4x6/GPIOB/ASCR/ASC11:0x0
STM32L4x6/GPIOB/ASCR/ASC12:0x0
STM32L4x6/GPIOB/ASCR/ASC13:0x0
STM32L4x6/GPIOB/ASCR/ASC14:0x0
STM32L4x6/GPIOB/ASCR/ASC15:0x0