{'a': {'DefVars': ['out', 'out'],
       'Lines': ['13:D', '12:D'],
       'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606f1390>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606e3ed0>]},
 'b': {'DefVars': ['out', 'out'],
       'Lines': ['13:D', '12:D'],
       'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606f1390>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606e3ed0>]},
 'sel': {'DefVars': ['out', None, 'out', None],
         'Lines': ['13:D', '11:C', '12:D', '11:C'],
         'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606f1390>,
                           ['sel'],
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13606e3ed0>,
                           ['sel']]}}
