library verilog;
use verilog.vl_types.all;
entity slib_mv_filter_WIDTH4_THRESHOLD10 is
    port(
        CLK             : in     vl_logic;
        RST             : in     vl_logic;
        SAMPLE          : in     vl_logic;
        CLEAR           : in     vl_logic;
        D               : in     vl_logic;
        Q               : out    vl_logic
    );
end slib_mv_filter_WIDTH4_THRESHOLD10;
