# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/UC.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/ssd.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/mpg.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/MEM_RAM.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/IFetch.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/ID.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/EX.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/test_env.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/new/test_bench.vhd"

# Do not sort compile order
nosort
