href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2761</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Pos      (4U)</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 2763</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Msk      (0x1UL &lt;&lt; CAN_MSR_SLAKI_Pos)                    </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 2764</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Pos        (8U)</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 2766</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Msk        (0x1UL &lt;&lt; CAN_MSR_TXM_Pos)                      </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 2767</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Pos        (9U)</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 2769</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Msk        (0x1UL &lt;&lt; CAN_MSR_RXM_Pos)                      </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2770</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Pos       (10U)</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 2772</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Msk       (0x1UL &lt;&lt; CAN_MSR_SAMP_Pos)                     </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 2773</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Pos         (11U)</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 2775</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Msk         (0x1UL &lt;&lt; CAN_MSR_RX_Pos)                       </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 2776</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Pos      (0U)</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 2780</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP0_Pos)                    </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2781</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Pos      (1U)</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 2783</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)                    </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 2784</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Pos      (2U)</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 2786</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)                    </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2787</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Pos      (3U)</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 2789</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)                    </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2790</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Pos      (7U)</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 2792</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)                    </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2793</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Pos      (8U)</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 2795</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)                    </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 2796</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Pos      (9U)</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 2798</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)                    </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 2799</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Pos      (10U)</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 2801</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)                    </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2802</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Pos      (11U)</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 2804</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)                    </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 2805</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Pos      (15U)</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 2807</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)                    </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2808</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Pos      (16U)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 2810</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)                    </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2811</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Pos      (17U)</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 2813</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)                    </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 2814</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Pos      (18U)</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 2816</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)                    </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2817</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Pos      (19U)</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 2819</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)                    </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 2820</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Pos      (23U)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 2822</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)                    </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2823</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Pos       (24U)</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 2825</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Msk       (0x3UL &lt;&lt; CAN_TSR_CODE_Pos)                     </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 2826</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Pos        (26U)</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 2829</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Msk        (0x7UL &lt;&lt; CAN_TSR_TME_Pos)                      </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 2830</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Pos       (26U)</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 2832</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Msk       (0x1UL &lt;&lt; CAN_TSR_TME0_Pos)                     </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2833</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Pos       (27U)</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 2835</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Msk       (0x1UL &lt;&lt; CAN_TSR_TME1_Pos)                     </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 2836</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Pos       (28U)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 2838</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Msk       (0x1UL &lt;&lt; CAN_TSR_TME2_Pos)                     </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 2839</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Pos        (29U)</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 2842</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Msk        (0x7UL &lt;&lt; CAN_TSR_LOW_Pos)                      </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2843</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Pos       (29U)</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 2845</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)                     </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2846</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Pos       (30U)</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 2848</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)                     </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2849</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Pos       (31U)</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 2851</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)                     </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 2852</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Pos      (0U)</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 2856</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Msk      (0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)                    </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2857</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Pos     (3U)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 2859</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)                   </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 2860</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Pos     (4U)</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 2862</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)                   </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2863</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Pos     (5U)</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 2865</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Msk     (0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)                   </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 2866</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Pos      (0U)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 2870</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Msk      (0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)                    </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 2871</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Pos     (3U)</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 2873</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)                   </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2874</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Pos     (4U)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 2876</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)                   </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2877</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Pos     (5U)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 2879</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Msk     (0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)                   </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 2880</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Pos      (0U)</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 2884</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Msk      (0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)                    </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 2885</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Pos     (1U)</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 2887</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)                   </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2888</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Pos      (2U)</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 2890</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)                    </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2891</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Pos     (3U)</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 2893</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)                   </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 2894</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Pos     (4U)</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 2896</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)                   </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2897</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Pos      (5U)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 2899</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)                    </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2900</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Pos     (6U)</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 2902</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)                   </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2903</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 2905</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Msk      (0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)                    </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 2906</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Pos      (9U)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 2908</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Msk      (0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)                    </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 2909</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Pos      (10U)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 2911</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Msk      (0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)                    </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 2912</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Pos      (11U)</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 2914</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Msk      (0x1UL &lt;&lt; CAN_IER_LECIE_Pos)                    </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 2915</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Pos      (15U)</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 2917</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Msk      (0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)                    </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 2918</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Pos      (16U)</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 2920</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Msk      (0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)                    </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 2921</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Pos      (17U)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 2923</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Msk      (0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)                    </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2924</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Pos       (0U)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 2928</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Msk       (0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)                     </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2929</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Pos       (1U)</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 2931</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Msk       (0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)                     </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2932</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Pos       (2U)</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 2934</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Msk       (0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)                     </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 2935</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Pos        (4U)</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 2938</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Msk        (0x7UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 2939</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 </span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2940</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_0          (0x1UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 2941</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_1          (0x2UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2942</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_2          (0x4UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Pos        (16U)</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 2945</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Msk        (0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)                     </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2946</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Pos        (24U)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 2948</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Msk        (0xFFUL &lt;&lt; CAN_ESR_REC_Pos)                     </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2949</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Pos        (0U)</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 2953</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Msk        (0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)                    </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2954</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Pos        (16U)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 2956</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Msk        (0xFUL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2957</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 2958</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_0          (0x1UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 2959</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_1          (0x2UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 2960</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_2          (0x4UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 2961</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_3          (0x8UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Pos        (20U)</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 2963</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Msk        (0x7UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2964</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 2965</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_0          (0x1UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 2966</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_1          (0x2UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 2967</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_2          (0x4UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Pos        (24U)</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 2969</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Msk        (0x3UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2970</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 2971</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_0          (0x1UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 2972</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_1          (0x2UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Pos       (30U)</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 2974</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Msk       (0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)                     </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2975</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Pos       (31U)</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 2977</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Msk       (0x1UL &lt;&lt; CAN_BTR_SILM_Pos)                     </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 2978</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 2983</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)                    </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2984</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Pos       (1U)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 2986</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)                     </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2987</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Pos       (2U)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 2989</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)                     </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2990</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Pos      (3U)</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 2992</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)                </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2993</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Pos      (21U)</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 2995</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)                  </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2996</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Pos      (0U)</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 3000</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)                    </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 3001</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Pos      (8U)</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 3003</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)                    </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 3004</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Pos     (16U)</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 3006</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)                </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 3007</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Pos    (0U)</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 3011</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)                 </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 3012</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Pos    (8U)</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 3014</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)                 </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 3015</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Pos    (16U)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 3017</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)                 </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 3018</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Pos    (24U)</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 3020</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)                 </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 3021</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Pos    (0U)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 3025</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)                 </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 3026</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Pos    (8U)</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 3028</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)                 </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 3029</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Pos    (16U)</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 3031</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)                 </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 3032</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Pos    (24U)</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 3034</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)                 </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 3035</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 3039</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)                    </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 3040</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Pos       (1U)</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 3042</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)                     </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 3043</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Pos       (2U)</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 3045</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)                     </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 3046</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Pos      (3U)</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 3048</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)                </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 3049</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Pos      (21U)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 3051</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)                  </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 3052</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Pos      (0U)</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 3056</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)                    </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 3057</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Pos      (8U)</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 3059</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)                    </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 3060</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Pos     (16U)</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 3062</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)                </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 3063</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Pos    (0U)</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 3067</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)                 </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 3068</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Pos    (8U)</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 3070</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)                 </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 3071</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Pos    (16U)</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 3073</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)                 </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 3074</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Pos    (24U)</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 3076</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)                 </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 3077</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Pos    (0U)</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 3081</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)                 </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 3082</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Pos    (8U)</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 3084</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)                 </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 3085</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Pos    (16U)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 3087</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)                 </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 3088</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Pos    (24U)</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 3090</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)                 </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 3091</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 3095</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)                    </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 3096</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Pos       (1U)</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 3098</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)                     </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 3099</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Pos       (2U)</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 3101</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)                     </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 3102</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Pos      (3U)</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 3104</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)                </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 3105</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Pos      (21U)</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 3107</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)                  </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 3108</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Pos      (0U)</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 3112</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT2R_DLC_Pos)                    </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 3113</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Pos      (8U)</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 3115</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT2R_TGT_Pos)                    </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 3116</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Pos     (16U)</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 3118</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT2R_TIME_Pos)                </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 3119</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Pos    (0U)</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 3123</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA0_Pos)                 </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 3124</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Pos    (8U)</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 3126</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA1_Pos)                 </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 3127</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Pos    (16U)</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 3129</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA2_Pos)                 </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 3130</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Pos    (24U)</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 3132</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA3_Pos)                 </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 3133</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Pos    (0U)</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 3137</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA4_Pos)                 </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 3138</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Pos    (8U)</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 3140</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA5_Pos)                 </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 3141</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Pos    (16U)</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 3143</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA6_Pos)                 </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 3144</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Pos    (24U)</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 3146</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA7_Pos)                 </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 3147</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Pos       (1U)</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 3151</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI0R_RTR_Pos)                     </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 3152</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Pos       (2U)</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 3154</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI0R_IDE_Pos)                     </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 3155</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Pos      (3U)</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 3157</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI0R_EXID_Pos)                </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 3158</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Pos      (21U)</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 3160</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI0R_STID_Pos)                  </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 3161</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Pos      (0U)</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 3165</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT0R_DLC_Pos)                    </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 3166</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Pos      (8U)</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 3168</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT0R_FMI_Pos)                   </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 3169</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Pos     (16U)</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 3171</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT0R_TIME_Pos)                </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 3172</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Pos    (0U)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 3176</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA0_Pos)                 </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 3177</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Pos    (8U)</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 3179</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA1_Pos)                 </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 3180</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Pos    (16U)</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 3182</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA2_Pos)                 </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 3183</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Pos    (24U)</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 3185</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA3_Pos)                 </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 3186</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Pos    (0U)</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 3190</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA4_Pos)                 </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 3191</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Pos    (8U)</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 3193</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA5_Pos)                 </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 3194</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Pos    (16U)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 3196</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA6_Pos)                 </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 3197</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Pos    (24U)</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 3199</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA7_Pos)                 </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 3200</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Pos       (1U)</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 3204</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI1R_RTR_Pos)                     </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 3205</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Pos       (2U)</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 3207</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI1R_IDE_Pos)                     </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 3208</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Pos      (3U)</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 3210</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI1R_EXID_Pos)                </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 3211</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Pos      (21U)</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 3213</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI1R_STID_Pos)                  </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 3214</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Pos      (0U)</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 3218</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT1R_DLC_Pos)                    </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 3219</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Pos      (8U)</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 3221</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT1R_FMI_Pos)                   </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 3222</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Pos     (16U)</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 3224</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT1R_TIME_Pos)                </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 3225</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Pos    (0U)</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 3229</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA0_Pos)                 </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 3230</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Pos    (8U)</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 3232</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA1_Pos)                 </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 3233</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Pos    (16U)</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 3235</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA2_Pos)                 </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 3236</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Pos    (24U)</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 3238</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA3_Pos)                 </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 3239</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Pos    (0U)</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 3243</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA4_Pos)                 </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 3244</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Pos    (8U)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 3246</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA5_Pos)                 </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 3247</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Pos    (16U)</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 3249</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA6_Pos)                 </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 3250</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Pos    (24U)</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 3252</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA7_Pos)                 </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 3253</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Pos      (0U)</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 3258</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Msk      (0x1UL &lt;&lt; CAN_FMR_FINIT_Pos)                    </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 3259</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Pos     (8U)</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c82386fd3904c98b94f78cfb9570d2"> 3261</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Msk     (0x3FUL &lt;&lt; CAN_FMR_CAN2SB_Pos)                  </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 3262</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB         CAN_FMR_CAN2SB_Msk                              </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Pos       (0U)</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 3266</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Msk       (0x3FFFUL &lt;&lt; CAN_FM1R_FBM_Pos)                  </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 3267</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Pos      (0U)</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 3269</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM0_Pos)                    </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 3270</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Pos      (1U)</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 3272</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM1_Pos)                    </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 3273</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Pos      (2U)</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 3275</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM2_Pos)                    </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 3276</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Pos      (3U)</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 3278</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM3_Pos)                    </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 3279</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Pos      (4U)</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 3281</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM4_Pos)                    </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 3282</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Pos      (5U)</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 3284</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM5_Pos)                    </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 3285</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Pos      (6U)</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 3287</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM6_Pos)                    </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 3288</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Pos      (7U)</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 3290</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM7_Pos)                    </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 3291</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Pos      (8U)</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 3293</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM8_Pos)                    </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 3294</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Pos      (9U)</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 3296</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM9_Pos)                    </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 3297</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Pos     (10U)</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 3299</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM10_Pos)                   </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 3300</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Pos     (11U)</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 3302</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM11_Pos)                   </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 3303</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Pos     (12U)</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 3305</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM12_Pos)                   </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 3306</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Pos     (13U)</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 3308</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM13_Pos)                   </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 3309</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Pos       (0U)</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 3313</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Msk       (0x3FFFUL &lt;&lt; CAN_FS1R_FSC_Pos)                  </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 3314</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Pos      (0U)</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 3316</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC0_Pos)                    </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 3317</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Pos      (1U)</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 3319</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC1_Pos)                    </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 3320</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Pos      (2U)</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 3322</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC2_Pos)                    </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 3323</a></span>&#160;<span cl