

================================================================
== Vitis HLS Report for 'load_conv2_params'
================================================================
* Date:           Fri Oct 31 13:47:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2785|     2785|  27.850 us|  27.850 us|  2785|  2785|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123  |load_conv2_params_Pipeline_VITIS_LOOP_200_2  |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_1  |     2784|     2784|        87|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_38, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/srcnn.cpp:198]   --->   Operation 21 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/srcnn.cpp:198]   --->   Operation 22 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/srcnn.cpp:198]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln198_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/srcnn.cpp:198]   --->   Operation 24 'partselect' 'trunc_ln198_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i62 %trunc_ln198_1" [src/srcnn.cpp:198]   --->   Operation 25 'sext' 'sext_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln198 = store i6 0, i6 %i" [src/srcnn.cpp:198]   --->   Operation 26 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln198 = br void %VITIS_LOOP_200_2" [src/srcnn.cpp:198]   --->   Operation 27 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [src/srcnn.cpp:202]   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i6 %i_2" [src/srcnn.cpp:198]   --->   Operation 29 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln198 = icmp_eq  i6 %i_2, i6 32" [src/srcnn.cpp:198]   --->   Operation 30 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln198 = add i6 %i_2, i6 1" [src/srcnn.cpp:198]   --->   Operation 31 'add' 'add_ln198' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %VITIS_LOOP_200_2.split, void %for.end21" [src/srcnn.cpp:198]   --->   Operation 32 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i6 %i_2" [src/srcnn.cpp:198]   --->   Operation 33 'zext' 'zext_ln198_1' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln199 = add i63 %sext_ln198, i63 %zext_ln198_1" [src/srcnn.cpp:199]   --->   Operation 34 'add' 'add_ln199' <Predicate = (!icmp_ln198)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i63 %add_ln199" [src/srcnn.cpp:199]   --->   Operation 35 'sext' 'sext_ln199' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln199" [src/srcnn.cpp:199]   --->   Operation 36 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln198 = store i6 %add_ln198, i6 %i" [src/srcnn.cpp:198]   --->   Operation 37 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln205 = ret" [src/srcnn.cpp:205]   --->   Operation 38 'ret' 'ret_ln205' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [8/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 39 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 40 [7/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 40 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [6/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 41 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [5/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 42 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [4/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 43 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [3/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 44 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 45 [2/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 45 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 46 [1/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:199]   --->   Operation 46 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 47 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:199]   --->   Operation 47 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i6 %i_2" [src/srcnn.cpp:198]   --->   Operation 48 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln198_2 = trunc i6 %i_2" [src/srcnn.cpp:198]   --->   Operation 49 'trunc' 'trunc_ln198_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln198, i6 0" [src/srcnn.cpp:198]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_2, i32 1" [src/srcnn.cpp:202]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln199 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:199]   --->   Operation 52 'bitcast' 'bitcast_ln199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%conv2_biases_local_addr = getelementptr i32 %conv2_biases_local, i64 0, i64 %zext_ln198" [src/srcnn.cpp:199]   --->   Operation 53 'getelementptr' 'conv2_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln199 = store i32 %bitcast_ln199, i5 %conv2_biases_local_addr" [src/srcnn.cpp:199]   --->   Operation 54 'store' 'store_ln199' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 55 [2/2] (1.88ns)   --->   "%call_ln198 = call void @load_conv2_params_Pipeline_VITIS_LOOP_200_2, i5 %trunc_ln198, i1 %tmp, i11 %shl_ln, i62 %trunc_ln, i32 %gmem_w2, i1 %trunc_ln198_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" [src/srcnn.cpp:198]   --->   Operation 55 'call' 'call_ln198' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:198]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/srcnn.cpp:198]   --->   Operation 57 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln198 = call void @load_conv2_params_Pipeline_VITIS_LOOP_200_2, i5 %trunc_ln198, i1 %tmp, i11 %shl_ln, i62 %trunc_ln, i32 %gmem_w2, i1 %trunc_ln198_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" [src/srcnn.cpp:198]   --->   Operation 58 'call' 'call_ln198' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln198 = br void %VITIS_LOOP_200_2" [src/srcnn.cpp:198]   --->   Operation 59 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111111111]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
conv2_biases_read       (read             ) [ 00000000000000]
conv2_weights_read      (read             ) [ 00000000000000]
trunc_ln                (partselect       ) [ 00111111111111]
trunc_ln198_1           (partselect       ) [ 00000000000000]
sext_ln198              (sext             ) [ 00111111111111]
store_ln198             (store            ) [ 00000000000000]
br_ln198                (br               ) [ 00000000000000]
i_2                     (load             ) [ 00011111111110]
trunc_ln198             (trunc            ) [ 00011111111111]
icmp_ln198              (icmp             ) [ 00111111111111]
add_ln198               (add              ) [ 00000000000000]
br_ln198                (br               ) [ 00000000000000]
zext_ln198_1            (zext             ) [ 00000000000000]
add_ln199               (add              ) [ 00000000000000]
sext_ln199              (sext             ) [ 00000000000000]
gmem_w2_addr            (getelementptr    ) [ 00011111111100]
store_ln198             (store            ) [ 00000000000000]
ret_ln205               (ret              ) [ 00000000000000]
gmem_w2_load_req        (readreq          ) [ 00000000000000]
gmem_w2_addr_read       (read             ) [ 00000000000010]
zext_ln198              (zext             ) [ 00000000000000]
trunc_ln198_2           (trunc            ) [ 00000000000001]
shl_ln                  (bitconcatenate   ) [ 00000000000001]
tmp                     (bitselect        ) [ 00000000000001]
bitcast_ln199           (bitcast          ) [ 00000000000000]
conv2_biases_local_addr (getelementptr    ) [ 00000000000000]
store_ln199             (store            ) [ 00000000000000]
speclooptripcount_ln198 (speclooptripcount) [ 00000000000000]
specloopname_ln198      (specloopname     ) [ 00000000000000]
call_ln198              (call             ) [ 00000000000000]
br_ln198                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_biases_local">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_local"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv2_params_Pipeline_VITIS_LOOP_200_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv2_biases_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv2_weights_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_req/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="gmem_w2_addr_read_read_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="9"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/11 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv2_biases_local_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_local_addr/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln199_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="5" slack="0"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="10"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="11" slack="0"/>
<pin id="128" dir="0" index="4" bw="62" slack="11"/>
<pin id="129" dir="0" index="5" bw="32" slack="0"/>
<pin id="130" dir="0" index="6" bw="1" slack="0"/>
<pin id="131" dir="0" index="7" bw="32" slack="0"/>
<pin id="132" dir="0" index="8" bw="32" slack="0"/>
<pin id="133" dir="0" index="9" bw="32" slack="0"/>
<pin id="134" dir="0" index="10" bw="32" slack="0"/>
<pin id="135" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln198/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln198_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="62" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="7" slack="0"/>
<pin id="157" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln198_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln198_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="62" slack="0"/>
<pin id="164" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln198/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln198_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_2_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln198_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln198_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln198_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln198/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln198_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln199_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="62" slack="1"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln199_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="63" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln199/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_w2_addr_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="63" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln198_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln198_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="10"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/12 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln198_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="10"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198_2/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="10"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="6" slack="10"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bitcast_ln199_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln199/12 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="62" slack="11"/>
<pin id="251" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="254" class="1005" name="sext_ln198_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="63" slack="1"/>
<pin id="256" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln198 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="10"/>
<pin id="261" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="trunc_ln198_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="10"/>
<pin id="268" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln198 "/>
</bind>
</comp>

<comp id="275" class="1005" name="gmem_w2_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="gmem_w2_addr_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln198_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln198_2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="shl_ln_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="123" pin=5"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="123" pin=9"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="123" pin=10"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="82" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="171" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="171" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="171" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="184" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="123" pin=3"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="245"><net_src comp="78" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="252"><net_src comp="142" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="257"><net_src comp="162" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="262"><net_src comp="171" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="269"><net_src comp="174" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="278"><net_src comp="203" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="284"><net_src comp="101" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="289"><net_src comp="218" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="294"><net_src comp="222" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="299"><net_src comp="230" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_biases_local | {12 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3 | {12 13 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2 | {12 13 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1 | {12 13 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig | {12 13 }
 - Input state : 
	Port: load_conv2_params : gmem_w2 | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: load_conv2_params : conv2_weights | {1 }
	Port: load_conv2_params : conv2_biases | {1 }
  - Chain level:
	State 1
		sext_ln198 : 1
		store_ln198 : 1
	State 2
		trunc_ln198 : 1
		icmp_ln198 : 1
		add_ln198 : 1
		br_ln198 : 2
		zext_ln198_1 : 1
		add_ln199 : 2
		sext_ln199 : 3
		gmem_w2_addr : 4
		store_ln198 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		conv2_biases_local_addr : 1
		store_ln199 : 2
		call_ln198 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                    |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|
|   call   | grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123 |    85   |   115   |
|----------|--------------------------------------------------------|---------|---------|
|    add   |                    add_ln198_fu_184                    |    0    |    13   |
|          |                    add_ln199_fu_194                    |    0    |    69   |
|----------|--------------------------------------------------------|---------|---------|
|   icmp   |                    icmp_ln198_fu_178                   |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|
|          |              conv2_biases_read_read_fu_82              |    0    |    0    |
|   read   |              conv2_weights_read_read_fu_88             |    0    |    0    |
|          |              gmem_w2_addr_read_read_fu_101             |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|  readreq |                    grp_readreq_fu_94                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|partselect|                     trunc_ln_fu_142                    |    0    |    0    |
|          |                  trunc_ln198_1_fu_152                  |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   sext   |                    sext_ln198_fu_162                   |    0    |    0    |
|          |                    sext_ln199_fu_199                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   trunc  |                   trunc_ln198_fu_174                   |    0    |    0    |
|          |                  trunc_ln198_2_fu_218                  |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   zext   |                   zext_ln198_1_fu_190                  |    0    |    0    |
|          |                    zext_ln198_fu_214                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|bitconcatenate|                      shl_ln_fu_222                     |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
| bitselect|                       tmp_fu_230                       |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   Total  |                                                        |    85   |   210   |
|----------|--------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem_w2_addr_read_reg_281|   32   |
|   gmem_w2_addr_reg_275  |   32   |
|       i_2_reg_259       |    6   |
|        i_reg_242        |    6   |
|    sext_ln198_reg_254   |   63   |
|      shl_ln_reg_291     |   11   |
|       tmp_reg_296       |    1   |
|  trunc_ln198_2_reg_286  |    1   |
|   trunc_ln198_reg_266   |    5   |
|     trunc_ln_reg_249    |   62   |
+-------------------------+--------+
|          Total          |   219  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123 |  p2  |   2  |   1  |    2   ||    9    |
| grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123 |  p3  |   2  |  11  |   22   ||    9    |
| grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123 |  p6  |   2  |   1  |    2   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   26   ||  1.281  ||    27   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   85   |   210  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   219  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   304  |   237  |
+-----------+--------+--------+--------+
