

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 10:00:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_1
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   83|   83|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |   81|   81|         9|          -|          -|     9|    no    |
        | + Product  |    6|    6|         3|          2|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_11 (8)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:10
:4  br label %1


 <State 2>: 8.02ns
ST_2: indvar_flatten (10)  [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %3 ]

ST_2: i (11)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %3 ]

ST_2: j (12)  [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %3 ]

ST_2: exitcond_flatten (13)  [1/1] 2.11ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next (14)  [1/1] 1.69ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %4, label %.reset

ST_2: i_1 (17)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:10
.reset:0  %i_1 = add i2 %i, 1

ST_2: StgValue_19 (18)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_2: empty_4 (19)  [1/1] 0.00ns
.reset:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_2: exitcond1 (20)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
.reset:3  %exitcond1 = icmp eq i2 %j, -1

ST_2: j_mid2 (21)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
.reset:4  %j_mid2 = select i1 %exitcond1, i2 0, i2 %j

ST_2: tmp_mid2_v (22)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:5  %tmp_mid2_v = select i1 %exitcond1, i2 %i_1, i2 %i

ST_2: tmp_mid2_cast (23)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:6  %tmp_mid2_cast = zext i2 %tmp_mid2_v to i5

ST_2: tmp (24)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:7  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)

ST_2: p_shl_cast (25)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
.reset:8  %p_shl_cast = zext i4 %tmp to i5

ST_2: tmp_1 (26)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
.reset:9  %tmp_1 = sub i5 %p_shl_cast, %tmp_mid2_cast

ST_2: StgValue_28 (27)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_2: tmp_3 (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
.reset:11  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_2: tmp_2_cast (29)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:12  %tmp_2_cast = zext i2 %j_mid2 to i5

ST_2: tmp_s (30)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:13  %tmp_s = add i5 %tmp_1, %tmp_2_cast

ST_2: tmp_10_cast (31)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:14  %tmp_10_cast = sext i5 %tmp_s to i64

ST_2: res_addr (32)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:15  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_10_cast

ST_2: StgValue_34 (33)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:16
.reset:16  store i16 0, i16* %res_addr, align 2

ST_2: StgValue_35 (34)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
.reset:17  br label %2

ST_2: StgValue_36 (70)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:23
:0  ret void


 <State 3>: 3.97ns
ST_3: k (36)  [1/1] 0.00ns
:0  %k = phi i2 [ 0, %.reset ], [ %k_1, %ifBlock ]

ST_3: exitcond (37)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
:1  %exitcond = icmp eq i2 %k, -1

ST_3: k_1 (38)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
:2  %k_1 = add i2 %k, 1

ST_3: StgValue_40 (39)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
:3  br i1 %exitcond, label %3, label %ifBlock

ST_3: tmp_4_cast (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:4  %tmp_4_cast = zext i2 %k to i5

ST_3: tmp_2 (46)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:5  %tmp_2 = add i5 %tmp_1, %tmp_4_cast

ST_3: tmp_11_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:6  %tmp_11_cast = sext i5 %tmp_2 to i64

ST_3: a_addr (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:7  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_11_cast

ST_3: tmp_4 (49)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
ifBlock:8  %tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_3: p_shl1_cast (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:9  %p_shl1_cast = zext i4 %tmp_4 to i5

ST_3: tmp_10 (51)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:10  %tmp_10 = sub i5 %p_shl1_cast, %tmp_4_cast

ST_3: tmp_11 (52)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:11  %tmp_11 = add i5 %tmp_10, %tmp_2_cast

ST_3: tmp_14_cast (53)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:12  %tmp_14_cast = sext i5 %tmp_11 to i64

ST_3: b_addr (54)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:13  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_14_cast

ST_3: a_load (55)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:14  %a_load = load i8* %a_addr, align 1

ST_3: b_load (57)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:16  %b_load = load i8* %b_addr, align 1


 <State 4>: 1.57ns
ST_4: a_load (55)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:14  %a_load = load i8* %a_addr, align 1

ST_4: b_load (57)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:16  %b_load = load i8* %b_addr, align 1

ST_4: res_load (60)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:19  %res_load = load i16* %res_addr, align 2


 <State 5>: 7.36ns
ST_5: empty (41)  [1/1] 0.00ns
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_5: StgValue_57 (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
ifBlock:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_5: tmp_9 (43)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:17
ifBlock:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind

ST_5: StgValue_59 (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:18
ifBlock:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_5: tmp_5 (56)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:15  %tmp_5 = sext i8 %a_load to i16

ST_5: tmp_6 (58)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:17  %tmp_6 = sext i8 %b_load to i16

ST_5: tmp_7 (59)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:18  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_5: res_load (60)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:19  %res_load = load i16* %res_addr, align 2

ST_5: tmp_8 (61)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:20  %tmp_8 = add i16 %tmp_7, %res_load

ST_5: StgValue_65 (62)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:19
ifBlock:21  store i16 %tmp_8, i16* %res_addr, align 2

ST_5: empty_2 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:20
ifBlock:22  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_9) nounwind

ST_5: StgValue_67 (64)  [1/1] 0.00ns
ifBlock:23  br label %2


 <State 6>: 1.58ns
ST_6: empty_3 (66)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:21
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_6: j_1 (67)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
:1  %j_1 = add i2 %j_mid2, 1

ST_6: StgValue_70 (68)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipeline.cpp:13
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specbitsmap      ) [ 0000000]
StgValue_8          (specbitsmap      ) [ 0000000]
StgValue_9          (specbitsmap      ) [ 0000000]
StgValue_10         (spectopmodule    ) [ 0000000]
StgValue_11         (br               ) [ 0111111]
indvar_flatten      (phi              ) [ 0010000]
i                   (phi              ) [ 0010000]
j                   (phi              ) [ 0010000]
exitcond_flatten    (icmp             ) [ 0011111]
indvar_flatten_next (add              ) [ 0111111]
StgValue_17         (br               ) [ 0000000]
i_1                 (add              ) [ 0000000]
StgValue_19         (specloopname     ) [ 0000000]
empty_4             (speclooptripcount) [ 0000000]
exitcond1           (icmp             ) [ 0000000]
j_mid2              (select           ) [ 0001111]
tmp_mid2_v          (select           ) [ 0111111]
tmp_mid2_cast       (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
p_shl_cast          (zext             ) [ 0000000]
tmp_1               (sub              ) [ 0001110]
StgValue_28         (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0001111]
tmp_2_cast          (zext             ) [ 0001110]
tmp_s               (add              ) [ 0000000]
tmp_10_cast         (sext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0001110]
StgValue_34         (store            ) [ 0000000]
StgValue_35         (br               ) [ 0011111]
StgValue_36         (ret              ) [ 0000000]
k                   (phi              ) [ 0001000]
exitcond            (icmp             ) [ 0011111]
k_1                 (add              ) [ 0011111]
StgValue_40         (br               ) [ 0000000]
tmp_4_cast          (zext             ) [ 0000000]
tmp_2               (add              ) [ 0000000]
tmp_11_cast         (sext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0000100]
tmp_4               (bitconcatenate   ) [ 0000000]
p_shl1_cast         (zext             ) [ 0000000]
tmp_10              (sub              ) [ 0000000]
tmp_11              (add              ) [ 0000000]
tmp_14_cast         (sext             ) [ 0000000]
b_addr              (getelementptr    ) [ 0000100]
a_load              (load             ) [ 0001010]
b_load              (load             ) [ 0001010]
empty               (speclooptripcount) [ 0000000]
StgValue_57         (specloopname     ) [ 0000000]
tmp_9               (specregionbegin  ) [ 0000000]
StgValue_59         (specpipeline     ) [ 0000000]
tmp_5               (sext             ) [ 0000000]
tmp_6               (sext             ) [ 0000000]
tmp_7               (mul              ) [ 0000000]
res_load            (load             ) [ 0000000]
tmp_8               (add              ) [ 0000000]
StgValue_65         (store            ) [ 0000000]
empty_2             (specregionend    ) [ 0000000]
StgValue_67         (br               ) [ 0011111]
empty_3             (specregionend    ) [ 0000000]
j_1                 (add              ) [ 0111111]
StgValue_70         (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="res_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_34/2 res_load/4 StgValue_65/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="a_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="2" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="k_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_flatten_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_next_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_mid2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_mid2_v_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_mid2_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_2_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_10_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_4_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_11_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="1"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_14_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="2"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="279" class="1007" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/5 tmp_8/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="exitcond_flatten_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten_next_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_mid2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="2"/>
<pin id="299" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_mid2_v_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_2_cast_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="317" class="1005" name="res_addr_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="2"/>
<pin id="319" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="exitcond_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="326" class="1005" name="k_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="a_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="b_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="a_load_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="b_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="97" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="97" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="108" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="119" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="119" pin="4"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="155" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="149" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="108" pin="4"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="177" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="161" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="193" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="218"><net_src comp="130" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="130" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="130" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="130" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="226" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="268" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="63" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="291"><net_src comp="137" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="143" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="300"><net_src comp="161" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="305"><net_src comp="169" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="310"><net_src comp="193" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="315"><net_src comp="199" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="320"><net_src comp="56" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="325"><net_src comp="214" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="220" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="334"><net_src comp="69" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="339"><net_src comp="76" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="344"><net_src comp="83" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="349"><net_src comp="88" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="354"><net_src comp="274" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {2 5 }
 - Input state : 
	Port: matrixmul : a | {3 4 }
	Port: matrixmul : b | {3 4 }
	Port: matrixmul : res | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		i_1 : 1
		exitcond1 : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2_cast : 3
		tmp : 3
		p_shl_cast : 4
		tmp_1 : 5
		tmp_2_cast : 3
		tmp_s : 6
		tmp_10_cast : 7
		res_addr : 8
		StgValue_34 : 9
	State 3
		exitcond : 1
		k_1 : 1
		StgValue_40 : 2
		tmp_4_cast : 1
		tmp_2 : 2
		tmp_11_cast : 3
		a_addr : 4
		tmp_4 : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11 : 4
		tmp_14_cast : 5
		b_addr : 6
		a_load : 5
		b_load : 7
	State 4
	State 5
		tmp_7 : 1
		tmp_8 : 2
		StgValue_65 : 3
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_143 |    0    |    17   |    9    |
|          |         i_1_fu_149         |    0    |    11   |    8    |
|          |        tmp_s_fu_203        |    0    |    20   |    10   |
|    add   |         k_1_fu_220         |    0    |    11   |    8    |
|          |        tmp_2_fu_230        |    0    |    20   |    10   |
|          |        tmp_11_fu_258       |    0    |    0    |    8    |
|          |         j_1_fu_274         |    0    |    11   |    8    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_1_fu_193        |    0    |    17   |    9    |
|          |        tmp_10_fu_252       |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_137  |    0    |    0    |    2    |
|   icmp   |      exitcond1_fu_155      |    0    |    0    |    1    |
|          |       exitcond_fu_214      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_161       |    0    |    0    |    2    |
|          |      tmp_mid2_v_fu_169     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_279         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_177    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_189     |    0    |    0    |    0    |
|   zext   |      tmp_2_cast_fu_199     |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_226     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_248     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_181         |    0    |    0    |    0    |
|          |        tmp_4_fu_240        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_10_cast_fu_209     |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_235     |    0    |    0    |    0    |
|   sext   |     tmp_14_cast_fu_263     |    0    |    0    |    0    |
|          |        tmp_5_fu_268        |    0    |    0    |    0    |
|          |        tmp_6_fu_271        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |   107   |    86   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       a_addr_reg_331      |    4   |
|       a_load_reg_341      |    8   |
|       b_addr_reg_336      |    4   |
|       b_load_reg_346      |    8   |
|  exitcond_flatten_reg_288 |    1   |
|      exitcond_reg_322     |    1   |
|         i_reg_104         |    2   |
|indvar_flatten_next_reg_292|    4   |
|   indvar_flatten_reg_93   |    4   |
|        j_1_reg_351        |    2   |
|       j_mid2_reg_297      |    2   |
|         j_reg_115         |    2   |
|        k_1_reg_326        |    2   |
|         k_reg_126         |    2   |
|      res_addr_reg_317     |    4   |
|       tmp_1_reg_307       |    5   |
|     tmp_2_cast_reg_312    |    5   |
|     tmp_mid2_v_reg_302    |    2   |
+---------------------------+--------+
|           Total           |   62   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_63 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_88 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  4.692  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   107  |   86   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |   62   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   169  |   122  |
+-----------+--------+--------+--------+--------+
