\hypertarget{struct_s_c_b___type}{}\doxysection{SCB\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (SCB).  


\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}{CPUID}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}{ICSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}{VTOR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}{AIRCR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}{SCR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}{CCR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}{SHP}} \mbox{[}12U\mbox{]}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}{SHCSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}{CFSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}{DFSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}{MMFAR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}{BFAR}}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}{AFSR}}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a602fa5eae6a772dbb09970d304e75690}{PFR}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}{DFR}}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}{ADR}}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab6c914b579d22d7eb86d0e3d9a5fde71}{MMFR}} \mbox{[}4U\mbox{]}
\item 
\mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af2950df748750d535d5d65ac1c209563}{ISAR}} \mbox{[}5U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9361cfd01123913b78dd5d0dc8301bfd}{RESERVED0}} \mbox{[}5U\mbox{]}
\item 
\mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the System Control Block (SCB). 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00131}{131}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}\label{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}} 
\index{SCB\_Type@{SCB\_Type}!ADR@{ADR}}
\index{ADR@{ADR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00149}{149}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}\label{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00146}{146}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}\label{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00136}{136}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}\label{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00145}{145}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}\label{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CCR}

Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00138}{138}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}\label{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00141}{141}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}\label{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}} 
\index{SCB\_Type@{SCB\_Type}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00153}{153}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}\label{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00133}{133}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}\label{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}} 
\index{SCB\_Type@{SCB\_Type}!DFR@{DFR}}
\index{DFR@{DFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00148}{148}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}\label{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00143}{143}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}\label{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00142}{142}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}\label{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00134}{134}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_af2950df748750d535d5d65ac1c209563}\label{struct_s_c_b___type_af2950df748750d535d5d65ac1c209563}} 
\index{SCB\_Type@{SCB\_Type}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ISAR\mbox{[}5U\mbox{]}}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00151}{151}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}\label{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00144}{144}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ab6c914b579d22d7eb86d0e3d9a5fde71}\label{struct_s_c_b___type_ab6c914b579d22d7eb86d0e3d9a5fde71}} 
\index{SCB\_Type@{SCB\_Type}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MMFR\mbox{[}4U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00150}{150}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a602fa5eae6a772dbb09970d304e75690}\label{struct_s_c_b___type_a602fa5eae6a772dbb09970d304e75690}} 
\index{SCB\_Type@{SCB\_Type}!PFR@{PFR}}
\index{PFR@{PFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PFR\mbox{[}2U\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00147}{147}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a9361cfd01123913b78dd5d0dc8301bfd}\label{struct_s_c_b___type_a9361cfd01123913b78dd5d0dc8301bfd}} 
\index{SCB\_Type@{SCB\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}5U\mbox{]}}



Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00152}{152}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}\label{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SCR}

Offset\+: 0x010 (R/W) System Control Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00137}{137}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}\label{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00140}{140}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}\label{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t SHP\mbox{[}12U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00139}{139}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.

\mbox{\Hypertarget{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}\label{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{perf__counter_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line \mbox{\hyperlink{perf__counter_8c_source_l00135}{135}} of file \mbox{\hyperlink{perf__counter_8c_source}{perf\+\_\+counter.\+c}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{perf__counter_8c}{perf\+\_\+counter.\+c}}\end{DoxyCompactItemize}
