// Seed: 3491802768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout tri id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_15#(.id_11(1)) = -1;
  parameter id_20 = 1;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply1 id_8
);
  wire id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  logic [1 : 1] id_11;
  ;
endmodule
