#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 22 03:20:26 2025
# Process ID: 44536
# Current directory: C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/synth_1
# Command line: vivado.exe -log bubble_sort_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bubble_sort_top.tcl
# Log file: C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/synth_1/bubble_sort_top.vds
# Journal file: C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bubble_sort_top.tcl -notrace
Command: synth_design -top bubble_sort_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.742 ; gain = 100.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bubble_sort_top' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_5btn' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/button_debounce_5btn.v:28]
	Parameter DEBOUNCE_THRESHOLD bound to: 999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_5btn' (1#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/button_debounce_5btn.v:28]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/clock_divider.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/clock_divider.v:9]
INFO: [Synth 8-6157] synthesizing module 'bubble_sort_fsm' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_fsm.v:8]
	Parameter IDLE bound to: 3'b000 
	Parameter COMPARE bound to: 3'b001 
	Parameter SWAP bound to: 3'b010 
	Parameter SWAP_WAIT bound to: 3'b110 
	Parameter INCREMENT bound to: 3'b011 
	Parameter NEXT_PASS bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
	Parameter PATTERN_RANDOM bound to: 48'b000001010000001000000100000000010000001100000000 
	Parameter PATTERN_SORTED bound to: 48'b000000000000000100000010000000110000010000000101 
	Parameter PATTERN_REVERSE bound to: 48'b000001010000010000000011000000100000000100000000 
	Parameter PATTERN_CUSTOM bound to: 48'b000000110000010100000001000001000000001000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_fsm.v:140]
WARNING: [Synth 8-6014] Unused sequential element swap_done_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_fsm.v:173]
INFO: [Synth 8-6155] done synthesizing module 'bubble_sort_fsm' (3#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_fsm.v:8]
INFO: [Synth 8-6157] synthesizing module 'tutorial_fsm' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:37]
	Parameter SETUP_INIT bound to: 4'b0000 
	Parameter SETUP_EDIT bound to: 4'b0001 
	Parameter SETUP_CONFIRM bound to: 4'b0010 
	Parameter TUTORIAL_SELECT bound to: 4'b0011 
	Parameter TUTORIAL_COMPARE bound to: 4'b0100 
	Parameter TUTORIAL_AWAIT_SWAP bound to: 4'b0101 
	Parameter TUTORIAL_SWAP_ANIM bound to: 4'b0110 
	Parameter TUTORIAL_FEEDBACK bound to: 4'b0111 
	Parameter TUTORIAL_CHECK_DONE bound to: 4'b1000 
	Parameter TUTORIAL_COMPLETE bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[0] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[1] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[2] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[3] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[4] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element optimal_array_reg[5] was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:234]
WARNING: [Synth 8-6014] Unused sequential element user_swapped_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:245]
WARNING: [Synth 8-6014] Unused sequential element total_correct_swaps_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:247]
WARNING: [Synth 8-6014] Unused sequential element swaps_needed_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:248]
WARNING: [Synth 8-6014] Unused sequential element optimal_i_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:250]
WARNING: [Synth 8-6014] Unused sequential element optimal_j_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:251]
WARNING: [Synth 8-6014] Unused sequential element optimal_pass_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:252]
WARNING: [Synth 8-6014] Unused sequential element optimal_sorted_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:254]
WARNING: [Synth 8-6014] Unused sequential element current_pass_reg was removed.  [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:257]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_fsm' (4#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_fsm.v:37]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (5#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (14) of port connection 'pixel_index' does not match port width (13) of module 'Oled_Display' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_top.v:206]
INFO: [Synth 8-6157] synthesizing module 'pixel_generator' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/pixel_generator.v:7]
	Parameter WIDTH bound to: 96 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter BOX_WIDTH bound to: 14 - type: integer 
	Parameter BOX_HEIGHT bound to: 10 - type: integer 
	Parameter BOX_SPACING bound to: 2 - type: integer 
	Parameter NUM_WIDTH bound to: 6 - type: integer 
	Parameter NUM_HEIGHT bound to: 8 - type: integer 
	Parameter BOX_TOTAL bound to: 16 - type: integer 
	Parameter ARRAY_WIDTH bound to: 94 - type: integer 
	Parameter ARRAY_X_OFFSET bound to: 1 - type: integer 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter BOX_Y_START bound to: 27 - type: integer 
	Parameter BOX_Y_END bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_generator' (6#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/pixel_generator.v:7]
INFO: [Synth 8-6157] synthesizing module 'tutorial_pixel_generator' [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_pixel_generator.v:32]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter CYAN bound to: 16'b0000011111111111 
	Parameter MAGENTA bound to: 16'b1111100000011111 
	Parameter ORANGE bound to: 16'b1111110000000000 
	Parameter GRAY bound to: 16'b0111101111101111 
	Parameter SCREEN_WIDTH bound to: 96 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
	Parameter BOX_WIDTH bound to: 14 - type: integer 
	Parameter BOX_HEIGHT bound to: 10 - type: integer 
	Parameter BOX_SPACING bound to: 2 - type: integer 
	Parameter BOX_Y_START bound to: 27 - type: integer 
	Parameter BOX_X_START bound to: 1 - type: integer 
	Parameter PROGRESS_Y_START bound to: 1 - type: integer 
	Parameter PROGRESS_Y_END bound to: 5 - type: integer 
	Parameter PROGRESS_X_START bound to: 2 - type: integer 
	Parameter PROGRESS_X_END bound to: 93 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tutorial_pixel_generator' (7#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/tutorial_pixel_generator.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_char_reg' and it is trimmed from '8' to '7' bits. [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_top.v:321]
INFO: [Synth 8-6155] done synthesizing module 'bubble_sort_top' (8#1) [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/sources_1/new/bubble_sort_top.v:24]
WARNING: [Synth 8-3917] design bubble_sort_top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port JC[2] driven by constant 0
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[3]
WARNING: [Synth 8-3331] design tutorial_fsm has unconnected port reset
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[15]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[14]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[13]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[11]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[10]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[9]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[8]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.426 ; gain = 165.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.426 ; gain = 165.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.426 ; gain = 165.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bubble_sort_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bubble_sort_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 768.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_6p25mhz" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_1hz_pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bubble_sort_fsm'
INFO: [Synth 8-5544] ROM "array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compare_idx1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swap_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sorting" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pass_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swapped_this_pass" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tutorial_fsm'
INFO: [Synth 8-5544] ROM "array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "array_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "user_action_correct" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "compare_pos" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_percent" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "feedback_correct" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "optimal_should_swap" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "box_color" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "checkmark_sprite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_sprite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 COMPARE |                              001 |                              001
                    SWAP |                              010 |                              010
               SWAP_WAIT |                              011 |                              110
               INCREMENT |                              100 |                              011
               NEXT_PASS |                              101 |                              100
                    DONE |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bubble_sort_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SETUP_INIT |                              000 |                             0000
              SETUP_EDIT |                              001 |                             0001
           SETUP_CONFIRM |                              010 |                             0010
         TUTORIAL_SELECT |                              011 |                             0011
      TUTORIAL_SWAP_ANIM |                              100 |                             0110
       TUTORIAL_FEEDBACK |                              101 |                             0111
     TUTORIAL_CHECK_DONE |                              110 |                             1000
       TUTORIAL_COMPLETE |                              111 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tutorial_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 21    
+---Registers : 
	               40 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   9 Input     35 Bit        Muxes := 8     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 113   
	  10 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   7 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      5 Bit        Muxes := 22    
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 60    
	   7 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubble_sort_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debounce_5btn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bubble_sort_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 18    
Module tutorial_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 22    
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module tutorial_pixel_generator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 13    
+---Muxes : 
	   9 Input     35 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 111   
	  10 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clk_1hz_pulse" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "array_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "array_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "array_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "array_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "array_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design bubble_sort_top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design bubble_sort_top has port JC[2] driven by constant 0
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array0[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array1[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array2[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array3[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array4[3]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[7]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[6]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[5]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[4]
WARNING: [Synth 8-3331] design tutorial_pixel_generator has unconnected port array5[3]
WARNING: [Synth 8-3331] design tutorial_fsm has unconnected port reset
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[15]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[14]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[13]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[11]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[10]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[9]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[8]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design bubble_sort_top has unconnected port sw[2]
INFO: [Synth 8-3886] merging instance 'tutorial/progress_percent_reg[0]' (FDRE) to 'tutorial/progress_percent_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tutorial/progress_percent_reg[1] )
WARNING: [Synth 8-3332] Sequential element (tutorial/progress_percent_reg[1]) is unused and will be removed from module bubble_sort_top.
INFO: [Synth 8-3886] merging instance 'i_4/tutorial/feedback_timer_reg[6]' (FDRE) to 'i_4/tutorial/feedback_timer_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\tutorial/feedback_timer_reg[7] )
WARNING: [Synth 8-3332] Sequential element (tutorial/anim_counter_reg[4]) is unused and will be removed from module bubble_sort_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 768.648 ; gain = 512.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 844.152 ; gain = 587.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   122|
|3     |LUT1   |    50|
|4     |LUT2   |   228|
|5     |LUT3   |   161|
|6     |LUT4   |   226|
|7     |LUT5   |   291|
|8     |LUT6   |   666|
|9     |MUXF7  |    16|
|10    |MUXF8  |     1|
|11    |FDCE   |   108|
|12    |FDPE   |     8|
|13    |FDRE   |   331|
|14    |FDRE_1 |    31|
|15    |FDSE   |     2|
|16    |FDSE_1 |     1|
|17    |IBUF   |     9|
|18    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |  2288|
|2     |  auto_pix_gen  |pixel_generator      |    87|
|3     |  btn_debouncer |button_debounce_5btn |   185|
|4     |  clk_div       |clock_divider        |    80|
|5     |  oled          |Oled_Display         |   839|
|6     |  sort_fsm      |bubble_sort_fsm      |   248|
|7     |  tutorial      |tutorial_fsm         |   719|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 887.371 ; gain = 283.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 887.371 ; gain = 631.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 887.371 ; gain = 643.871
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/synth_1/bubble_sort_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bubble_sort_top_utilization_synth.rpt -pb bubble_sort_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 887.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 03:21:37 2025...
