[
 {
  "vendor": "STMicro", 
  "name": "STM32F030C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030C8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030CCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030F4Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030K6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030R8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F030RCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031C4Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031E6Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031F4Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031F6Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031G4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031G6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031K4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031K6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F031K6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F038C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F038E6Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F038F6Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F038G6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F038K6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042C4Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042C6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042F4Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042F6Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042G4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042G6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042K4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042K6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042K6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F042T6Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F048C6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F048G6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F048T6Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C4Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051C8Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K4Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K4Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K6Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051K8Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051R4Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051R6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051R8Hx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051R8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F051T8Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F058C8Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F058R8Hx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F058R8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F058T8Yx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F070C6Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F070CBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F070F6Px", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F070RBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x0.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071C8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071C8Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071CBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071CBUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071CBYx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071RBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071V8Hx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071V8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071VBHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F071VBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072C8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072C8Ux", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072CBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072CBUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072CBYx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072R8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072RBHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072RBIx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072RBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072V8Hx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072V8Tx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072VBHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F072VBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078CBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078CBUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078CBYx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078RBHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078RBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078VBHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F078VBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091CBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091CBUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091CCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091CCUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091RBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091RCHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091RCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091RCYx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091VBTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091VCHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F091VCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098CCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098CCUx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098RCHx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098RCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098RCYx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F098VCTx", 
  "family": "STM32F0", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "STM32F0x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011D3Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011D4Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011E3Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011E4Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011F3Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011F3Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011F4Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011F4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011G3Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011G4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011K3Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011K3Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011K4Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L011K4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021D4Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021F4Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021F4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021G4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021K4Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L021K4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031C4Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031C6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031E4Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031E6Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031F4Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031F6Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031G4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031G6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031G6UxS", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031K4Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031K4Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031K6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L031K6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041C4Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041C6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041E6Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041F6Px", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041G6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041G6UxS", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041K6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L041K6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051C6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051C8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051K6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051K6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051K8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051K8Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051R6Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051R6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051R8Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051R8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051T6Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L051T8Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052C6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052C8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052K6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052K6Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052K8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052K8Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052R6Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052R6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052R8Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052R8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052T6Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052T8Fx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L052T8Yx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053C6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053C8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053R6Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053R6Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053R8Hx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L053R8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L062K8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L062K8Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L063C8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L063R8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071C8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071CBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071CBYx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071CZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071CZYx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071K8Ux", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071KBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071KBUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071KZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071KZUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071RBHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071RBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071RZHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071RZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071V8Ix", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071V8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071VBIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071VBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071VZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L071VZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072CBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072CBYx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072CZEx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072CZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072CZYx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072KBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072KBUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072KZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072KZUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RBHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RBIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RZHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072RZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072V8Ix", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072V8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072VBIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072VBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072VZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L072VZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073CBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073CZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073RBHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073RBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073RZHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073RZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073RZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073V8Ix", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073V8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073VBIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073VBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073VZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L073VZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L081CZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L081KZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L081KZUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x1.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L082CZYx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L082KBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L082KBUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L082KZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L082KZUx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x2.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083CBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083CZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083RBHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083RBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083RZHx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083RZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083V8Ix", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083V8Tx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083VBIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083VBTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083VZIx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L083VZTx", 
  "family": "STM32L0", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "STM32L0x3.svd", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100C4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100C6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100C8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100CBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R4Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R6Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R8Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100R8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100RBHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100RCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100RDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100RETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100V8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100VBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100VCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100VDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100VETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100ZCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100ZDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F100ZETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F100.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101C4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101C6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101C8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101C8Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101CBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101CBUx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101R4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101R6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101R8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RBHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101RGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101T4Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101T6Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101T8Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101TBUx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101V8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101VGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101ZCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101ZDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101ZETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101ZFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F101ZGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F101.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102C4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102C6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102C8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102CBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102R4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102R6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102R8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F102RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F102.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103C4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103C6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103C6Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103C8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103CBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103CBUx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R4Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R4Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R6Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R6Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R8Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103R8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RBHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RCYx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RDYx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103REYx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103RGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103T4Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103T6Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103T8Ux", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103TBUx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103V8Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103V8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VBHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VBIx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VCHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VDHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VEHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103VGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZCHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZDHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZDTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZEHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZETx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZFHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZFTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZGHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F103ZGTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F103.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105R8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105RCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105V8Hx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105V8Tx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105VBHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105VBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F105VCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F107RBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F107RCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F107VBTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F107VCHx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F107VCTx", 
  "family": "STM32F1", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F107.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RBTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RCTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205REYx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RGEx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205RGYx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205VBTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205VCTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205VETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205VFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205VGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205ZCTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205ZETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205ZFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F205ZGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ICHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ICTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IEHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IFHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IGHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207IGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207VCTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207VETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207VFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207VGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ZCTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ZETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ZFTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F207ZGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215RETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215RGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215VETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215VGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215ZETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F215ZGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F215.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217IEHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217IETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217IGHx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217IGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217VETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217VGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217ZETx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F217ZGTx", 
  "family": "STM32F2", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32F217.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100C6Ux", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100C6UxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100R8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100R8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100RBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100RBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L100RCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L100.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C6Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C6TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C6Ux", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C6UxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C8Ux", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151C8UxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CBUx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CBUxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151CCUx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151QCHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151QDHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151QEHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R6Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R6HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R6Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R6TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R8Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R8HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151R8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RBHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RBHxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RCYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RDYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151RETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151UCYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151V8Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151V8HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151V8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151V8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VBHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VBHxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VCHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VDTxX", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x70000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VDYxX", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x70000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151VEYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151ZCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151ZDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L151ZETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C6Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C6TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C6Ux", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C6UxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C8Ux", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152C8UxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CBUx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CBUxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152CCUx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152QCHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152QDHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152QEHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R6Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R6HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R6Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R6TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R8Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R8HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152R8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RBHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RBHxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RDYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152RETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152V8Hx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152V8HxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152V8Tx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x2800", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152V8TxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VBHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VBHxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VBTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VBTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VCHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VDTxX", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x70000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152VEYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152ZCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152ZDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L152ZETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L151.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162QDHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162RCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162RCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162RDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162RDYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162RETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VCHx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VCTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VCTxA", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VDYxX", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x70000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162VEYx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162ZDTx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L162ZETx", 
  "family": "STM32L1", 
  "ram": [
   {
    "size": "0x14000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "STM32L162.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301C6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301C8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301C8Yx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301K6Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301K8Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301R6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F301R8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F301.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302C6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302C8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302C8Yx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302CBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302CCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302K6Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302K8Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302R6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302R8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302RBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302RCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302RDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302RETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VCYx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VDHx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VEHx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302VETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302ZDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F302ZETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F302.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303C6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303C8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303CBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303CCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303K6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303K6Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303K8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303K8Ux", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303R6Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303R8Tx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303RBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303RCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303RDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303RETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VBTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VCTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VCYx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VDHx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VEHx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303VEYx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303ZDTx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F303ZETx", 
  "family": "STM32F30", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F303.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F318C8Tx", 
  "family": "STM32F31", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F318C8Yx", 
  "family": "STM32F31", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F318K8Ux", 
  "family": "STM32F31", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F328C8Tx", 
  "family": "STM32F32", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334C4Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334C6Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334C8Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334C8Yx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K4Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K4Ux", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K6Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K6Ux", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K8Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334K8Ux", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334R6Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F334R8Tx", 
  "family": "STM32F33", 
  "ram": [
   {
    "size": "0x3000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x4.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F358CCTx", 
  "family": "STM32F35", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F358RCTx", 
  "family": "STM32F35", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F358VCTx", 
  "family": "STM32F35", 
  "ram": [
   {
    "size": "0xA000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373C8Tx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373CBTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373CCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373R8Tx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373RBTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373RCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373V8Hx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373V8Tx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373VBHx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373VBTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373VCHx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F373VCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F373.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F378CCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F378RCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F378RCYx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F378VCTx", 
  "family": "STM32F37", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F398VETx", 
  "family": "STM32F39", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F3x8.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CBUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CBYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CCFx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CCUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CCYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CDUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CDYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CEUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401CEYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401RBTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401RCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401RDTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401RETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VBHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VBTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VCHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VDHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VDTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x60000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F401VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F401.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F405OEYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F405OGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F405RGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F405VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F405ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407IEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407IETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F407ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410C8Tx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410C8Ux", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410CBTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410CBUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410R8Ix", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410R8Tx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410RBIx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410RBTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410T8Yx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F410TBYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F410.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411CCUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411CCYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411CEUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411CEYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411RCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411RETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411VCHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411VCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411VEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F411VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F411.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412CEUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412CGUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412RETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412REYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412REYxP", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412RGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412RGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412RGYxP", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412VEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412VGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412ZEJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412ZGJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F412ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F412.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413CGUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413CHUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413MGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413MHYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413RGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413RHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413VGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413VHHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413VHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413ZGJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413ZHJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F413ZHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F415OGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F415RGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F415VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F415ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F405.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417IEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417IETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F417ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F407.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423CHUx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423MHYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423RHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423VHHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423VHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423ZHJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F423ZHTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F413.svd", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427AGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F427ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429AGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429BETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429BGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429BITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429NEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429NGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429NIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F429ZIYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F437ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F427.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439BGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439BITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439NGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439NIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F439ZIYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F429.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446MCYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446MEYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446RCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446RETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446VCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZCHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZCJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZCTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZEJx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F446ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F446.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AEYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469AIYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469BETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469BGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469BITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469NEHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469NGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469NIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469VETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469ZETx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F469ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479AGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479AGYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479AIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479AIYx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479BGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479BITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479IGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479IGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479IIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479IITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479NGHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479NIHx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479VGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479VITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479ZGTx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F479ZITx", 
  "family": "STM32F4", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32F469.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CBTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CBUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CBYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431CCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431KBUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431KCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RBIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RBTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RBYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431RCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431VCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L431VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L432KBUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L432KCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CBTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CBUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CBYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433CCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RBIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RBTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RBYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RCTxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433RCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433VCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L433VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L442KCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443CCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443CCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443CCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443RCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443RCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443VCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L443VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0xC000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451CCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451CEUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451RCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451RCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451REIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451REYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451VCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451VEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L451VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452CCUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452CEUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452RCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452RCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452REIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452RETxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452REYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452VCIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452VEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L452VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462CEUx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462REIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462REYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462VEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L462VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x28000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471QEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471QGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471ZETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L471ZGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x1.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L475VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476JEYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476JGYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476JGYxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476MEYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476MGYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476QEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476QGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476RCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476VCTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476ZETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476ZGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L476ZGTxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L485JCYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L485JEYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L486JGYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L486QGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L486RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L486VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L486ZGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x18000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496AEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496AGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496AGIxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496QEIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496QGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496RETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496RGTxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496VETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496VEYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496VGYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496VGYxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496ZETx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496ZGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L496ZGTxP", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6AGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6QGIx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6RGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6VGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6VGYx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4A6ZGTx", 
  "family": "STM32L4", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5AGIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5QGIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5QIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5VGTx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5ZGTx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5ZGYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R5ZIYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R7AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R7VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R7ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9AGIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9VGTx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZGJx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZGTx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZGYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZIJx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4R9ZIYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4R9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S5AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S5QIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S5VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S5ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S5ZIYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S7AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S7VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S7ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S9AIIx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S9VITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S9ZIJx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S9ZITx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32L4S9ZIYx", 
  "family": "STM32L4PLUS", 
  "ram": [
   {
    "size": "0xA0000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "STM32L4S9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722ICKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722ICTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722RCTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722RETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722VCTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722VETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722ZCTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F722ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ICKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ICTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723VCYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723VEYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ZCIx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ZCTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ZEIx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F723ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F732IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F732IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F732RETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F732VETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F732ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x2.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F733IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F733IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F733VEYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F733ZEIx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F733ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x3.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745IGKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745VEHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745VETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745VGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745VGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F745ZGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746BETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746BGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746IEKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746IETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746IGKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746NEHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746NGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746VEHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746VETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746VGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746VGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746ZETx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746ZEYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746ZGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F746ZGYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756BGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756IGKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756NGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756VGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756VGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756ZGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F756ZGYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x50000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x6.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765BGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765BITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765IGKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765IIKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765IITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765NGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765NIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765VGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765VGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765VIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765VITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765ZGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F765ZITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x5.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767BGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767BITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767IGKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767IIKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767IITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767NGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767NIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767VGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767VGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767VIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767VITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767ZGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F767ZITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F768AIYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769AGYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769AIYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769BGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769BITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769IGTx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769IITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769NGHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F769NIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777BITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777IIKx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777IITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777NIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777VIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777VITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F777ZITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x7.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F778AIYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F779AIYx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F779BITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F779IITx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32F779NIHx", 
  "family": "STM32F7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32F7x9.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743AGIx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743AIIx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743BITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743IIKx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743IITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743VGHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743VIHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743VITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743XIHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H743ZITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753AGIx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753AIIx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753BITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753IIKx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753IITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753VGHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753VIHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753VITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753XIHx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "STMicro", 
  "name": "STM32H753ZITx", 
  "family": "STM32H7", 
  "ram": [
   {
    "size": "0x80000", 
    "name": "RAM", 
    "address": "0x24000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "STM32H7x3.svd", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "ROM", 
    "address": "0x8000000"
   }
  ]
 }, 
 {
  "vendor": "Amiccom", 
  "name": "A8137M0", 
  "family": "2.4GHz Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "A8137M.svd", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Amiccom", 
  "name": "A8107M0", 
  "family": "BLE Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x08000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "A8107M.svd", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A0128", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A0256", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A0512", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A1128", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A1256", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A1512", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A3128", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A3128S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A3256", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A3256S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A364", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A364S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A4128", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A4128S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A4256", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A4256S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A464", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3A464S", 
  "family": "UC3A", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B0128", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B0256", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B0512", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B064", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B1128", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B1256", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B1512", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3B164", 
  "family": "UC3B", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C0128C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C0256C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C0512C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C064C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C1128C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C1256C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C1512C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C164C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C2128C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C2256C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C2512C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3C264C", 
  "family": "UC3C", 
  "ram": [], 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54101J256", 
  "family": "LPC54101", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM1", 
    "address": "0x02010000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM2", 
    "address": "0x03400000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54101.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54101J512", 
  "family": "LPC54101", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM1", 
    "address": "0x02010000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM2", 
    "address": "0x03400000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54101.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54102J256", 
  "family": "LPC54102", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM1", 
    "address": "0x02010000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM2", 
    "address": "0x03400000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54102_cm4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54102J512", 
  "family": "LPC54102", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM1", 
    "address": "0x02010000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM2", 
    "address": "0x03400000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54102_cm4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54113J128", 
  "family": "LPC54113", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54113.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54113J256", 
  "family": "LPC54113", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM1", 
    "address": "0x20010000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM2", 
    "address": "0x20020000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54113.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54114J256", 
  "family": "LPC54114", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM0", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM1", 
    "address": "0x20010000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM2", 
    "address": "0x20020000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54114_cm4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK02FN128xxx10", 
  "family": "MK02F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK02F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK02FN64xxx10", 
  "family": "MK02F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK02F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN128xxx10", 
  "family": "MK22F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV30F128xxx10", 
  "family": "MKV30F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV30F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV30F64xxx10", 
  "family": "MKV30F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV30F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV31F128xxx10", 
  "family": "MKV31F12810", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV31F12810.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21FN1M0xxx12", 
  "family": "MK21F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21FX512xxx12", 
  "family": "MK21F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21FN1M0Axxx12", 
  "family": "MK21FA12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21FA12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21FX512Axxx12", 
  "family": "MK21FA12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21FA12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN1M0xxx12", 
  "family": "MK22F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FX512xxx12", 
  "family": "MK22F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN128xxx12", 
  "family": "MK22F25612", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F25612.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN256xxx12", 
  "family": "MK22F25612", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F25612.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN512xxx12", 
  "family": "MK22F51212", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22F51212.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FN1M0Axxx12", 
  "family": "MK22FA12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22FA12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22FX512Axxx12", 
  "family": "MK22FA12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22FA12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK24FN1M0xxx12", 
  "family": "MK24F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK24F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK24FN256xxx12", 
  "family": "MK24F25612", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK24F25612.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK63FN1M0xxx12", 
  "family": "MK63F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK63F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK64FN1M0xxx12", 
  "family": "MK64F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK64F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK64FX512xxx12", 
  "family": "MK64F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK64F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKS20FN128xxx12", 
  "family": "MKS20F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0xc000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKS20F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKS20FN256xxx12", 
  "family": "MKS20F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0xc000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKS20F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKS22FN128xxx12", 
  "family": "MKS22F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0xc000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKS22F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKS22FN256xxx12", 
  "family": "MKS22F12", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0xc000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKS22F12.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV31F256xxx12", 
  "family": "MKV31F25612", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV31F25612.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV31F512xxx12", 
  "family": "MKV31F51212", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV31F51212.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK27FN2M0xxx15", 
  "family": "MK27F15", 
  "clock": "150000000", 
  "ram": [
   {
    "size": "0x200000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_LOWER", 
    "address": "0x1ffc0000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK27F15.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK28FN2M0xxx15", 
  "family": "MK28F15", 
  "clock": "150000000", 
  "ram": [
   {
    "size": "0x200000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_LOWER", 
    "address": "0x1ffc0000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK28F15.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK80FN256xxx15", 
  "family": "MK80F25615", 
  "clock": "150000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK80F25615.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK82FN256xxx15", 
  "family": "MK82F25615", 
  "clock": "150000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK82F25615.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE14F256xxx16", 
  "family": "MKE14F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE14F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE14F512xxx16", 
  "family": "MKE14F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE14F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE16F256xxx16", 
  "family": "MKE16F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE16F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE16F512xxx16", 
  "family": "MKE16F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE16F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE18F256xxx16", 
  "family": "MKE18F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE18F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE18F512xxx16", 
  "family": "MKE18F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKE18F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV42F128xxx16", 
  "family": "MKV42F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV42F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV42F256xxx16", 
  "family": "MKV42F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV42F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV42F64xxx16", 
  "family": "MKV42F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV42F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV44F128xxx16", 
  "family": "MKV44F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV44F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV44F256xxx16", 
  "family": "MKV44F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV44F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV44F64xxx16", 
  "family": "MKV44F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV44F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV46F128xxx16", 
  "family": "MKV46F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV46F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV46F256xxx16", 
  "family": "MKV46F16", 
  "clock": "168000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MKV46F16.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54005", 
  "family": "LPC54005", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAMX", 
    "address": "0x00000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54005.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54016", 
  "family": "LPC54016", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAMX", 
    "address": "0x00000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54016.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54018", 
  "family": "LPC54018", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAMX", 
    "address": "0x00000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54018.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54605J256", 
  "family": "LPC54605", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x018000", 
    "name": "SRAM_0_1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54605.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54605J512", 
  "family": "LPC54605", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54605.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54606J256", 
  "family": "LPC54606", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x018000", 
    "name": "SRAM_0_1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54606.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54606J512", 
  "family": "LPC54606", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54606.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54607J256", 
  "family": "LPC54607", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x018000", 
    "name": "SRAM_0_1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54607.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54607J512", 
  "family": "LPC54607", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54607.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54608J512", 
  "family": "LPC54608", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54608.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54616J256", 
  "family": "LPC54616", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x018000", 
    "name": "SRAM_0_1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54616.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54616J512", 
  "family": "LPC54616", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54616.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54618J512", 
  "family": "LPC54618", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54618.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "LPC54628J512", 
  "family": "LPC54628", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x028000", 
    "name": "SRAM_0_1_2_3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAMX", 
    "address": "0x04000000"
   }, 
   {
    "size": "0x2000", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "LPC54628.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK26FN2M0xxx18", 
  "family": "MK26F18", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x200000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK26F18.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK65FN2M0xxx18", 
  "family": "MK65F18", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x200000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK65F18.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK65FX1M0xxx18", 
  "family": "MK65F18", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK65F18.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK66FN2M0xxx18", 
  "family": "MK66F18", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x200000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK66F18.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK66FX1M0xxx18", 
  "family": "MK66F18", 
  "clock": "180000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff0000"
   }, 
   {
    "size": "0x030000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK66F18.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV56F1M0xxx24", 
  "family": "MKV56F24", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x18000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_OC", 
    "address": "0x2f000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MKV56F24.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV56F512xxx24", 
  "family": "MKV56F24", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x18000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MKV56F24.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV58F1M0xxx24", 
  "family": "MKV58F24", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x100000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x18000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_OC", 
    "address": "0x2f000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MKV58F24.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV58F512xxx24", 
  "family": "MKV58F24", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x18000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x010000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MKV58F24.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE02Z16xxx4", 
  "family": "MKE02Z4", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0800", 
    "name": "SRAM", 
    "address": "0x1ffffe00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE02Z32xxx4", 
  "family": "MKE02Z4", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE02Z64xxx4", 
  "family": "MKE02Z4", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE04Z128xxx4", 
  "family": "MKE04Z1284", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE04Z1284.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE04Z64xxx4", 
  "family": "MKE04Z1284", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE04Z1284.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE06Z128xxx4", 
  "family": "MKE06Z4", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE06Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE06Z64xxx4", 
  "family": "MKE06Z4", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE06Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE04Z8xxx4", 
  "family": "MKE04Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0400", 
    "name": "SRAM", 
    "address": "0x1fffff00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE04Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL02Z16xxx4", 
  "family": "MKL02Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0800", 
    "name": "SRAM", 
    "address": "0x1ffffe00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL02Z32xxx4", 
  "family": "MKL02Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL02Z8xxx4", 
  "family": "MKL02Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0400", 
    "name": "SRAM", 
    "address": "0x1fffff00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL02Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL03Z16xxx4", 
  "family": "MKL03Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0800", 
    "name": "SRAM", 
    "address": "0x1ffffe00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL03Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL03Z32xxx4", 
  "family": "MKL03Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0800", 
    "name": "SRAM", 
    "address": "0x1ffffe00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL03Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL03Z8xxx4", 
  "family": "MKL03Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x0800", 
    "name": "SRAM", 
    "address": "0x1ffffe00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL03Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL13Z32xxx4", 
  "family": "MKL13Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL13Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL13Z64xxx4", 
  "family": "MKL13Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL13Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL17Z128xxx4", 
  "family": "MKL17Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL17Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL17Z256xxx4", 
  "family": "MKL17Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL17Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL17Z32xxx4", 
  "family": "MKL17Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL17Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL17Z64xxx4", 
  "family": "MKL17Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL17Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL26Z128xxx4", 
  "family": "MKL26Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL26Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL26Z256xxx4", 
  "family": "MKL26Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL26Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL26Z32xxx4", 
  "family": "MKL26Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL26Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL26Z64xxx4", 
  "family": "MKL26Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL26Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL27Z128xxx4", 
  "family": "MKL27Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL27Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL27Z256xxx4", 
  "family": "MKL27Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL27Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL27Z32xxx4", 
  "family": "MKL27Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }, 
   {
    "size": "0x0200", 
    "name": "USB_RAM", 
    "address": "0x400fe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL27Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL27Z64xxx4", 
  "family": "MKL27Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }, 
   {
    "size": "0x0200", 
    "name": "USB_RAM", 
    "address": "0x400fe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL27Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL33Z128xxx4", 
  "family": "MKL33Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL33Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL33Z256xxx4", 
  "family": "MKL33Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL33Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL33Z32xxx4", 
  "family": "MKL33Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "SRAM", 
    "address": "0x1ffffc00"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL33Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL33Z64xxx4", 
  "family": "MKL33Z644", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL33Z644.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL34Z64xxx4", 
  "family": "MKL34Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL34Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL36Z128xxx4", 
  "family": "MKL36Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL36Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL36Z256xxx4", 
  "family": "MKL36Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL36Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL36Z64xxx4", 
  "family": "MKL36Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "SRAM", 
    "address": "0x1ffff800"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL36Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL43Z128xxx4", 
  "family": "MKL43Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL43Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL43Z256xxx4", 
  "family": "MKL43Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL43Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL46Z128xxx4", 
  "family": "MKL46Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL46Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL46Z256xxx4", 
  "family": "MKL46Z4", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL46Z4.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DN512xxx5", 
  "family": "MK11D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DX128xxx5", 
  "family": "MK11D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DX256xxx5", 
  "family": "MK11D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DN512Axxx5", 
  "family": "MK11DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DX128Axxx5", 
  "family": "MK11DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK11DX256Axxx5", 
  "family": "MK11DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK11DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK12DN512xxx5", 
  "family": "MK12D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK12D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK12DX128xxx5", 
  "family": "MK12D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK12D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK12DX256xxx5", 
  "family": "MK12D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK12D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DN512xxx5", 
  "family": "MK21D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DX128xxx5", 
  "family": "MK21D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DX256xxx5", 
  "family": "MK21D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DN512Axxx5", 
  "family": "MK21DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DX128Axxx5", 
  "family": "MK21DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK21DX256Axxx5", 
  "family": "MK21DA5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK21DA5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22DN512xxx5", 
  "family": "MK22D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22DX128xxx5", 
  "family": "MK22D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MK22DX256xxx5", 
  "family": "MK22D5", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_LOWER", 
    "address": "0x1fffc000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM_UPPER", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "MK22D5.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE14Z128xxx7", 
  "family": "MKE14Z7", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }, 
   {
    "size": "0x0800", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE14Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE14Z256xxx7", 
  "family": "MKE14Z7", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x0800", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE14Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE15Z128xxx7", 
  "family": "MKE15Z7", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }, 
   {
    "size": "0x0800", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE15Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKE15Z256xxx7", 
  "family": "MKE15Z7", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x040000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x8000", 
    "name": "SRAM", 
    "address": "0x1fffe000"
   }, 
   {
    "size": "0x0800", 
    "name": "FLEX_RAM", 
    "address": "0x14000000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKE15Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL28Z512xxx7", 
  "family": "MKL28Z7", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x080000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM", 
    "address": "0x1fff8000"
   }, 
   {
    "size": "0x0800", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL28Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV10Z128xxx7", 
  "family": "MKV10Z1287", 
  "clock": "75000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKV10Z1287.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV10Z64xxx7", 
  "family": "MKV10Z1287", 
  "clock": "75000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKV10Z1287.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV11Z128xxx7", 
  "family": "MKV11Z7", 
  "clock": "75000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKV11Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKV11Z64xxx7", 
  "family": "MKV11Z7", 
  "clock": "75000000", 
  "ram": [
   {
    "size": "0x010000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x4000", 
    "name": "SRAM", 
    "address": "0x1ffff000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKV11Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "NXP", 
  "name": "MKL82Z128xxx7", 
  "family": "MKL82Z7", 
  "clock": "96000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "PROGRAM_FLASH", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x018000", 
    "name": "SRAM", 
    "address": "0x1fffa000"
   }, 
   {
    "size": "0x0800", 
    "name": "USB_RAM", 
    "address": "0x40100000"
   }
  ], 
  "fpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "MKL82Z7.xml", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATBTLC1000WLCSP", 
  "family": "SAMB11", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x10040000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "ATBTLC1000WLCSP.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x0"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMB11G18A", 
  "family": "SAMB11", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x10040000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "ATSAMB11G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x0"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMB11ZR", 
  "family": "SAMB11", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x10040000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "ATSAMB11ZR.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x0"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20E15A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20E15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20E16A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20E16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20E17A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20E17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20E18A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20G15A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20G15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20G16A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20G17A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20G17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20G18A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J15A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J16A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J17A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J17AU", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J17AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J18A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20J18AU", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20J18AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20N17A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20N17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC20N18A", 
  "family": "SAMC20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC20N18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21E15A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21E15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21E16A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21E16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21E17A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21E17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21E18A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21G15A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21G15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21G16A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21G17A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21G17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21G18A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J15A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J16A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J17A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J17AU", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J17AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J18A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21J18AU", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21J18AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21N17A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21N17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMC21N18A", 
  "family": "SAMC21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMC21N18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD09C13A", 
  "family": "SAMD09", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD09C13A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD09D14A", 
  "family": "SAMD09", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD09D14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10C13A", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10C13A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10C14A", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10C14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10D13AM", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10D13AM.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10D13AS", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10D13AS.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10D14AM", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10D14AM.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10D14AS", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10D14AS.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD10D14AU", 
  "family": "SAMD10", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD10D14AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD11C14A", 
  "family": "SAMD11", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD11C14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD11D14AM", 
  "family": "SAMD11", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD11D14AM.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD11D14AS", 
  "family": "SAMD11", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD11D14AS.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD11D14AU", 
  "family": "SAMD11", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD11D14AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E14", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E14.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E14B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E15", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E15.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E15B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E16", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E16B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E17", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E17.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20E18", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20E18.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G14", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G14.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G14B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G15", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G15.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G15B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G16", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G16B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G17", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G17.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G17U", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G17U.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G18", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G18.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20G18U", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20G18U.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J14", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J14.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J14B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J15", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J15.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J15B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J16", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J16B", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J17", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J17.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD20J18", 
  "family": "SAMD20", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD20J18.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E15A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E15B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E15BU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E15BU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E15CU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E15CU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E15L", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E15L.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E16A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E16B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E16BU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E16BU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E16CU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E16CU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E16L", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E16L.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E17A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21E18A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G15A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G15B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G15L", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G15L.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G16A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G16B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G16L", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G16L.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G17A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G17AU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G17AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G18A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21G18AU", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21G18AU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J15A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J15B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J16A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J16B", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J17A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD21J18A", 
  "family": "SAMD21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMD21J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E14A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E14B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E15A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E15B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E16A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1E16B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1E16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G14A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G14B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G15A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G15B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G16A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1G16B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1G16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J14A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J14B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J14B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J15A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J15B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J16A", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMDA1J16B", 
  "family": "SAMDA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMDA1J16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G14A", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G14A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G14AB", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G14AB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x200", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G15A", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G15A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G15AB", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G15AB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G16A", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMHA1G16AB", 
  "family": "SAMHA1", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMHA1G16AB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21E15B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21E15B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x400", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21E16B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21E16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21E17B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21E17B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21E18A", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21E18B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21E18B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21G16B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21G16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21G17B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21G17B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21G18A", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21G18B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21G18B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21J16B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21J16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21J17B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21J17B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21J18A", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21J18B", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21J18B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML21J18BU", 
  "family": "SAML21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML21J18BU.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22G16A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22G17A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22G17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22G18A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22J16A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22J16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22J17A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22J17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22J18A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22N16A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22N16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x800", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22N17A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22N17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x1000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAML22N18A", 
  "family": "SAML22", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAML22N18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21E16A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21E16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21E17A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21E17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21E18A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21E19A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21E19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21G16A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21G16A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21G17A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21G17A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR21G18A", 
  "family": "SAMR21", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR21G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR30E18A", 
  "family": "SAMR30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR30E18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMR30G18A", 
  "family": "SAMR30", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x30000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "ATSAMR30G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3A4C", 
  "family": "SAM3A", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3A4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00020000", 
    "name": "IROM2", 
    "address": "0xA0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3A8C", 
  "family": "SAM3A", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3A8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM2", 
    "address": "0xC0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N00A", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N00A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N00B", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N00B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N0A", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N0A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N0B", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N0B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N0C", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N0C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N1A", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N1A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N1B", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N1B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N1C", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N1C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N2A", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N2A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N2B", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N2B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N2C", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N4A", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00006000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N4A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N4B", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00006000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N4B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3N4C", 
  "family": "SAM3N", 
  "ram": [
   {
    "size": "0x00006000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3N4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S1A", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S1A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S1B", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S1B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S1C", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S1C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S2A", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S2A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S2B", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S2B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S2C", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S4A", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x0000C000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S4A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S4B", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x0000C000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S4B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S4C", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x0000C000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S8B", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00400000", 
    "name": "IROM1", 
    "address": "0x00800000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3S8C", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3S8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00400000", 
    "name": "IROM1", 
    "address": "0x00800000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3SD8B", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3SD8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00400000", 
    "name": "IROM1", 
    "address": "0x00800000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3SD8C", 
  "family": "SAM3S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3SD8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00400000", 
    "name": "IROM1", 
    "address": "0x00800000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00400000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U1C", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U1C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U1E", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U1E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U2C", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U2E", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U2E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U4C", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00020000", 
    "name": "IROM2", 
    "address": "0x00100000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3U4E", 
  "family": "SAM3U", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3U4E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00020000", 
    "name": "IROM2", 
    "address": "0x00100000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00180000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3X4C", 
  "family": "SAM3X", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3X4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00020000", 
    "name": "IROM2", 
    "address": "0xA0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3X4E", 
  "family": "SAM3X", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3X4E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00020000", 
    "name": "IROM2", 
    "address": "0xA0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3X8C", 
  "family": "SAM3X", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3X8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM2", 
    "address": "0xC0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3X8E", 
  "family": "SAM3X", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3X8E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM2", 
    "address": "0xC0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM3X8H", 
  "family": "SAM3X", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ATSAM3X8H.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00080000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM2", 
    "address": "0xC0000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM3", 
    "address": "0x00100000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4C16C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4C16C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4C32C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4C32C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4C32E", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4C32E_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4C4C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4C4C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4C8C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4C8C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMP16C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMP16C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMP32C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMP32C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMP8C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMP8C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMS16C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMS16C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMS32C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMS32C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x01100000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM3", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMS4C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMS4C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CMS8C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CMS8C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CP16B", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CP16B_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4CP16C", 
  "family": "SAM4C", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM2", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM3", 
    "address": "0x20100000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20080000"
   }, 
   {
    "size": "0x00002000", 
    "name": "IRAM2", 
    "address": "0x20100000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4CP16C_0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x01000000"
   }, 
   {
    "size": "0x01000000", 
    "name": "IROM2", 
    "address": "0x02000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E16C", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E16C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E16CB", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E16CB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E16E", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E16E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E8C", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E8CB", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E8CB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4E8E", 
  "family": "SAM4E", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4E8E.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC2A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC2A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC2B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC2B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC2C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC4A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC4A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC4B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC4B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC4C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC8A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC8A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC8B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LC8C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LC8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS2A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS2A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS2B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS2B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS2C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS4A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS4A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS4B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS4B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS4C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS8A", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS8A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS8B", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4LS8C", 
  "family": "SAM4L", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x800", 
    "name": "IRAM2", 
    "address": "0x21000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4LS8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4N16B", 
  "family": "SAM4N", 
  "ram": [
   {
    "size": "0x00014000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4N16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4N16C", 
  "family": "SAM4N", 
  "ram": [
   {
    "size": "0x00014000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4N16C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4N8A", 
  "family": "SAM4N", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4N8A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4N8B", 
  "family": "SAM4N", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4N8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4N8C", 
  "family": "SAM4N", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4N8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S16B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S16C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S16C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S2A", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S2A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S2B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S2B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S2C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S2C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S4A", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S4A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S4B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S4B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S4C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S4C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S8B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S8B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4S8C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4S8C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SA16B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SA16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SA16C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SA16C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SD16B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SD16B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00480000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM3", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SD16C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SD16C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x00480000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM3", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SD32B", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SD32B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00500000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM3", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SD32C", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SD32C.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00500000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM3", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAM4SP32A", 
  "family": "SAM4S", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "NO_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAM4SP32A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00100000", 
    "name": "IROM2", 
    "address": "0x00500000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM3", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51G18A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51G18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51G19A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51G19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51J18A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51J19A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51J19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51J20A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51J20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51N19A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51N19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51N20A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51N20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51P19A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51P19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMD51P20A", 
  "family": "SAMD51", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMD51P20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME51J18A", 
  "family": "SAME51", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME51J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME51J19A", 
  "family": "SAME51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME51J19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME51J20A", 
  "family": "SAME51", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME51J20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME51N19A", 
  "family": "SAME51", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME51N19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME51N20A", 
  "family": "SAME51", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME51N20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME53J18A", 
  "family": "SAME53", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME53J18A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME53J19A", 
  "family": "SAME53", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME53J19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME53J20A", 
  "family": "SAME53", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME53J20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME53N19A", 
  "family": "SAME53", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME53N19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME53N20A", 
  "family": "SAME53", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME53N20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME54N19A", 
  "family": "SAME54", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME54N19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME54N20A", 
  "family": "SAME54", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME54N20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME54P19A", 
  "family": "SAME54", 
  "ram": [
   {
    "size": "0x30000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME54P19A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME54P20A", 
  "family": "SAME54", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM2", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x8000", 
    "name": "IRAM3", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM4", 
    "address": "0x47000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAME54P20A.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG51G18", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG51G18.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG51N18", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG51N18.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG53G19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG53G19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG53N19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG53N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG54G19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG54G19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG54J19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG54J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG54N19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG54N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG55G19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG55G19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMG55J19", 
  "family": "SAMG", 
  "ram": [
   {
    "size": "0x00028000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "SP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ATSAMG55J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00400000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J19", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J19B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J20", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J20B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J21", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70J21B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N19", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N19B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N20", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N20B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N21", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70N21B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q19", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q19B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q20", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70Q20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q20B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q21", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAME70Q21B", 
  "family": "SAME70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAME70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J19", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J19B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J20", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J20B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J21", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70J21B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N19", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N19B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N20", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N20B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N21", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70N21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70N21B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q19", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q19B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q20", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q20B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q21", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMS70Q21B", 
  "family": "SAMS70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMS70N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70J19", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70J19B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70J19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70J20", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70J20B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70J20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70N19", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70N19B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70N19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70N20", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70N20B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70N20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70Q19", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70Q19B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70Q19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70Q20", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70Q20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV70Q20B", 
  "family": "SAMV70", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV70Q20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J19", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J19B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J20", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J20B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J21", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71J21B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71J21B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N19", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N19B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N20", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N20B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N21", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71N21B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71N21B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q19", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q19.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q19B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q19B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q20", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q20.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q20B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q20B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q21", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q21.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATSAMV71Q21B", 
  "family": "SAMV71", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20400000"
   }
  ], 
  "fpu": "DP_FPU", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "ATSAMV71Q21B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00400000"
   }, 
   {
    "size": "0x00004000", 
    "name": "IROM2", 
    "address": "0x00800000"
   }
  ]
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC128D3", 
  "family": "UC3D", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC128D4", 
  "family": "UC3D", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC64D3", 
  "family": "UC3D", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC64D4", 
  "family": "UC3D", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3L0128", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3L016", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3L0256", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3L032", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT32UC3L064", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC128L3U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC128L4U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC256L3U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC256L4U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC64L3U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATUC64L4U", 
  "family": "UC3L", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR32_UC3", 
  "svd_file": "", 
  "endian": "Big-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5272", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5505", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5700M322", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5702M322", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5781", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5782", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5783", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5787", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5790", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5790N", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5791", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5795", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5831", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5832", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5833", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA5835", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6285", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6286", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6612C", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6613C", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6614Q", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6616C", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA6617C", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA664251", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA8210", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA8215", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA8510", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATA8515", 
  "family": "ATautomotive", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90CAN128", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90CAN32", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90CAN64", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM161", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM216", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM2B", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM316", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM3B", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90PWM81", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB1286", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB1287", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB162", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB646", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB647", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "AT90USB82", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega128", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega1280", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega1281", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega1284", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega1284P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega1284RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega128A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega128RFA1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega128RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega162", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega164A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega164P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega164PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega165A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega165P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega165PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega168", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega168A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega168P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega168PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega168PB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega169A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega169P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega169PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16HVA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16HVB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16HVBrevB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16M1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16U2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega16U4", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega2560", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega2561", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega2564RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega256RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega324A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega324P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega324PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega324PB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega325", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3250", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3250A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3250P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3250PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega325A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega325P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega325PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega328", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega328P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega328PB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega329", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3290", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3290A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3290P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3290PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega329A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega329P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega329PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32C1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32HVB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32HVBrevB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32M1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32U2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega32U4", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega406", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega48", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega48A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega48P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega48PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega48PB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega640", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega644", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega644A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega644P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega644PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega644RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega645", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6450", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6450A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6450P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega645A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega645P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega649", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6490", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6490A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega6490P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega649A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega649P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64C1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64HVE2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64M1", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega64RFR2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8515", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8535", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega88", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega88A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega88P", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega88PA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega88PB", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8A", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8HVA", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega8U2", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny11", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny12", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny13", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny13A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny15", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny1634", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny167", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny2313", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny2313A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny24", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny24A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny25", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny26", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny261", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny261A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny4313", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny43U", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny44", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny441", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny44A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny45", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny461", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny461A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny48", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny80", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny828", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny84", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny840", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny841", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny84A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny85", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny861", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny861A", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny87", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny88", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny10", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny102", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny104", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny20", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny4", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny40", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny5", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny9", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8L", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3208", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega3209", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega4808", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATmega4809", 
  "family": "ATmega", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny1614", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny1616", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny1617", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny212", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny214", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny3214", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny3216", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny3217", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny412", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny414", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny416", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny417", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny814", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny816", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATtiny817", 
  "family": "ATtiny", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8X", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128A1", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128A1U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128A3", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128A3U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128A4U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega16A4", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega16A4U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega192A3", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega192A3U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256A3", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256A3B", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256A3BU", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256A3U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32A4", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32A4U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64A1", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64A1U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64A3", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64A3U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64A4U", 
  "family": "XMEGAA", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128B1", 
  "family": "XMEGAB", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128B3", 
  "family": "XMEGAB", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64B1", 
  "family": "XMEGAB", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64B3", 
  "family": "XMEGAB", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega16C4", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega192C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32C4", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega384C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64C3", 
  "family": "XMEGAC", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega128D4", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega16D4", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega192D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega256D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32D4", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega384D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64D3", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega64D4", 
  "family": "XMEGAD", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega16E5", 
  "family": "XMEGAE", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega32E5", 
  "family": "XMEGAE", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "Atmel", 
  "name": "ATxmega8E5", 
  "family": "XMEGAE", 
  "ram": [], 
  "fpu": "NO_FPU", 
  "mpu": "NO_MPU", 
  "cpu_core": "AVR8_XMEGA", 
  "svd_file": "", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350C4", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350C6", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350C8", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350CB", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350G4", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350G6", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350G8", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350K4", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350K6", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350K8", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350R4", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350R6", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350R8", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F350RB", 
  "family": "GD32F350", 
  "clock": "108000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330C4", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330C6", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330C8", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330CB", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330F4", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330F6", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330F8", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330G4", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330G6", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330G8", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330K4", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330K6", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330K8", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330R8", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "vendor": "GigaDevice", 
  "name": "GD32F330RB", 
  "family": "GD32F330", 
  "clock": "84000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "fpu": "0 ", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "GD32F3x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG108F32", 
  "family": "EFM32HG108", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG108F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG108F64", 
  "family": "EFM32HG108", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG108F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG110F32", 
  "family": "EFM32HG110", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG110F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG110F64", 
  "family": "EFM32HG110", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG110F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG210F32", 
  "family": "EFM32HG210", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG210F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG210F64", 
  "family": "EFM32HG210", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG210F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG222F32", 
  "family": "EFM32HG222", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG222F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG222F64", 
  "family": "EFM32HG222", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG222F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG308F32", 
  "family": "EFM32HG308", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG308F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG308F64", 
  "family": "EFM32HG308", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG308F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG309F32", 
  "family": "EFM32HG309", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG309F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG309F64", 
  "family": "EFM32HG309", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG309F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG310F32", 
  "family": "EFM32HG310", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG310F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG310F64", 
  "family": "EFM32HG310", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG310F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG321F32", 
  "family": "EFM32HG321", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG321F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG321F64", 
  "family": "EFM32HG321", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG321F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG322F32", 
  "family": "EFM32HG322", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG322F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG322F64", 
  "family": "EFM32HG322", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG322F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG350F32", 
  "family": "EFM32HG350", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG350F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32HG350F64", 
  "family": "EFM32HG350", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32HG350F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG108F16", 
  "family": "EFM32ZG108", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG108F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG108F32", 
  "family": "EFM32ZG108", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG108F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG108F4", 
  "family": "EFM32ZG108", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG108F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG108F8", 
  "family": "EFM32ZG108", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG108F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG110F16", 
  "family": "EFM32ZG110", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG110F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG110F32", 
  "family": "EFM32ZG110", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG110F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG110F4", 
  "family": "EFM32ZG110", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG110F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG110F8", 
  "family": "EFM32ZG110", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG110F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG210F16", 
  "family": "EFM32ZG210", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG210F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG210F32", 
  "family": "EFM32ZG210", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG210F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG210F4", 
  "family": "EFM32ZG210", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG210F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG210F8", 
  "family": "EFM32ZG210", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG210F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG222F16", 
  "family": "EFM32ZG222", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG222F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG222F32", 
  "family": "EFM32ZG222", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG222F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG222F4", 
  "family": "EFM32ZG222", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG222F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32ZG222F8", 
  "family": "EFM32ZG222", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EFM32ZG222F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R55", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R60", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R61", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R63", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R67", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R68", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F32R69", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F32R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R55", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R60", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R61", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R63", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R67", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R68", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG220F64R69", 
  "family": "EZR32HG220", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG220F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R55", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R60", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R61", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R63", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R67", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R68", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F32R69", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F32R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R55", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R60", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R61", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R63", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R67", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R68", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32HG320F64R69", 
  "family": "EZR32HG320", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0+", 
  "svd_file": "EZR32HG320F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B110F2048GM64", 
  "family": "EFM32GG11B110", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B110F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B110F2048GQ64", 
  "family": "EFM32GG11B110", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B110F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B110F2048IM64", 
  "family": "EFM32GG11B110", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B110F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B110F2048IQ64", 
  "family": "EFM32GG11B110", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B110F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B120F2048GM64", 
  "family": "EFM32GG11B120", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B120F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B120F2048GQ64", 
  "family": "EFM32GG11B120", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B120F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B120F2048IM64", 
  "family": "EFM32GG11B120", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B120F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B120F2048IQ64", 
  "family": "EFM32GG11B120", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B120F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B310F2048GL112", 
  "family": "EFM32GG11B310", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B310F2048GL112.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B310F2048GQ100", 
  "family": "EFM32GG11B310", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B310F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B320F2048GL112", 
  "family": "EFM32GG11B320", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B320F2048GL112.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B320F2048GQ100", 
  "family": "EFM32GG11B320", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B320F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048GL112", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048GL112.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048GL120", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048GL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048GM64", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048GQ100", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048GQ64", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048IL112", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048IL112.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048IL120", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048IL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048IM64", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048IQ100", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048IQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B420F2048IQ64", 
  "family": "EFM32GG11B420", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B420F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048GL120", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048GL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048GM64", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048GQ100", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048GQ64", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048IL120", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048IL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048IM64", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048IQ100", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048IQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B510F2048IQ64", 
  "family": "EFM32GG11B510", 
  "ram": [
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B510F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048GL120", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048GL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048GM64", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048GQ100", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048GQ64", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048IL120", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048IL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048IM64", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048IQ100", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048IQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B520F2048IQ64", 
  "family": "EFM32GG11B520", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B520F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GL120", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GL152", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GL152.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GL192", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GL192.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GM64", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GQ100", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048GQ64", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048IL120", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048IL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048IL152", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048IL152.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048IM64", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048IQ100", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048IQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B820F2048IQ64", 
  "family": "EFM32GG11B820", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B820F2048IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00200000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GL120", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GL152", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GL152.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GL192", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GL192.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GM64", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GQ100", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024GQ64", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024GQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024IL120", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024IL120.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024IL152", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024IL152.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024IM64", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024IM64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024IQ100", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024IQ100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG11B840F1024IQ64", 
  "family": "EFM32GG11B840", 
  "ram": [
   {
    "size": "0x00080000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32GG11B840F1024IQ64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG12B500F1024GL125", 
  "family": "EFM32PG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG12B500F1024GL125.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG12B500F1024GM48", 
  "family": "EFM32PG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG12B500F1024GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG12B500F1024IL125", 
  "family": "EFM32PG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG12B500F1024IL125.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG12B500F1024IM48", 
  "family": "EFM32PG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG12B500F1024IM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B100F128GM32", 
  "family": "EFM32PG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B100F128GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B100F128IM32", 
  "family": "EFM32PG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B100F128IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B100F256GM32", 
  "family": "EFM32PG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B100F256GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B100F256IM32", 
  "family": "EFM32PG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B100F256IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F128GM32", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F128GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F128GM48", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F128GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F128IM32", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F128IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F256GM32", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F256GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F256GM48", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F256GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F256IM32", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F256IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32PG1B200F256IM48", 
  "family": "EFM32PG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32PG1B200F256IM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG230F128", 
  "family": "EFM32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG230F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG230F256", 
  "family": "EFM32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG230F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG230F64", 
  "family": "EFM32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG230F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG232F128", 
  "family": "EFM32WG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG232F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG232F256", 
  "family": "EFM32WG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG232F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG232F64", 
  "family": "EFM32WG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG232F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG280F128", 
  "family": "EFM32WG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG280F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG280F256", 
  "family": "EFM32WG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG280F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG280F64", 
  "family": "EFM32WG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG280F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG290F128", 
  "family": "EFM32WG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG290F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG290F256", 
  "family": "EFM32WG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG290F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG290F64", 
  "family": "EFM32WG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG290F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG295F128", 
  "family": "EFM32WG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG295F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG295F256", 
  "family": "EFM32WG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG295F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG295F64", 
  "family": "EFM32WG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG295F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG330F128", 
  "family": "EFM32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG330F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG330F256", 
  "family": "EFM32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG330F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG330F64", 
  "family": "EFM32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG330F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG332F128", 
  "family": "EFM32WG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG332F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG332F256", 
  "family": "EFM32WG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG332F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG332F64", 
  "family": "EFM32WG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG332F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG360F128", 
  "family": "EFM32WG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG360F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG360F256", 
  "family": "EFM32WG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG360F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG360F64", 
  "family": "EFM32WG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG360F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG380F128", 
  "family": "EFM32WG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG380F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG380F256", 
  "family": "EFM32WG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG380F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG380F64", 
  "family": "EFM32WG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG380F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG390F128", 
  "family": "EFM32WG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG390F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG390F256", 
  "family": "EFM32WG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG390F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG390F64", 
  "family": "EFM32WG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG390F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG395F128", 
  "family": "EFM32WG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG395F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG395F256", 
  "family": "EFM32WG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG395F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG395F64", 
  "family": "EFM32WG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG395F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG840F128", 
  "family": "EFM32WG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG840F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG840F256", 
  "family": "EFM32WG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG840F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG840F64", 
  "family": "EFM32WG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG840F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG842F128", 
  "family": "EFM32WG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG842F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG842F256", 
  "family": "EFM32WG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG842F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG842F64", 
  "family": "EFM32WG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG842F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG880F128", 
  "family": "EFM32WG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG880F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG880F256", 
  "family": "EFM32WG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG880F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG880F64", 
  "family": "EFM32WG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG880F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG890F128", 
  "family": "EFM32WG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG890F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG890F256", 
  "family": "EFM32WG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG890F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG890F64", 
  "family": "EFM32WG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG890F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG895F128", 
  "family": "EFM32WG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG895F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG895F256", 
  "family": "EFM32WG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG895F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG895F64", 
  "family": "EFM32WG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG895F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG900F256", 
  "family": "EFM32WG900", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG900F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG940F128", 
  "family": "EFM32WG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG940F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG940F256", 
  "family": "EFM32WG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG940F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG940F64", 
  "family": "EFM32WG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG940F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG942F128", 
  "family": "EFM32WG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG942F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG942F256", 
  "family": "EFM32WG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG942F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG942F64", 
  "family": "EFM32WG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG942F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG980F128", 
  "family": "EFM32WG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG980F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG980F256", 
  "family": "EFM32WG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG980F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG980F64", 
  "family": "EFM32WG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG980F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG990F128", 
  "family": "EFM32WG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG990F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG990F256", 
  "family": "EFM32WG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG990F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG990F64", 
  "family": "EFM32WG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG990F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG995F128", 
  "family": "EFM32WG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG995F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG995F256", 
  "family": "EFM32WG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG995F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EFM32WG995F64", 
  "family": "EFM32WG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EFM32WG995F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R55", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R60", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R61", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R63", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R67", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R68", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F128R69", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F128R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R55", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R60", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R61", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R63", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R67", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R68", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F256R69", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F256R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R55", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R60", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R61", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R63", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R67", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R68", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG230F64R69", 
  "family": "EZR32WG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG230F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R55", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R60", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R61", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R63", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R67", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R68", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F128R69", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F128R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R55", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R60", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R61", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R63", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R67", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R68", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F256R69", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F256R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R55", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R60", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R61", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R63", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R67", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R68", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "SiliconLabs", 
  "name": "EZR32WG330F64R69", 
  "family": "EZR32WG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "EZR32WG330F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "NXP", 
  "name": "MIMXRT1051", 
  "family": "i.MX RT1050", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM2", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r1p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MIMXRT1051.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "NXP", 
  "name": "MIMXRT1052", 
  "family": "i.MX RT1050", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM2", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x00060000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r1p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MIMXRT1052.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G200F16", 
  "family": "EFM32G200", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G200F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G200F32", 
  "family": "EFM32G200", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G200F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G200F64", 
  "family": "EFM32G200", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G200F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G210F128", 
  "family": "EFM32G210", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G210F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G222F128", 
  "family": "EFM32G222", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G222F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G222F32", 
  "family": "EFM32G222", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G222F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G222F64", 
  "family": "EFM32G222", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G222F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G230F128", 
  "family": "EFM32G230", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G230F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G230F32", 
  "family": "EFM32G230", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G230F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G230F64", 
  "family": "EFM32G230", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G230F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G232F128", 
  "family": "EFM32G232", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G232F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G232F32", 
  "family": "EFM32G232", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G232F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G232F64", 
  "family": "EFM32G232", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G232F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G280F128", 
  "family": "EFM32G280", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G280F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G280F32", 
  "family": "EFM32G280", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G280F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G280F64", 
  "family": "EFM32G280", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G280F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G290F128", 
  "family": "EFM32G290", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G290F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G290F32", 
  "family": "EFM32G290", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G290F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G290F64", 
  "family": "EFM32G290", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G290F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G800F128", 
  "family": "EFM32G800", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G800F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G840F128", 
  "family": "EFM32G840", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G840F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G840F32", 
  "family": "EFM32G840", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G840F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G840F64", 
  "family": "EFM32G840", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G840F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G842F128", 
  "family": "EFM32G842", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G842F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G842F32", 
  "family": "EFM32G842", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G842F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G842F64", 
  "family": "EFM32G842", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G842F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G880F128", 
  "family": "EFM32G880", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G880F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G880F32", 
  "family": "EFM32G880", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G880F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G880F64", 
  "family": "EFM32G880", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G880F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G890F128", 
  "family": "EFM32G890", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G890F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G890F32", 
  "family": "EFM32G890", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G890F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32G890F64", 
  "family": "EFM32G890", 
  "ram": [
   {
    "size": "0x00004000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32G890F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG230F1024", 
  "family": "EFM32GG230", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG230F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG230F512", 
  "family": "EFM32GG230", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG230F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG232F1024", 
  "family": "EFM32GG232", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG232F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG232F512", 
  "family": "EFM32GG232", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG232F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG280F1024", 
  "family": "EFM32GG280", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG280F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG280F512", 
  "family": "EFM32GG280", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG280F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG290F1024", 
  "family": "EFM32GG290", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG290F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG290F512", 
  "family": "EFM32GG290", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG290F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG295F1024", 
  "family": "EFM32GG295", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG295F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG295F512", 
  "family": "EFM32GG295", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG295F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG330F1024", 
  "family": "EFM32GG330", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG330F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG330F512", 
  "family": "EFM32GG330", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG330F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG332F1024", 
  "family": "EFM32GG332", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG332F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG332F512", 
  "family": "EFM32GG332", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG332F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG380F1024", 
  "family": "EFM32GG380", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG380F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG380F512", 
  "family": "EFM32GG380", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG380F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG390F1024", 
  "family": "EFM32GG390", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG390F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG390F512", 
  "family": "EFM32GG390", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG390F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG395F1024", 
  "family": "EFM32GG395", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG395F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG395F512", 
  "family": "EFM32GG395", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG395F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG840F1024", 
  "family": "EFM32GG840", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG840F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG840F512", 
  "family": "EFM32GG840", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG840F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG842F1024", 
  "family": "EFM32GG842", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG842F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG842F512", 
  "family": "EFM32GG842", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG842F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG880F1024", 
  "family": "EFM32GG880", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG880F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG880F512", 
  "family": "EFM32GG880", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG880F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG890F1024", 
  "family": "EFM32GG890", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG890F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG890F512", 
  "family": "EFM32GG890", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG890F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG895F1024", 
  "family": "EFM32GG895", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG895F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG895F512", 
  "family": "EFM32GG895", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG895F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG900F1024", 
  "family": "EFM32GG900", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG900F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG900F512", 
  "family": "EFM32GG900", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG900F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG940F1024", 
  "family": "EFM32GG940", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG940F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG940F512", 
  "family": "EFM32GG940", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG940F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG942F1024", 
  "family": "EFM32GG942", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG942F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG942F512", 
  "family": "EFM32GG942", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG942F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG980F1024", 
  "family": "EFM32GG980", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG980F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG980F512", 
  "family": "EFM32GG980", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG980F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG990F1024", 
  "family": "EFM32GG990", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG990F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG990F512", 
  "family": "EFM32GG990", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG990F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG995F1024", 
  "family": "EFM32GG995", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG995F1024.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32GG995F512", 
  "family": "EFM32GG995", 
  "ram": [
   {
    "size": "0x00020000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32GG995F512.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG12B500F1024GL125", 
  "family": "EFM32JG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG12B500F1024GL125.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG12B500F1024GM48", 
  "family": "EFM32JG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG12B500F1024GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG12B500F1024IL125", 
  "family": "EFM32JG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG12B500F1024IL125.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG12B500F1024IM48", 
  "family": "EFM32JG12B500", 
  "ram": [
   {
    "size": "0x00040000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG12B500F1024IM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B100F128GM32", 
  "family": "EFM32JG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B100F128GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B100F256GM32", 
  "family": "EFM32JG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B100F256GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B100F256IM32", 
  "family": "EFM32JG1B100", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B100F256IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F128GM32", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F128GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F128GM48", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F128GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F256GM32", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F256GM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F256GM48", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F256GM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F256IM32", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F256IM32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32JG1B200F256IM48", 
  "family": "EFM32JG1B200", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32JG1B200F256IM48.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG230F128", 
  "family": "EFM32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG230F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG230F256", 
  "family": "EFM32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG230F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG230F64", 
  "family": "EFM32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG230F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG232F128", 
  "family": "EFM32LG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG232F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG232F256", 
  "family": "EFM32LG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG232F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG232F64", 
  "family": "EFM32LG232", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG232F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG280F128", 
  "family": "EFM32LG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG280F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG280F256", 
  "family": "EFM32LG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG280F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG280F64", 
  "family": "EFM32LG280", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG280F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG290F128", 
  "family": "EFM32LG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG290F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG290F256", 
  "family": "EFM32LG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG290F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG290F64", 
  "family": "EFM32LG290", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG290F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG295F128", 
  "family": "EFM32LG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG295F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG295F256", 
  "family": "EFM32LG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG295F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG295F64", 
  "family": "EFM32LG295", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG295F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG330F128", 
  "family": "EFM32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG330F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG330F256", 
  "family": "EFM32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG330F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG330F64", 
  "family": "EFM32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG330F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG332F128", 
  "family": "EFM32LG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG332F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG332F256", 
  "family": "EFM32LG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG332F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG332F64", 
  "family": "EFM32LG332", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG332F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG360F128", 
  "family": "EFM32LG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG360F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG360F256", 
  "family": "EFM32LG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG360F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG360F64", 
  "family": "EFM32LG360", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG360F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG380F128", 
  "family": "EFM32LG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG380F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG380F256", 
  "family": "EFM32LG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG380F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG380F64", 
  "family": "EFM32LG380", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG380F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG390F128", 
  "family": "EFM32LG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG390F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG390F256", 
  "family": "EFM32LG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG390F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG390F64", 
  "family": "EFM32LG390", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG390F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG395F128", 
  "family": "EFM32LG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG395F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG395F256", 
  "family": "EFM32LG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG395F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG395F64", 
  "family": "EFM32LG395", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG395F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG840F128", 
  "family": "EFM32LG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG840F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG840F256", 
  "family": "EFM32LG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG840F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG840F64", 
  "family": "EFM32LG840", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG840F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG842F128", 
  "family": "EFM32LG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG842F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG842F256", 
  "family": "EFM32LG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG842F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG842F64", 
  "family": "EFM32LG842", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG842F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG880F128", 
  "family": "EFM32LG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG880F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG880F256", 
  "family": "EFM32LG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG880F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG880F64", 
  "family": "EFM32LG880", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG880F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG890F128", 
  "family": "EFM32LG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG890F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG890F256", 
  "family": "EFM32LG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG890F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG890F64", 
  "family": "EFM32LG890", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG890F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG895F128", 
  "family": "EFM32LG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG895F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG895F256", 
  "family": "EFM32LG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG895F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG895F64", 
  "family": "EFM32LG895", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG895F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG900F256", 
  "family": "EFM32LG900", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG900F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG940F128", 
  "family": "EFM32LG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG940F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG940F256", 
  "family": "EFM32LG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG940F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG940F64", 
  "family": "EFM32LG940", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG940F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG942F128", 
  "family": "EFM32LG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG942F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG942F256", 
  "family": "EFM32LG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG942F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG942F64", 
  "family": "EFM32LG942", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG942F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG980F128", 
  "family": "EFM32LG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG980F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG980F256", 
  "family": "EFM32LG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG980F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG980F64", 
  "family": "EFM32LG980", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG980F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG990F128", 
  "family": "EFM32LG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG990F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG990F256", 
  "family": "EFM32LG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG990F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG990F64", 
  "family": "EFM32LG990", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG990F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG995F128", 
  "family": "EFM32LG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG995F128.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG995F256", 
  "family": "EFM32LG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG995F256.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32LG995F64", 
  "family": "EFM32LG995", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32LG995F64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG108F16", 
  "family": "EFM32TG108", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG108F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG108F32", 
  "family": "EFM32TG108", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG108F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG108F4", 
  "family": "EFM32TG108", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG108F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG108F8", 
  "family": "EFM32TG108", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG108F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG110F16", 
  "family": "EFM32TG110", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG110F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG110F32", 
  "family": "EFM32TG110", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG110F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG110F4", 
  "family": "EFM32TG110", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG110F4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG110F8", 
  "family": "EFM32TG110", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG110F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG210F16", 
  "family": "EFM32TG210", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG210F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG210F32", 
  "family": "EFM32TG210", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG210F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG210F8", 
  "family": "EFM32TG210", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG210F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG222F16", 
  "family": "EFM32TG222", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG222F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG222F32", 
  "family": "EFM32TG222", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG222F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG222F8", 
  "family": "EFM32TG222", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG222F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG225F16", 
  "family": "EFM32TG225", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG225F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG225F32", 
  "family": "EFM32TG225", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG225F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG225F8", 
  "family": "EFM32TG225", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG225F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG230F16", 
  "family": "EFM32TG230", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG230F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG230F32", 
  "family": "EFM32TG230", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG230F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG230F8", 
  "family": "EFM32TG230", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG230F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG232F16", 
  "family": "EFM32TG232", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG232F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG232F32", 
  "family": "EFM32TG232", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG232F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG232F8", 
  "family": "EFM32TG232", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG232F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG822F16", 
  "family": "EFM32TG822", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG822F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG822F32", 
  "family": "EFM32TG822", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG822F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG822F8", 
  "family": "EFM32TG822", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG822F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG825F16", 
  "family": "EFM32TG825", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG825F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG825F32", 
  "family": "EFM32TG825", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG825F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG825F8", 
  "family": "EFM32TG825", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG825F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG840F16", 
  "family": "EFM32TG840", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG840F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG840F32", 
  "family": "EFM32TG840", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG840F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG840F8", 
  "family": "EFM32TG840", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG840F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG842F16", 
  "family": "EFM32TG842", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG842F16.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG842F32", 
  "family": "EFM32TG842", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG842F32.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EFM32TG842F8", 
  "family": "EFM32TG842", 
  "ram": [
   {
    "size": "0x00000800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EFM32TG842F8.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00002000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R55", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R60", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R61", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R63", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R67", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R68", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F128R69", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F128R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R55", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R60", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R61", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R63", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R67", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R68", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F256R69", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F256R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R55", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R60", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R61", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R63", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R67", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R68", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG230F64R69", 
  "family": "EZR32LG230", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG230F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R55", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R60", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R61", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R63", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R67", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R68", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F128R69", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F128R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R55", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R60", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R61", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R63", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R67", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R68", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F256R69", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F256R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00040000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R55", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R55.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R60", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R60.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R61", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R61.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R63", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R63.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R67", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R67.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R68", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R68.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SiliconLabs", 
  "name": "EZR32LG330F64R69", 
  "family": "EZR32LG330", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "EZR32LG330F64R69.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "AnalogDevices", 
  "name": "ADSP-CM419F-BCZ_M0", 
  "family": "CM41x_M0", 
  "clock": "100000000", 
  "ram": [
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x200F0000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "CM41x_M0.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4400-F100x256", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4400-F100x512", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x80000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4400-F64x256", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4400-F64x512", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x80000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4402-F100x256", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4402-F64x256", 
  "family": "XMC4400 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4500-E144x1024", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4500-F100x1024", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4500-F100x768", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0xC0000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4500-F144x1024", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4500-F144x768", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0xC0000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4502-F100x768", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xC0000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0xC0000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4504-F100x512", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x80000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4504-F144x512", 
  "family": "XMC4500 Series", 
  "clock": "120000000", 
  "ram": [
   {
    "size": "0xFFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4500.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x80000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4300-F100x256", 
  "family": "XMC4300 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x0FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IRAM2", 
    "address": "0x1FFF0000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-E196x1536", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-E196x2048", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-F100x1536", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-F100x2048", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-F144x1536", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4700-F144x2048", 
  "family": "XMC4700 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-E196x1024", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x1FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x12000", 
    "name": "IRAM2", 
    "address": "0x1FFEE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-E196x1536", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-E196x2048", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F100x1024", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x1FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x12000", 
    "name": "IRAM2", 
    "address": "0x1FFEE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F100x1536", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F100x2048", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F144x1024", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x1FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x12000", 
    "name": "IRAM2", 
    "address": "0x1FFEE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x100000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F144x1536", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x2CFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x180000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x180000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4800-F144x2048", 
  "family": "XMC4800 Series", 
  "clock": "144000000", 
  "ram": [
   {
    "size": "0x3FFC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x18000", 
    "name": "IRAM2", 
    "address": "0x1FFE8000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4800.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x200000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x200000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33GA256", 
  "family": "AC33GA256", 
  "clock": "16000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33GA256.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51422_xxAA", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51422_xxAB", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51422_xxAC", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51801_xxAB", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51802_xxAA", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51822_xxAA", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51822_xxAB", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51822_xxAC", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF51824_xxAA", 
  "family": "nRF51 Series", 
  "clock": "16000000", 
  "ram": [
   {
    "size": "0x4000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r3p1", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "nrf51.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33MA384A", 
  "family": "AC33MA384A", 
  "clock": "20000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33Mx384A.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33M3064", 
  "family": "AC33Mx064", 
  "clock": "20000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33Mx064.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33M4064", 
  "family": "AC33Mx064", 
  "clock": "20000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33Mx064.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33M6128", 
  "family": "AC33Mx128", 
  "clock": "20000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33Mx128.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC33M8128", 
  "family": "AC33Mx128", 
  "clock": "20000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "AC33Mx128.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "1", 
  "vendor": "Redpine", 
  "name": "RS14100_1MB", 
  "family": "RS14100 Series", 
  "clock": "200000000", 
  "ram": [
   {
    "size": "0x2FFF4", 
    "name": "IRAM1", 
    "address": "0x000000C"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "RS1xxxx.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEE000", 
    "name": "IROM1", 
    "address": "0x08012000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "Redpine", 
  "name": "RS14100_4MB", 
  "family": "RS14100 Series", 
  "clock": "200000000", 
  "ram": [
   {
    "size": "0x2FFF4", 
    "name": "IRAM1", 
    "address": "0x000000C"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "RS1xxxx.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x3EE000", 
    "name": "IROM1", 
    "address": "0x08012000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9861QXA20", 
  "family": "TLE986x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0xC00", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE986x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x11007FFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9867QXA20", 
  "family": "TLE986x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE986x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9867QXW20", 
  "family": "TLE986x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE986x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9869QXA20", 
  "family": "TLE986x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE986x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x1EFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1101EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9871QXA20", 
  "family": "TLE987x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0xC00", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x11007FFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9877QXA20", 
  "family": "TLE987x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9879QXA20", 
  "family": "TLE987x Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x1EFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1101EFFC"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "APOLLO256-KBR", 
  "family": "Apollo Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x08000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo1.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "APOLLO256-KCR", 
  "family": "Apollo Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x08000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo1.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "APOLLO512-KBR", 
  "family": "Apollo Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo1.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "APOLLO512-KCR", 
  "family": "Apollo Series", 
  "clock": "24000000", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo1.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "AnalogDevices", 
  "name": "ADSP-CM419F", 
  "family": "CM41x Mixed Signal Control Processors", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x00018000", 
    "name": "IRAM1", 
    "address": "0x20010000"
   }, 
   {
    "size": "0x00010000", 
    "name": "IRAM2", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x00008000", 
    "name": "IRAM1", 
    "address": "0x200F0000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "CM41x_M4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00080000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "0x00080000", 
    "name": "IROM2", 
    "address": "0x11080000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "AnalogDevices", 
  "name": "ADSP-CM419F-BCZ_M4", 
  "family": "CM41x_M4", 
  "clock": "240000000", 
  "ram": [
   {
    "size": "0x00010000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }, 
   {
    "size": "0x00018000", 
    "name": "IRAM2", 
    "address": "0x20010000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "CM41x_M4.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00001000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "0x000FF000", 
    "name": "IROM2", 
    "address": "0x11001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9842QX", 
  "family": "TLE984x Series", 
  "clock": "25000000", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9843QX", 
  "family": "TLE984x Series", 
  "clock": "25000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xB000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9844QX", 
  "family": "TLE984x Series", 
  "clock": "25000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xF000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "AnalogDevices", 
  "name": "ADuCM3027", 
  "family": "ADuCM302x Series", 
  "clock": "26000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x04000", 
    "name": "IRAM2", 
    "address": "0x20040000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ADuCM302x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "AnalogDevices", 
  "name": "ADuCM3029", 
  "family": "ADuCM302x Series", 
  "clock": "26000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x04000", 
    "name": "IRAM2", 
    "address": "0x20040000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "ADuCM302x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q024x0008", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q024x0016", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q024x0032", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q024x0064", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q040x0016", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q040x0032", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-Q040x0064", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T016x0008", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T016x0016", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T016x0032", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T016x0064", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T038x0016", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T038x0032", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1100-T038x0064", 
  "family": "XMC1100 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1200-T038x0200", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-Q040x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-Q040x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-Q040x0064", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-Q040x0128", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-Q040x0200", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T028x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T028x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T038x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T038x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T038x0064", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T038x0128", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1201-T038x0200", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-Q024x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-Q024x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-Q040x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-Q040x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T016x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T016x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T016x0064", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T028x0016", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T028x0032", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1202-T028x0064", 
  "family": "XMC1200 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-Q024x0008", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-Q024x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-Q040x0008", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-Q040x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-Q040x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T016x0008", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T016x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T016x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T038x0008", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T038x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T038x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1301-T038x0064", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q024x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q024x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q024x0064", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q040x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q040x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q040x0064", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q040x0128", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-Q040x0200", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T016x0008", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x2000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T016x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T016x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T028x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T038x0016", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T038x0032", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T038x0064", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T038x0128", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1302-T038x0200", 
  "family": "XMC1300 Series", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1300.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9080A", 
  "family": "QN908xA", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XA.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9083A", 
  "family": "QN908xA", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XA.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9080B", 
  "family": "QN908xB", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9083B", 
  "family": "QN908xB", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XB.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9080C", 
  "family": "QN908xC", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XC.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "QN9083C", 
  "family": "QN908xC", 
  "clock": "32000000", 
  "ram": [
   {
    "size": "0x20000", 
    "name": "IRAM1", 
    "address": "0x04000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "qn908XC.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC30M1332", 
  "family": "AC30M1x64", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "AC30M1x64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC30M1364", 
  "family": "AC30M1x64", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "AC30M1x64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC30M1432", 
  "family": "AC30M1x64", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "AC30M1x64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "ABOV", 
  "name": "AC30M1464", 
  "family": "AC30M1x64", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "AC30M1x64.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9842-2QX", 
  "family": "TLE984x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x9000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9843-2QX", 
  "family": "TLE984x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xC000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9844-2QX", 
  "family": "TLE984x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xF000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9845QX", 
  "family": "TLE984x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "TLE984x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xB000", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x10FFFFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9867QXA40", 
  "family": "TLE986x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE986x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9873QXW40", 
  "family": "TLE987x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0xC00", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xAFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100AFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9877QXA40", 
  "family": "TLE987x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9877QXW40", 
  "family": "TLE987x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xEFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1100EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9879QXA40", 
  "family": "TLE987x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x1EFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1101EFFC"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "TLE9879QXW40", 
  "family": "TLE987x Series", 
  "clock": "40000000", 
  "ram": [
   {
    "size": "0x1800", 
    "name": "IRAM1", 
    "address": "0x18000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "TLE987x.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x1EFFC", 
    "name": "IROM1", 
    "address": "0x11000000"
   }, 
   {
    "size": "4", 
    "name": "IROM2", 
    "address": "0x1101EFFC"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F06423AKE", 
  "family": "Z32F0642", 
  "clock": "40000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "Z32F0642.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F06423EKE", 
  "family": "Z32F0642", 
  "clock": "40000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "Z32F0642.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F2451BJ", 
  "family": "SN32F240B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F246BJ", 
  "family": "SN32F240B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F247BF", 
  "family": "SN32F240B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F248BF", 
  "family": "SN32F240B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F263X", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F2641J", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F264S/X", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F265J", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F267J", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F268F", 
  "family": "SN32F260", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x0800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F260.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x77FC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F705BJ", 
  "family": "SN32F700B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F706BJ", 
  "family": "SN32F700B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F707BF", 
  "family": "SN32F700B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F7651BJ", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F7652BJ", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F7661BF", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F766BJ", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F767BF", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F768BF", 
  "family": "SN32F760B", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760B.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F773S", 
  "family": "SN32F770", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F770.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F773T", 
  "family": "SN32F770", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F770.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F7741J", 
  "family": "SN32F770", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F770.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F774S", 
  "family": "SN32F770", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F770.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F774T", 
  "family": "SN32F770", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F770.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1401-F064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1401-F064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1401-Q048x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1401-Q048x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-F064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-F064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-F064x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q040x0032", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q040x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q040x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q040x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q048x0032", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q048x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q048x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q048x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-Q064x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-T038x0032", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-T038x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-T038x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1402-T038x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q040x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q040x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q040x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q048x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q048x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q048x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1403-Q064x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-F064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-F064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-F064x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q048x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q048x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q048x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q064x0064", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q064x0128", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "Infineon", 
  "name": "XMC1404-Q064x0200", 
  "family": "XMC1400 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x3FFC", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "NO_MPU", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "XMC1400.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x32000", 
    "name": "IROM1", 
    "address": "0x10001000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "AMAPH1KK-KBR", 
  "family": "Apollo Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo2.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "AmbiqMicro", 
  "name": "AMAPH1KK-KCR", 
  "family": "Apollo Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x10000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "apollo2.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "MindMotion", 
  "name": "MM32x031", 
  "family": "MM32x031 Series", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "MM32x031.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F06410AES", 
  "family": "Z32F0641", 
  "clock": "48000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "Z32F0641.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F06410AKS", 
  "family": "Z32F0641", 
  "clock": "48000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "Z32F0641.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130C4", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130C6", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130C8", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130F4", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130G4", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130G6", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130G8", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130K4", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130K6", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130K8", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F130R8", 
  "family": "GD32F130", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170C4", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170C6", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170C8", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170R8", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170T4", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170T6", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F170T8", 
  "family": "GD32F170", 
  "clock": "48000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F107F", 
  "family": "SN32F100", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F108F", 
  "family": "SN32F100", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F109F", 
  "family": "SN32F100", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F235J", 
  "family": "SN32F230", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F236J", 
  "family": "SN32F230", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F237F", 
  "family": "SN32F230", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F238F", 
  "family": "SN32F230", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F239F", 
  "family": "SN32F230", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7FFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F245J", 
  "family": "SN32F240", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F246J", 
  "family": "SN32F240", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F247F", 
  "family": "SN32F240", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F248F", 
  "family": "SN32F240", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F249F", 
  "family": "SN32F240", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F240.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0xFFFC", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F705J", 
  "family": "SN32F700", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F706J", 
  "family": "SN32F700", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F707F", 
  "family": "SN32F700", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F700.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F755J", 
  "family": "SN32F750", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F756J", 
  "family": "SN32F750", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F757F", 
  "family": "SN32F750", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F758F", 
  "family": "SN32F750", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F759F", 
  "family": "SN32F750", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x1000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x8000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F765J", 
  "family": "SN32F760", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F766J", 
  "family": "SN32F760", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F767F", 
  "family": "SN32F760", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F768F", 
  "family": "SN32F760", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "SONiX", 
  "name": "SN32F769F", 
  "family": "SN32F760", 
  "clock": "50000000", 
  "ram": [
   {
    "size": "0x2000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M0", 
  "svd_file": "SN32F760.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "AnalogDevices", 
  "name": "ADuCM4050", 
  "family": "ADuCM4x50 Series", 
  "clock": "52000000", 
  "ram": [
   {
    "size": "0x04000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x14000", 
    "name": "IRAM2", 
    "address": "0x20040000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "ADuCM4050.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x7F000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "MIMXRT1051xxxxx", 
  "family": "MIMXRT1051", 
  "clock": "600000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_OC", 
    "address": "0x20200000"
   }, 
   {
    "size": "0x02000000", 
    "name": "SDRAM", 
    "address": "0x80000000"
   }
  ], 
  "coreVersion": "r1p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MIMXRT1051.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000000", 
    "name": "EXTERNAL_FLASH", 
    "address": "0x60000000"
   }
  ]
 }, 
 {
  "fpu": "1", 
  "vendor": "NXP", 
  "name": "MIMXRT1052xxxxx", 
  "family": "MIMXRT1052", 
  "clock": "600000000", 
  "ram": [
   {
    "size": "0x020000", 
    "name": "SRAM_ITC", 
    "address": "0x00000000"
   }, 
   {
    "size": "0x020000", 
    "name": "SRAM_DTC", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x040000", 
    "name": "SRAM_OC", 
    "address": "0x20200000"
   }, 
   {
    "size": "0x02000000", 
    "name": "SDRAM", 
    "address": "0x80000000"
   }
  ], 
  "coreVersion": "r1p1", 
  "mpu": "1", 
  "cpu_core": "ARM Cortex-M7", 
  "svd_file": "MIMXRT1052.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x4000000", 
    "name": "EXTERNAL_FLASH", 
    "address": "0x60000000"
   }
  ]
 }, 
 {
  "fpu": "NO_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF52810_xxAA", 
  "family": "nRF52 Series", 
  "clock": "64000000", 
  "ram": [
   {
    "size": "0x6000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "nrf52810.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x30000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF52832_xxAA", 
  "family": "nRF52 Series", 
  "clock": "64000000", 
  "ram": [
   {
    "size": "0x10000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "nrf52.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x80000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF52832_xxAB", 
  "family": "nRF52 Series", 
  "clock": "64000000", 
  "ram": [
   {
    "size": "0x8000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "nrf52.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "SP_FPU", 
  "vendor": "NordicSemiconductor", 
  "name": "nRF52840_xxAA", 
  "family": "nRF52 Series", 
  "clock": "64000000", 
  "ram": [
   {
    "size": "0x40000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "nrf52840.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x100000", 
    "name": "IROM1", 
    "address": "0x00000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F12811ARS", 
  "family": "Z32F1281", 
  "clock": "72000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "Z32F1281.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F12811ATS", 
  "family": "Z32F1281", 
  "clock": "72000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "Z32F1281.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150C4", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150C6", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150C8", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150G4", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150G6", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150G8", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150K4", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150K6", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150K8", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150R4", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x04000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150R6", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x01800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x08000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F150R8", 
  "family": "GD32F150", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x02000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190C4", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190C6", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190C8", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190R4", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190R6", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190R8", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190RB", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00020000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190T4", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00004000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190T6", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00001800", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00008000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "GigaDevice", 
  "name": "GD32F190T8", 
  "family": "GD32F190", 
  "clock": "72000000", 
  "ram": [
   {
    "size": "0x00002000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r2p1", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "GD32F1x0.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x00010000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "Zilog", 
  "name": "Z32F38412ALS", 
  "family": "Z32F3841", 
  "clock": "75000000", 
  "ram": [], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "Z32F3841.svd", 
  "endian": "Little-endian", 
  "rom": []
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4100-F64x128", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x20000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4100-Q48x128", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x20000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4104-F64x128", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x20000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4104-F64x64", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4104-Q48x128", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x20000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4104-Q48x64", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4108-F64x64", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4108-Q48x64", 
  "family": "XMC4100 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x2FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x2000", 
    "name": "IRAM2", 
    "address": "0x1FFFE000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4100.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x10000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x10000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4200-F64x256", 
  "family": "XMC4200 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x5FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "FPU", 
  "vendor": "Infineon", 
  "name": "XMC4200-Q48x256", 
  "family": "XMC4200 Series", 
  "clock": "80000000", 
  "ram": [
   {
    "size": "0x5FC0", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }, 
   {
    "size": "0x4000", 
    "name": "IRAM2", 
    "address": "0x1FFFC000"
   }
  ], 
  "coreVersion": "r0p1", 
  "mpu": "MPU", 
  "cpu_core": "ARM Cortex-M4", 
  "svd_file": "XMC4200.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x40000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }, 
   {
    "size": "0x40000", 
    "name": "IROM2", 
    "address": "0x0C000000"
   }
  ]
 }, 
 {
  "fpu": "0", 
  "vendor": "MindMotion", 
  "name": "MM32x103", 
  "family": "MM32x103 Series", 
  "clock": "96000000", 
  "ram": [
   {
    "size": "0x5000", 
    "name": "IRAM1", 
    "address": "0x20000000"
   }
  ], 
  "coreVersion": "r1p0", 
  "mpu": "0", 
  "cpu_core": "ARM Cortex-M3", 
  "svd_file": "MM32x103.svd", 
  "endian": "Little-endian", 
  "rom": [
   {
    "size": "0x20000", 
    "name": "IROM1", 
    "address": "0x08000000"
   }
  ]
 }
]