

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Tue Nov  5 19:32:41 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   35|   35|         8|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      8|       -|       -|    -|
|Expression       |        -|      -|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     119|      16|    -|
|Multiplexer      |        -|      -|       -|     119|    -|
|Register         |        -|      -|     490|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     609|     323|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_16kbM_U4  |dct_mac_muladd_16kbM  | i0 * i1 + i2 |
    |dct_mac_muladd_16lbW_U5  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16mb6_U6  |dct_mac_muladd_16mb6  | i0 + i1 * i2 |
    |dct_mac_muladd_16mb6_U7  |dct_mac_muladd_16mb6  | i0 + i1 * i2 |
    |dct_mac_muladd_16mb6_U8  |dct_mac_muladd_16mb6  | i0 * i1 + i2 |
    |dct_mul_mul_16s_1jbC_U1  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U2  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U3  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d2_dct_coeffbkb  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d2_dct_coeffcud  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d2_dct_coeffdEe  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d2_dct_coeffeOg  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d2_dct_coefffYi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d2_dct_coeffg8j  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d2_dct_coeffhbi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d2_dct_coeffibs  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln19_3_fu_518_p2  |     +    |      0|  0|  36|          29|          29|
    |add_ln19_7_fu_522_p2  |     +    |      0|  0|  29|          29|          29|
    |add_ln19_8_fu_457_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln19_fu_526_p2    |     +    |      0|  0|  29|          29|          29|
    |k_fu_435_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln11_fu_429_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln17_1_fu_339_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln17_2_fu_354_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln17_3_fu_369_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln17_4_fu_384_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln17_5_fu_399_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln17_6_fu_414_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln17_fu_324_p2     |    or    |      0|  0|   7|           7|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   6|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 188|         153|         120|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_284_p4  |   9|          2|    4|          8|
    |k_0_reg_280                   |   9|          2|    4|          8|
    |src_address0                  |  27|          5|    6|         30|
    |src_address1                  |  27|          5|    6|         30|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 119|         23|   22|         85|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln19_1_reg_758                |  29|   0|   29|          0|
    |add_ln19_2_reg_763                |  29|   0|   29|          0|
    |add_ln19_3_reg_768                |  29|   0|   29|          0|
    |add_ln19_4_reg_773                |  29|   0|   29|          0|
    |add_ln19_5_reg_753                |  29|   0|   29|          0|
    |add_ln19_6_reg_778                |  29|   0|   29|          0|
    |add_ln19_8_reg_653                |   8|   0|    8|          0|
    |add_ln19_8_reg_653_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |dct_coeff_table_0_lo_reg_698      |  14|   0|   14|          0|
    |dct_coeff_table_1_lo_reg_703      |  15|   0|   15|          0|
    |dct_coeff_table_2_lo_reg_708      |  15|   0|   15|          0|
    |dct_coeff_table_3_lo_reg_713      |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_718      |  15|   0|   15|          0|
    |dct_coeff_table_5_lo_reg_723      |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_728      |  15|   0|   15|          0|
    |dct_coeff_table_7_lo_reg_733      |  15|   0|   15|          0|
    |icmp_ln11_reg_644                 |   1|   0|    1|          0|
    |icmp_ln11_reg_644_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_0_reg_280                       |   4|   0|    4|          0|
    |k_reg_648                         |   4|   0|    4|          0|
    |mul_ln17_1_reg_738                |  29|   0|   29|          0|
    |mul_ln17_3_reg_743                |  29|   0|   29|          0|
    |mul_ln17_5_reg_748                |  29|   0|   29|          0|
    |reg_291                           |  16|   0|   16|          0|
    |reg_295                           |  16|   0|   16|          0|
    |src_addr_1_reg_609                |   3|   0|    6|          3|
    |src_addr_2_reg_614                |   3|   0|    6|          3|
    |src_addr_3_reg_619                |   3|   0|    6|          3|
    |src_addr_4_reg_624                |   3|   0|    6|          3|
    |src_addr_5_reg_629                |   3|   0|    6|          3|
    |src_addr_6_reg_634                |   3|   0|    6|          3|
    |src_addr_7_reg_639                |   3|   0|    6|          3|
    |src_addr_reg_604                  |   3|   0|    6|          3|
    |trunc_ln_reg_783                  |  16|   0|   16|          0|
    |zext_ln17_2_reg_599               |   4|   0|    8|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 490|   0|  518|         28|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|src_offset    |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|dst_offset    |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

