{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525880935285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525880935300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:48:55 2018 " "Processing started: Wed May 09 17:48:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525880935300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880935300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880935300 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1525880936753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "v/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3/mac_3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3_0002 " "Found entity 1: MAC_3_0002" {  } { { "v/MAC_3/MAC_3_0002.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3/MAC_3_0002.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961847 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880961894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "Y:/Documents/greenscreen/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961972 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "Y:/Documents/greenscreen/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "Y:/Documents/greenscreen/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "Y:/Documents/greenscreen/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "v/Sdram_PLL.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "Y:/Documents/greenscreen/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "Y:/Documents/greenscreen/v/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "Y:/Documents/greenscreen/v/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "Y:/Documents/greenscreen/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "Y:/Documents/greenscreen/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "Y:/Documents/greenscreen/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "Y:/Documents/greenscreen/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "Y:/Documents/greenscreen/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963722 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963738 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963738 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "greenscreen.v(570) " "Verilog HDL information at greenscreen.v(570): always construct contains both blocking and non-blocking assignments" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 570 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525880963753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenscreen.v 3 3 " "Found 3 design units, including 3 entities, in source file greenscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenscreen " "Found entity 1: greenscreen" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""} { "Info" "ISGN_ENTITY_NAME" "2 onboard_controller " "Found entity 2: onboard_controller" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""} { "Info" "ISGN_ENTITY_NAME" "3 display1 " "Found entity 3: display1" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_input.v 1 1 " "Found 1 design units, including 1 entities, in source file display_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_input " "Found entity 1: display_input" {  } { { "display_input.v" "" { Text "Y:/Documents/greenscreen/display_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_cache_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_cache_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963816 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963831 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_divider_ver1-direct_behavioral " "Found design unit 1: binary_divider_ver1-direct_behavioral" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963863 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_divider_ver1 " "Found entity 1: binary_divider_ver1" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_edge_detection-my_behavioral " "Found design unit 1: do_edge_detection-my_behavioral" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963910 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_edge_detection " "Found entity 1: do_edge_detection" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_black_white.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_black_white.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_black_white-my_behavioral " "Found design unit 1: do_black_white-my_behavioral" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963925 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_black_white " "Found entity 1: do_black_white" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963956 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964035 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964050 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel-Behavioral " "Found design unit 1: edge_sobel-Behavioral" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964066 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel " "Found entity 1: edge_sobel" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964097 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964113 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_fifo_linebuffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FIFOLineBuffer-Behavioral " "Found design unit 2: FIFOLineBuffer-Behavioral" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOLineBuffer " "Found entity 1: FIFOLineBuffer" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_double_fifo_linebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleFiFOLineBuffer-Behavioral " "Found design unit 1: DoubleFiFOLineBuffer-Behavioral" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964160 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleFiFOLineBuffer " "Found entity 1: DoubleFiFOLineBuffer" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sync_signals_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncSignalsDelayer-Behavioral " "Found design unit 1: SyncSignalsDelayer-Behavioral" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964206 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncSignalsDelayer " "Found entity 1: SyncSignalsDelayer" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_edge_sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel_wrapper-Structural " "Found design unit 1: edge_sobel_wrapper-Structural" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964238 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel_wrapper " "Found entity 1: edge_sobel_wrapper" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl4-my_structural " "Found design unit 1: digital_cam_impl4-my_structural" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964253 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl4 " "Found entity 1: digital_cam_impl4" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525880964285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33/pll33_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33_0002 " "Found entity 1: PLL33_0002" {  } { { "PLL33/PLL33_0002.v" "" { Text "Y:/Documents/greenscreen/PLL33/PLL33_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100_0002 " "Found entity 1: PLL100_0002" {  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25 " "Found entity 1: PLL25" {  } { { "PLL25.v" "" { Text "Y:/Documents/greenscreen/PLL25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/pll25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25/pll25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25_0002 " "Found entity 1: PLL25_0002" {  } { { "PLL25/PLL25_0002.v" "" { Text "Y:/Documents/greenscreen/PLL25/PLL25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for \"GPIO_A\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for \"GPIO_B\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED DE1_SoC_TV.v(274) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for \"LED\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(343) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "greenscreen " "Elaborating entity \"greenscreen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525880965332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_Y greenscreen.v(156) " "Verilog HDL or VHDL warning at greenscreen.v(156): object \"VGA_Y\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965347 "|greenscreen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desired_Y greenscreen.v(174) " "Verilog HDL or VHDL warning at greenscreen.v(174): object \"desired_Y\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965347 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(167) " "Verilog HDL assignment warning at greenscreen.v(167): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(169) " "Verilog HDL assignment warning at greenscreen.v(169): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(171) " "Verilog HDL assignment warning at greenscreen.v(171): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR greenscreen.v(15) " "Output port \"DRAM_ADDR\" at greenscreen.v(15) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA greenscreen.v(16) " "Output port \"DRAM_BA\" at greenscreen.v(16) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_B greenscreen.v(67) " "Output port \"MTL2MTL_B\" at greenscreen.v(67) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_G greenscreen.v(69) " "Output port \"MTL2MTL_G\" at greenscreen.v(69) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_R greenscreen.v(71) " "Output port \"MTL2MTL_R\" at greenscreen.v(71) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 greenscreen.v(86) " "Output port \"HEX0\" at greenscreen.v(86) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 greenscreen.v(89) " "Output port \"HEX1\" at greenscreen.v(89) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 greenscreen.v(92) " "Output port \"HEX2\" at greenscreen.v(92) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 greenscreen.v(95) " "Output port \"HEX3\" at greenscreen.v(95) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 greenscreen.v(98) " "Output port \"HEX4\" at greenscreen.v(98) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 greenscreen.v(102) " "Output port \"HEX5\" at greenscreen.v(102) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N greenscreen.v(17) " "Output port \"DRAM_CAS_N\" at greenscreen.v(17) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE greenscreen.v(18) " "Output port \"DRAM_CKE\" at greenscreen.v(18) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK greenscreen.v(19) " "Output port \"DRAM_CLK\" at greenscreen.v(19) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N greenscreen.v(20) " "Output port \"DRAM_CS_N\" at greenscreen.v(20) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM greenscreen.v(22) " "Output port \"DRAM_LDQM\" at greenscreen.v(22) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N greenscreen.v(23) " "Output port \"DRAM_RAS_N\" at greenscreen.v(23) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM greenscreen.v(24) " "Output port \"DRAM_UDQM\" at greenscreen.v(24) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N greenscreen.v(25) " "Output port \"DRAM_WE_N\" at greenscreen.v(25) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK greenscreen.v(28) " "Output port \"FPGA_I2C_SCLK\" at greenscreen.v(28) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N greenscreen.v(41) " "Output port \"TD_RESET_N\" at greenscreen.v(41) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_DCLK greenscreen.v(68) " "Output port \"MTL2MTL_DCLK\" at greenscreen.v(68) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_HSD greenscreen.v(70) " "Output port \"MTL2MTL_HSD\" at greenscreen.v(70) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_TOUCH_I2C_SCL greenscreen.v(72) " "Output port \"MTL2MTL_TOUCH_I2C_SCL\" at greenscreen.v(72) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_VSD greenscreen.v(75) " "Output port \"MTL2MTL_VSD\" at greenscreen.v(75) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT greenscreen.v(81) " "Output port \"AUD_DACDAT\" at greenscreen.v(81) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK greenscreen.v(83) " "Output port \"AUD_XCK\" at greenscreen.v(83) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100 PLL100:pll " "Elaborating entity \"PLL100\" for hierarchy \"PLL100:pll\"" {  } { { "greenscreen.v" "pll" { Text "Y:/Documents/greenscreen/greenscreen.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100_0002 PLL100:pll\|PLL100_0002:pll100_inst " "Elaborating entity \"PLL100_0002\" for hierarchy \"PLL100:pll\|PLL100_0002:pll100_inst\"" {  } { { "PLL100.v" "pll100_inst" { Text "Y:/Documents/greenscreen/PLL100.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100/PLL100_0002.v" "altera_pll_i" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965785 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525880965817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""}  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880965894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_cam_impl4 digital_cam_impl4:camera " "Elaborating entity \"digital_cam_impl4\" for hierarchy \"digital_cam_impl4:camera\"" {  } { { "greenscreen.v" "camera" { Text "Y:/Documents/greenscreen/greenscreen.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965894 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clockcamera top_level.vhd(47) " "VHDL Signal Declaration warning at top_level.vhd(47): used implicit default value for signal \"clockcamera\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dll_locked top_level.vhd(198) " "Verilog HDL or VHDL warning at top_level.vhd(198): object \"dll_locked\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(293) " "VHDL Process Statement warning at top_level.vhd(293): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(295) " "VHDL Process Statement warning at top_level.vhd(295): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(296) " "VHDL Process Statement warning at top_level.vhd(296): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(297) " "VHDL Process Statement warning at top_level.vhd(297): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(298) " "VHDL Process Statement warning at top_level.vhd(298): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(301) " "VHDL Process Statement warning at top_level.vhd(301): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(302) " "VHDL Process Statement warning at top_level.vhd(302): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(303) " "VHDL Process Statement warning at top_level.vhd(303): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(306) " "VHDL Process Statement warning at top_level.vhd(306): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(308) " "VHDL Process Statement warning at top_level.vhd(308): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(309) " "VHDL Process Statement warning at top_level.vhd(309): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(310) " "VHDL Process Statement warning at top_level.vhd(310): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(311) " "VHDL Process Statement warning at top_level.vhd(311): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(314) " "VHDL Process Statement warning at top_level.vhd(314): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(315) " "VHDL Process Statement warning at top_level.vhd(315): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(316) " "VHDL Process Statement warning at top_level.vhd(316): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(323) " "VHDL Process Statement warning at top_level.vhd(323): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(325) " "VHDL Process Statement warning at top_level.vhd(325): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(326) " "VHDL Process Statement warning at top_level.vhd(326): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(327) " "VHDL Process Statement warning at top_level.vhd(327): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(328) " "VHDL Process Statement warning at top_level.vhd(328): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(331) " "VHDL Process Statement warning at top_level.vhd(331): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(332) " "VHDL Process Statement warning at top_level.vhd(332): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(333) " "VHDL Process Statement warning at top_level.vhd(333): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(341) " "VHDL Process Statement warning at top_level.vhd(341): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(343) " "VHDL Process Statement warning at top_level.vhd(343): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(344) " "VHDL Process Statement warning at top_level.vhd(344): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(345) " "VHDL Process Statement warning at top_level.vhd(345): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(346) " "VHDL Process Statement warning at top_level.vhd(346): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(349) " "VHDL Process Statement warning at top_level.vhd(349): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(350) " "VHDL Process Statement warning at top_level.vhd(350): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(351) " "VHDL Process Statement warning at top_level.vhd(351): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(355) " "VHDL Process Statement warning at top_level.vhd(355): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(358) " "VHDL Process Statement warning at top_level.vhd(358): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(359) " "VHDL Process Statement warning at top_level.vhd(359): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(360) " "VHDL Process Statement warning at top_level.vhd(360): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(363) " "VHDL Process Statement warning at top_level.vhd(363): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(364) " "VHDL Process Statement warning at top_level.vhd(364): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(365) " "VHDL Process Statement warning at top_level.vhd(365): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(369) " "VHDL Process Statement warning at top_level.vhd(369): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(372) " "VHDL Process Statement warning at top_level.vhd(372): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(373) " "VHDL Process Statement warning at top_level.vhd(373): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(374) " "VHDL Process Statement warning at top_level.vhd(374): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(376) " "VHDL Process Statement warning at top_level.vhd(376): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(377) " "VHDL Process Statement warning at top_level.vhd(377): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(378) " "VHDL Process Statement warning at top_level.vhd(378): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(379) " "VHDL Process Statement warning at top_level.vhd(379): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(387) " "VHDL Process Statement warning at top_level.vhd(387): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(390) " "VHDL Process Statement warning at top_level.vhd(390): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(391) " "VHDL Process Statement warning at top_level.vhd(391): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(392) " "VHDL Process Statement warning at top_level.vhd(392): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(394) " "VHDL Process Statement warning at top_level.vhd(394): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(395) " "VHDL Process Statement warning at top_level.vhd(395): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(396) " "VHDL Process Statement warning at top_level.vhd(396): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(397) " "VHDL Process Statement warning at top_level.vhd(397): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(401) " "VHDL Process Statement warning at top_level.vhd(401): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(404) " "VHDL Process Statement warning at top_level.vhd(404): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(405) " "VHDL Process Statement warning at top_level.vhd(405): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(406) " "VHDL Process Statement warning at top_level.vhd(406): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(409) " "VHDL Process Statement warning at top_level.vhd(409): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(410) " "VHDL Process Statement warning at top_level.vhd(410): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(411) " "VHDL Process Statement warning at top_level.vhd(411): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(417) " "VHDL Process Statement warning at top_level.vhd(417): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(419) " "VHDL Process Statement warning at top_level.vhd(419): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(420) " "VHDL Process Statement warning at top_level.vhd(420): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(421) " "VHDL Process Statement warning at top_level.vhd(421): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(422) " "VHDL Process Statement warning at top_level.vhd(422): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(425) " "VHDL Process Statement warning at top_level.vhd(425): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(426) " "VHDL Process Statement warning at top_level.vhd(426): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(427) " "VHDL Process Statement warning at top_level.vhd(427): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_capture_new_frame top_level.vhd(429) " "VHDL Process Statement warning at top_level.vhd(429): signal \"done_capture_new_frame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(434) " "VHDL Process Statement warning at top_level.vhd(434): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(436) " "VHDL Process Statement warning at top_level.vhd(436): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(437) " "VHDL Process Statement warning at top_level.vhd(437): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(438) " "VHDL Process Statement warning at top_level.vhd(438): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(439) " "VHDL Process Statement warning at top_level.vhd(439): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(442) " "VHDL Process Statement warning at top_level.vhd(442): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(443) " "VHDL Process Statement warning at top_level.vhd(443): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(444) " "VHDL Process Statement warning at top_level.vhd(444): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll " "Elaborating entity \"my_altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\"" {  } { { "top_level.vhd" "Inst_four_clocks_pll" { Text "Y:/Documents/greenscreen/top_level.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Instantiated megafunction \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""}  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880966519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880966691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880966691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce digital_cam_impl4:camera\|debounce:Inst_debounce_resend " "Elaborating entity \"debounce\" for hierarchy \"digital_cam_impl4:camera\|debounce:Inst_debounce_resend\"" {  } { { "top_level.vhd" "Inst_debounce_resend" { Text "Y:/Documents/greenscreen/top_level.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1 " "Elaborating entity \"frame_buffer\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\"" {  } { { "top_level.vhd" "Inst_frame_buf_1" { Text "Y:/Documents/greenscreen/top_level.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880967081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pv3 " "Found entity 1: altsyncram_2pv3" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pv3 digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated " "Elaborating entity \"altsyncram_2pv3\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_2pv3.tdf" "decode2" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_2pv3.tdf" "rden_decode_b" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_8hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880968019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_2pv3.tdf" "mux3" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "Y:/Documents/greenscreen/top_level.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "Y:/Documents/greenscreen/top_level.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA digital_cam_impl4:camera\|VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"digital_cam_impl4:camera\|VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "Y:/Documents/greenscreen/top_level.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB digital_cam_impl4:camera\|RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"digital_cam_impl4:camera\|RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "Y:/Documents/greenscreen/top_level.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator digital_cam_impl4:camera\|Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"digital_cam_impl4:camera\|Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "Y:/Documents/greenscreen/top_level.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_black_white digital_cam_impl4:camera\|do_black_white:Inst_black_white " "Elaborating entity \"do_black_white\" for hierarchy \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\"" {  } { { "top_level.vhd" "Inst_black_white" { Text "Y:/Documents/greenscreen/top_level.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder_not_used do_black_white.vhd(77) " "Verilog HDL or VHDL warning at do_black_white.vhd(77): object \"remainder_not_used\" assigned a value but never read" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968488 "|greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_divider_ver1 digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider " "Elaborating entity \"binary_divider_ver1\" for hierarchy \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\"" {  } { { "do_black_white.vhd" "Inst_binary_divider" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_edge_detection digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection " "Elaborating entity \"do_edge_detection\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\"" {  } { { "top_level.vhd" "Inst_edge_detection" { Text "Y:/Documents/greenscreen/top_level.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_delayed do_edge_detection.vhd(96) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object \"hsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_delayed do_edge_detection.vhd(97) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object \"vsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel_wrapper digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper " "Elaborating entity \"edge_sobel_wrapper\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\"" {  } { { "do_edge_detection.vhd" "Inst_edge_sobel_wrapper" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheSystem digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem " "Elaborating entity \"CacheSystem\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\"" {  } { { "ed_edge_sobel_wrapper.vhd" "CacheSystem" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968613 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out1 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out1\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out2 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out2\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out3 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out3\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out4 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out4\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out5 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out5\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out6 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out6\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out7 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out7\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out8 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out8\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out9 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out9\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleFiFOLineBuffer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer " "Elaborating entity \"DoubleFiFOLineBuffer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\"" {  } { { "ed_cache_system.vhd" "DoubleLineBuffer" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFOLineBuffer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1 " "Elaborating entity \"FIFOLineBuffer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\"" {  } { { "ed_double_fifo_linebuffer.vhd" "LineBuffer1" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncSignalsDelayer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer " "Elaborating entity \"SyncSignalsDelayer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\"" {  } { { "ed_cache_system.vhd" "Delayer" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsync_temp ed_sync_signals_delayer.vhd(74) " "VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable \"fsync_temp\", which holds its previous value in one or more paths through the process" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsync_temp ed_sync_signals_delayer.vhd(74) " "Inferred latch for \"fsync_temp\" at ed_sync_signals_delayer.vhd(74)" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp " "Elaborating entity \"Counter\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\"" {  } { { "ed_sync_signals_delayer.vhd" "RowsCounterComp" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter " "Elaborating entity \"Counter\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\"" {  } { { "ed_cache_system.vhd" "ColsCounter" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl " "Elaborating entity \"edge_sobel\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\"" {  } { { "ed_edge_sobel_wrapper.vhd" "krnl" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display1 display1:display " "Elaborating entity \"display1\" for hierarchy \"display1:display\"" {  } { { "greenscreen.v" "display" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"red_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"green_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"blue_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 greenscreen.v(670) " "Verilog HDL assignment warning at greenscreen.v(670): truncated value with size 12 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 greenscreen.v(671) " "Verilog HDL assignment warning at greenscreen.v(671): truncated value with size 11 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_memory display1:display\|image_memory:image_memory " "Elaborating entity \"image_memory\" for hierarchy \"display1:display\|image_memory:image_memory\"" {  } { { "greenscreen.v" "image_memory" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\"" {  } { { "image_memory.v" "altsyncram_component" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\"" {  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_memory(1).mif " "Parameter \"init_file\" = \"image_memory(1).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""}  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880968941 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3195 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3198 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3201 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3204 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3207 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3210 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3213 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3216 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3219 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3222 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3225 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3228 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3231 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3234 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3237 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3240 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3243 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3246 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3249 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3252 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3255 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3258 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3261 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3264 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3267 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3270 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3273 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3276 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3279 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3282 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3285 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3288 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[32\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[32\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3291 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[33\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[33\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3294 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[34\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[34\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3297 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[35\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[35\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3300 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[36\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[36\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3303 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[37\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[37\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3306 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[38\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[38\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3309 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[39\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[39\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3312 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[40\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[40\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3315 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[41\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[41\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3318 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[42\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[42\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3321 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[43\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[43\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3324 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[44\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[44\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3327 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[45\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[45\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3330 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[46\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[46\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3333 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[47\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[47\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3336 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[48\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[48\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3339 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[49\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[49\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3342 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[50\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[50\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3345 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[51\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[51\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3348 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[52\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[52\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3351 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[53\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[53\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3354 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[54\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[54\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3357 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[55\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[55\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3360 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[56\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[56\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3363 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[57\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[57\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3366 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[58\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[58\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3369 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[59\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[59\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3372 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[60\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[60\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3375 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[61\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[61\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3378 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[62\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[62\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3381 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[63\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[63\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3384 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[64\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[64\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3387 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[65\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[65\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3390 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[66\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[66\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3393 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[67\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[67\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3396 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[68\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[68\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3399 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[69\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[69\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3402 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[70\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[70\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3405 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[71\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[71\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3408 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[72\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[72\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3411 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[73\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[73\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3414 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[74\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[74\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3417 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[75\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[75\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3420 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[76\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[76\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3423 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[77\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[77\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3426 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[78\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[78\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3429 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[79\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[79\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3432 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[80\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[80\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3435 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[81\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[81\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3438 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[82\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[82\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3441 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[83\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[83\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3444 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[84\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[84\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3447 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[85\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[85\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3450 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[86\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[86\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3453 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[87\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[87\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3456 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[88\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[88\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3459 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[89\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[89\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3462 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[90\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[90\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3465 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[91\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[91\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3468 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[92\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[92\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3471 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[93\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[93\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3474 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[94\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[94\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3477 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[95\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[95\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3480 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[96\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[96\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3483 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[97\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[97\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3486 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[98\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[98\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3489 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[99\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[99\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3492 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[100\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[100\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3495 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[101\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[101\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3498 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[102\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[102\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3501 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[103\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[103\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3504 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[104\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[104\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3507 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[105\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[105\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3510 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[106\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[106\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3513 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[107\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[107\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3516 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[108\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[108\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3519 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[109\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[109\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3522 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[110\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[110\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3525 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[111\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[111\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3528 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[112\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[112\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3531 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[113\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[113\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3534 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[114\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[114\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3537 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[115\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[115\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3540 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[116\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[116\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3543 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[117\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[117\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3546 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[118\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[118\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3549 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[119\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[119\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3552 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lo1 " "Found entity 1: altsyncram_6lo1" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880969081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lo1 display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated " "Elaborating entity \"altsyncram_6lo1\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880969081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_bhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880971019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880971019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_6lo1.tdf" "mux2" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880971035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onboard_controller display1:display\|onboard_controller:onboard " "Elaborating entity \"onboard_controller\" for hierarchy \"display1:display\|onboard_controller:onboard\"" {  } { { "greenscreen.v" "onboard" { Text "Y:/Documents/greenscreen/greenscreen.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 greenscreen.v(579) " "Verilog HDL assignment warning at greenscreen.v(579): truncated value with size 32 to match size of target (12)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 "|greenscreen|display1:display|onboard_controller:onboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 greenscreen.v(587) " "Verilog HDL assignment warning at greenscreen.v(587): truncated value with size 32 to match size of target (11)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 "|greenscreen|display1:display|onboard_controller:onboard"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ie84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ie84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ie84 " "Found entity 1: altsyncram_ie84" {  } { { "db/altsyncram_ie84.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_ie84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880974738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880974738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jai " "Found entity 1: cntr_jai" {  } { { "db/cntr_jai.tdf" "" { Text "Y:/Documents/greenscreen/db/cntr_jai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "Y:/Documents/greenscreen/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi 