
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28172000                       # Number of ticks simulated
final_tick                                   28172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   6134                       # Simulator instruction rate (inst/s)
host_op_rate                                    12243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25331563                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671788                       # Number of bytes of host memory used
host_seconds                                     1.11                       # Real time elapsed on the host
sim_insts                                        6822                       # Number of instructions simulated
sim_ops                                         13616                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 677                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1026835155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         511145819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1537980974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1026835155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1026835155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1026835155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        511145819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1537980974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023431250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1397                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         93                       # Number of write requests accepted
system.mem_ctrls.readBursts                       678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       93                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  42880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                6                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      28167000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   93                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.762590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.904029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.232171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           47     33.81%     33.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     23.74%     57.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     12.23%     69.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      5.04%     74.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.60%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      6.47%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.16%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.44%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16     11.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.874839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    232.168581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        28480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1010932841.118841409683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 511145818.543234407902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145392588.385631114244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           93                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14825750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8220000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    208721000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32727.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36533.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2244311.83                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     10483250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23045750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15646.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34396.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1522.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1540.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      58                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36533.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2191980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3853770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                42240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         7639140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1097760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               17463405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            619.885170                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             19608250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        13000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2858750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7770750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     16749500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 125280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4464810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                96480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8183490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy           70560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               18396210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            652.996237                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             18009000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       183000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       9159750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     17949250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    4842                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4842                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 4306                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     368                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                126                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                543                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3763                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          663                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        2521                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1955                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2953                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           153                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        28172000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            56345                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              15411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          21631                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        4842                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                911                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1848                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           589                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      2836                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              32827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.338471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.857574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26333     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      301      0.92%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      227      0.69%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      285      0.87%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      310      0.94%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      341      1.04%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      267      0.81%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      323      0.98%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4440     13.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                32827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.085935                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.383903                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    13597                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 12717                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4980                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   609                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    924                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  39724                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    924                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4330                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1144                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5084                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7312                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  36898                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    46                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     89                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   7141                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               39656                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 90319                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            50690                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3886                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 14715                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    24941                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1981                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 3388                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2821                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                28                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               50                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      31677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  85                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     26257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               177                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           18145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        25515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         32827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.799860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.813697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25687     78.25%     78.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1549      4.72%     82.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1126      3.43%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 788      2.40%     88.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1113      3.39%     92.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 881      2.68%     94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 864      2.63%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 501      1.53%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 318      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           32827                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     316     85.87%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      2.17%     88.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.54%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.27%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     21      5.71%     94.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     2      0.54%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      1.63%     96.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      3.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               388      1.48%      1.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 19913     75.84%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.02%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.06%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.04%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.44%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.27%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.42%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.82%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.72%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2754     10.49%     91.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1686      6.42%     98.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              88      0.34%     98.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            437      1.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  26257                       # Type of FU issued
system.cpu.iq.rate                           0.466004                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         368                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014015                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              81829                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             47817                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        21686                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4057                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2097                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1982                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  24194                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2043                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              127                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2179                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.lsqStoreCapabilityCyclesStalled         2916                       # Total number of cycles the iew stalled due to capability check for stores
system.cpu.iew.lsq.thread0.lsqLoadCapabilityCyclesStalled         1396                       # Total number of cycles the iew stalled due to capability check for loads
system.cpu.iew.lsq.thread0.lsqStoreCapabilityMissed          972                       # number of Store at commit without capability check
system.cpu.iew.lsq.thread0.lsqLoadCapabilityMissed          466                       # number of Loads at commit without capability check
system.cpu.iew.lsq.thread0.lsqCommitedLoads         1209                       # number of commited loads
system.cpu.iew.lsq.thread0.lsqCommitedStores         1378                       # number of commited stores
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedLoads          843                       # Total number of capabilities checked for the loads
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedStores          461                       # Total number of capabilities checked for the stores
system.cpu.iew.lsq.thread0.lsqCapabilityCacheMiss          116                       # Total number of capability cache misses
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    924                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2632                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   850                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               31762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  3388                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2821                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQCapabilityBlockEvent            0                       # number of times the IEW blocked due to a capability check
system.cpu.iew.iewLSQFullEvents                   829                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1013                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1175                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 24603                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2510                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1654                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         4464                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     2163                       # Number of branches executed
system.cpu.iew.exec_stores                       1954                       # Number of stores executed
system.cpu.iew.exec_rate                     0.436649                       # Inst execution rate
system.cpu.iew.wb_sent                          24100                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         23668                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     16222                       # num instructions producing a value
system.cpu.iew.wb_consumers                     25175                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.420055                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644369                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           18145                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               918                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        29702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.458420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.406576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25378     85.44%     85.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1325      4.46%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          825      2.78%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          739      2.49%     95.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          532      1.79%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          173      0.58%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          153      0.52%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          103      0.35%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          474      1.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        29702                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 6822                       # Number of instructions committed
system.cpu.commit.committedOps                  13616                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2587                       # Number of memory references committed
system.cpu.commit.loads                          1209                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1348                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1951                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     12096                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  130                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           99      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9952     73.09%     73.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.03%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.10%     73.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.07%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      2.75%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.50%     77.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.79%     78.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      1.57%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.37%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1149      8.44%     89.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            959      7.04%     96.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           60      0.44%     96.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          419      3.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             13616                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   474                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        60989                       # The number of ROB reads
system.cpu.rob.rob_writes                       66706                       # The number of ROB writes
system.cpu.timesIdled                             249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        6822                       # Number of Instructions Simulated
system.cpu.committedOps                         13616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.259308                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.259308                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.121076                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.121076                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    29726                       # number of integer regfile reads
system.cpu.int_regfile_writes                   18052                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1508                       # number of floating regfile writes
system.cpu.cc_regfile_reads                      9872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5865                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   10716                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           128.658423                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.444444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.658423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.125643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.125643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7465                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7465                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1986                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1264                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         3250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3250                       # number of overall hits
system.cpu.dcache.overall_hits::total            3250                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          370                       # number of overall misses
system.cpu.dcache.overall_misses::total           370                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14857000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14857000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7750500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7750500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     22607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22607500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22607500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3620                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.113788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.113788                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083394                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.102210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.102210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.102210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.102210                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58262.745098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58262.745098                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67395.652174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67395.652174                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61101.351351                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61101.351351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61101.351351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61101.351351                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          225                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7521500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7521500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15349500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15349500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.049978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.062155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.062155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062155                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69892.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69892.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66561.946903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66561.946903                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        68220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        68220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        68220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        68220                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           194.451518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.977876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   194.451518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.379788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.379788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6124                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         2250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2250                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         2250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2250                       # number of overall hits
system.cpu.icache.overall_hits::total            2250                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           586                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          586                       # number of overall misses
system.cpu.icache.overall_misses::total           586                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35769500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35769500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     35769500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35769500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35769500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35769500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         2836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2836                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.206629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.206629                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.206629                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.206629                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.206629                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.206629                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61040.102389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61040.102389                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61040.102389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61040.102389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61040.102389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61040.102389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           95                       # number of writebacks
system.cpu.icache.writebacks::total                95                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29125500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29125500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29125500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29125500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.159732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.159732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.159732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.159732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.159732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.159732                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64294.701987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64294.701987                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64294.701987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64294.701987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64294.701987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64294.701987                       # average overall mshr miss latency
system.cpu.icache.replacements                     95                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.membus.snoop_filter.tot_requests           773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           98                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     28172000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                564                       # Transaction distribution
system.membus.trans_dist::WritebackClean           95                       # Transaction distribution
system.membus.trans_dist::ReadExReq               113                       # Transaction distribution
system.membus.trans_dist::ReadExResp              113                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           112                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        35008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        35008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        14400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               678                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007375                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.085622                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     673     99.26%     99.26% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.74%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 678                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1287000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2398250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1201000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
