// Seed: 3333120121
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  wire id_12, id_13;
  assign id_12 = id_12;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wor  id_2,
    output tri0 id_3
);
  wand id_5;
  assign id_5 = (1'b0) == id_1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
