
AHT25_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007894  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08007a38  08007a38  00017a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f04  08007f04  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007f04  08007f04  00017f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f0c  08007f0c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f0c  08007f0c  00017f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f10  08007f10  00017f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041ec  200001e0  080080f4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200043cc  080080f4  000243cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016eed  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f09  00000000  00000000  000370fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  0003a008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012e0  00000000  00000000  0003b3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019327  00000000  00000000  0003c6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163c5  00000000  00000000  000559ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a6a4  00000000  00000000  0006bdc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00106468  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065c8  00000000  00000000  001064b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007a1c 	.word	0x08007a1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007a1c 	.word	0x08007a1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4a07      	ldr	r2, [pc, #28]	; (8000ee8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ecc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <vApplicationGetIdleTaskMemory+0x30>)
 8000ed2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eda:	bf00      	nop
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	200001fc 	.word	0x200001fc
 8000eec:	200002b0 	.word	0x200002b0

08000ef0 <send_task1>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void send_task1(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

	sprintf(buffer, ".....TASK_1_LED_TOGGLE.....\n\r");
 8000ef4:	4908      	ldr	r1, [pc, #32]	; (8000f18 <send_task1+0x28>)
 8000ef6:	4809      	ldr	r0, [pc, #36]	; (8000f1c <send_task1+0x2c>)
 8000ef8:	f004 fcc2 	bl	8005880 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8000efc:	4807      	ldr	r0, [pc, #28]	; (8000f1c <send_task1+0x2c>)
 8000efe:	f7ff f96f 	bl	80001e0 <strlen>
 8000f02:	4603      	mov	r3, r0
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	4904      	ldr	r1, [pc, #16]	; (8000f1c <send_task1+0x2c>)
 8000f0c:	4804      	ldr	r0, [pc, #16]	; (8000f20 <send_task1+0x30>)
 8000f0e:	f002 f818 	bl	8002f42 <HAL_UART_Transmit>

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	08007a50 	.word	0x08007a50
 8000f1c:	20000598 	.word	0x20000598
 8000f20:	20000548 	.word	0x20000548

08000f24 <send_task_1>:
void send_task_1(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0

	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000f28:	2120      	movs	r1, #32
 8000f2a:	4802      	ldr	r0, [pc, #8]	; (8000f34 <send_task_1+0x10>)
 8000f2c:	f000 ff53 	bl	8001dd6 <HAL_GPIO_TogglePin>

}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40020000 	.word	0x40020000

08000f38 <send_task2>:
void send_task2(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0

	sprintf(buffer, ".....TASK_2.....\n\r");
 8000f3c:	4908      	ldr	r1, [pc, #32]	; (8000f60 <send_task2+0x28>)
 8000f3e:	4809      	ldr	r0, [pc, #36]	; (8000f64 <send_task2+0x2c>)
 8000f40:	f004 fc9e 	bl	8005880 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8000f44:	4807      	ldr	r0, [pc, #28]	; (8000f64 <send_task2+0x2c>)
 8000f46:	f7ff f94b 	bl	80001e0 <strlen>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	4904      	ldr	r1, [pc, #16]	; (8000f64 <send_task2+0x2c>)
 8000f54:	4804      	ldr	r0, [pc, #16]	; (8000f68 <send_task2+0x30>)
 8000f56:	f001 fff4 	bl	8002f42 <HAL_UART_Transmit>

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	08007a70 	.word	0x08007a70
 8000f64:	20000598 	.word	0x20000598
 8000f68:	20000548 	.word	0x20000548

08000f6c <send_task3>:
void send_task3(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0

	sprintf(buffer, ".....TASK_3.....\n\r");
 8000f70:	4908      	ldr	r1, [pc, #32]	; (8000f94 <send_task3+0x28>)
 8000f72:	4809      	ldr	r0, [pc, #36]	; (8000f98 <send_task3+0x2c>)
 8000f74:	f004 fc84 	bl	8005880 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8000f78:	4807      	ldr	r0, [pc, #28]	; (8000f98 <send_task3+0x2c>)
 8000f7a:	f7ff f931 	bl	80001e0 <strlen>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f86:	4904      	ldr	r1, [pc, #16]	; (8000f98 <send_task3+0x2c>)
 8000f88:	4804      	ldr	r0, [pc, #16]	; (8000f9c <send_task3+0x30>)
 8000f8a:	f001 ffda 	bl	8002f42 <HAL_UART_Transmit>

}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	08007a84 	.word	0x08007a84
 8000f98:	20000598 	.word	0x20000598
 8000f9c:	20000548 	.word	0x20000548

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b5b0      	push	{r4, r5, r7, lr}
 8000fa2:	b096      	sub	sp, #88	; 0x58
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f000 fc55 	bl	8001854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f863 	bl	8001074 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 f941 	bl	8001234 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fb2:	f000 f8bd 	bl	8001130 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000fb6:	f000 f8e9 	bl	800118c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000fba:	f000 f911 	bl	80011e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	sprintf(buffer, ".....FREEFTOS_STARTS.....\n\r");
 8000fbe:	4924      	ldr	r1, [pc, #144]	; (8001050 <main+0xb0>)
 8000fc0:	4824      	ldr	r0, [pc, #144]	; (8001054 <main+0xb4>)
 8000fc2:	f004 fc5d 	bl	8005880 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8000fc6:	4823      	ldr	r0, [pc, #140]	; (8001054 <main+0xb4>)
 8000fc8:	f7ff f90a 	bl	80001e0 <strlen>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd4:	491f      	ldr	r1, [pc, #124]	; (8001054 <main+0xb4>)
 8000fd6:	4820      	ldr	r0, [pc, #128]	; (8001058 <main+0xb8>)
 8000fd8:	f001 ffb3 	bl	8002f42 <HAL_UART_Transmit>

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
	  /* definition and creation of Task1 */
	  osThreadDef(Task1, StartTask1, osPriorityAboveNormal, 0, 128);
 8000fdc:	4b1f      	ldr	r3, [pc, #124]	; (800105c <main+0xbc>)
 8000fde:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000fe2:	461d      	mov	r5, r3
 8000fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  TaskHandle1 = osThreadCreate(osThread(Task1), NULL);
 8000ff0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 fb37 	bl	800366a <osThreadCreate>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a18      	ldr	r2, [pc, #96]	; (8001060 <main+0xc0>)
 8001000:	6013      	str	r3, [r2, #0]

	  /* definition and creation of Task2 */
	  osThreadDef(Task2, StartTask2, osPriorityNormal, 0, 128);
 8001002:	4b18      	ldr	r3, [pc, #96]	; (8001064 <main+0xc4>)
 8001004:	f107 0420 	add.w	r4, r7, #32
 8001008:	461d      	mov	r5, r3
 800100a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800100c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800100e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001012:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  TaskHandle2 = osThreadCreate(osThread(Task2), NULL);
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f002 fb24 	bl	800366a <osThreadCreate>
 8001022:	4603      	mov	r3, r0
 8001024:	4a10      	ldr	r2, [pc, #64]	; (8001068 <main+0xc8>)
 8001026:	6013      	str	r3, [r2, #0]

	  /* definition and creation of Task3 */
	  osThreadDef(Task3, StartTask3, osPriorityBelowNormal, 0, 128);
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <main+0xcc>)
 800102a:	1d3c      	adds	r4, r7, #4
 800102c:	461d      	mov	r5, r3
 800102e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001032:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  TaskHandle3 = osThreadCreate(osThread(Task3), NULL);
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f002 fb13 	bl	800366a <osThreadCreate>
 8001044:	4603      	mov	r3, r0
 8001046:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <main+0xd0>)
 8001048:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */


  /* Start scheduler */
  osKernelStart();
 800104a:	f002 fb07 	bl	800365c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800104e:	e7fe      	b.n	800104e <main+0xae>
 8001050:	08007a98 	.word	0x08007a98
 8001054:	20000598 	.word	0x20000598
 8001058:	20000548 	.word	0x20000548
 800105c:	08007ab4 	.word	0x08007ab4
 8001060:	2000058c 	.word	0x2000058c
 8001064:	08007ad0 	.word	0x08007ad0
 8001068:	20000590 	.word	0x20000590
 800106c:	08007aec 	.word	0x08007aec
 8001070:	20000594 	.word	0x20000594

08001074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b094      	sub	sp, #80	; 0x50
 8001078:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107a:	f107 0320 	add.w	r3, r7, #32
 800107e:	2230      	movs	r2, #48	; 0x30
 8001080:	2100      	movs	r1, #0
 8001082:	4618      	mov	r0, r3
 8001084:	f003 fe7b 	bl	8004d7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	4b22      	ldr	r3, [pc, #136]	; (8001128 <SystemClock_Config+0xb4>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a0:	4a21      	ldr	r2, [pc, #132]	; (8001128 <SystemClock_Config+0xb4>)
 80010a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a6:	6413      	str	r3, [r2, #64]	; 0x40
 80010a8:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <SystemClock_Config+0xb4>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b4:	2300      	movs	r3, #0
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <SystemClock_Config+0xb8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a1b      	ldr	r2, [pc, #108]	; (800112c <SystemClock_Config+0xb8>)
 80010be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	4b19      	ldr	r3, [pc, #100]	; (800112c <SystemClock_Config+0xb8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d0:	2302      	movs	r3, #2
 80010d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d4:	2301      	movs	r3, #1
 80010d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d8:	2310      	movs	r3, #16
 80010da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010dc:	2300      	movs	r3, #0
 80010de:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e0:	f107 0320 	add.w	r3, r7, #32
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 ffd5 	bl	8002094 <HAL_RCC_OscConfig>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010f0:	f000 f926 	bl	8001340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f4:	230f      	movs	r3, #15
 80010f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001104:	2300      	movs	r3, #0
 8001106:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f001 fa38 	bl	8002584 <HAL_RCC_ClockConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800111a:	f000 f911 	bl	8001340 <Error_Handler>
  }
}
 800111e:	bf00      	nop
 8001120:	3750      	adds	r7, #80	; 0x50
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800
 800112c:	40007000 	.word	0x40007000

08001130 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001134:	4b12      	ldr	r3, [pc, #72]	; (8001180 <MX_I2C1_Init+0x50>)
 8001136:	4a13      	ldr	r2, [pc, #76]	; (8001184 <MX_I2C1_Init+0x54>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <MX_I2C1_Init+0x50>)
 800113c:	4a12      	ldr	r2, [pc, #72]	; (8001188 <MX_I2C1_Init+0x58>)
 800113e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001140:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <MX_I2C1_Init+0x50>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001146:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_I2C1_Init+0x50>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <MX_I2C1_Init+0x50>)
 800114e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <MX_I2C1_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	; (8001180 <MX_I2C1_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001160:	4b07      	ldr	r3, [pc, #28]	; (8001180 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001166:	4b06      	ldr	r3, [pc, #24]	; (8001180 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	; (8001180 <MX_I2C1_Init+0x50>)
 800116e:	f000 fe4d 	bl	8001e0c <HAL_I2C_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001178:	f000 f8e2 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200004b0 	.word	0x200004b0
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 8001192:	4a12      	ldr	r2, [pc, #72]	; (80011dc <MX_USART1_UART_Init+0x50>)
 8001194:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001196:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 8001198:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800119c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800119e:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011a4:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011aa:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011b0:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011b2:	220c      	movs	r2, #12
 80011b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b6:	4b08      	ldr	r3, [pc, #32]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_USART1_UART_Init+0x4c>)
 80011c4:	f001 fe70 	bl	8002ea8 <HAL_UART_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011ce:	f000 f8b7 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000504 	.word	0x20000504
 80011dc:	40011000 	.word	0x40011000

080011e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <MX_USART2_UART_Init+0x50>)
 80011e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001206:	220c      	movs	r2, #12
 8001208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <MX_USART2_UART_Init+0x4c>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001218:	f001 fe46 	bl	8002ea8 <HAL_UART_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001222:	f000 f88d 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000548 	.word	0x20000548
 8001230:	40004400 	.word	0x40004400

08001234 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123a:	f107 030c 	add.w	r3, r7, #12
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <MX_GPIO_Init+0x98>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a1e      	ldr	r2, [pc, #120]	; (80012cc <MX_GPIO_Init+0x98>)
 8001254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MX_GPIO_Init+0x98>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	4b18      	ldr	r3, [pc, #96]	; (80012cc <MX_GPIO_Init+0x98>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a17      	ldr	r2, [pc, #92]	; (80012cc <MX_GPIO_Init+0x98>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b15      	ldr	r3, [pc, #84]	; (80012cc <MX_GPIO_Init+0x98>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <MX_GPIO_Init+0x98>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a10      	ldr	r2, [pc, #64]	; (80012cc <MX_GPIO_Init+0x98>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <MX_GPIO_Init+0x98>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	2120      	movs	r1, #32
 80012a2:	480b      	ldr	r0, [pc, #44]	; (80012d0 <MX_GPIO_Init+0x9c>)
 80012a4:	f000 fd7e 	bl	8001da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012a8:	2320      	movs	r3, #32
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	4619      	mov	r1, r3
 80012be:	4804      	ldr	r0, [pc, #16]	; (80012d0 <MX_GPIO_Init+0x9c>)
 80012c0:	f000 fbec 	bl	8001a9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012c4:	bf00      	nop
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40020000 	.word	0x40020000

080012d4 <StartTask1>:
* @param argument: Not used
* @retval None
*/

void StartTask1(void const * argument)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  send_task1();
 80012dc:	f7ff fe08 	bl	8000ef0 <send_task1>
	  send_task_1();
 80012e0:	f7ff fe20 	bl	8000f24 <send_task_1>
	  osDelay(1000);
 80012e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e8:	f002 fa0b 	bl	8003702 <osDelay>
	  send_task1();
 80012ec:	e7f6      	b.n	80012dc <StartTask1+0x8>

080012ee <StartTask2>:
  }
  /* USER CODE END 5 */
}
/* USER CODE END Header_StartTask02 */
void StartTask2(void const * argument)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  	send_task2();
 80012f6:	f7ff fe1f 	bl	8000f38 <send_task2>
	  	osDelay(2000);
 80012fa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012fe:	f002 fa00 	bl	8003702 <osDelay>
	  	send_task2();
 8001302:	e7f8      	b.n	80012f6 <StartTask2+0x8>

08001304 <StartTask3>:
  }
  /* USER CODE END StartTask02 */
}

void StartTask3(void const * argument)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  while(1)
  {
	  	send_task3();
 800130c:	f7ff fe2e 	bl	8000f6c <send_task3>
		osDelay(3000);
 8001310:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001314:	f002 f9f5 	bl	8003702 <osDelay>
	  	send_task3();
 8001318:	e7f8      	b.n	800130c <StartTask3+0x8>
	...

0800131c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a04      	ldr	r2, [pc, #16]	; (800133c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d101      	bne.n	8001332 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800132e:	f000 fab3 	bl	8001898 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40010000 	.word	0x40010000

08001340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001344:	b672      	cpsid	i
}
 8001346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001348:	e7fe      	b.n	8001348 <Error_Handler+0x8>
	...

0800134c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_MspInit+0x54>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135a:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <HAL_MspInit+0x54>)
 800135c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001360:	6453      	str	r3, [r2, #68]	; 0x44
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_MspInit+0x54>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_MspInit+0x54>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_MspInit+0x54>)
 8001378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137c:	6413      	str	r3, [r2, #64]	; 0x40
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <HAL_MspInit+0x54>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	210f      	movs	r1, #15
 800138e:	f06f 0001 	mvn.w	r0, #1
 8001392:	f000 fb59 	bl	8001a48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800

080013a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a19      	ldr	r2, [pc, #100]	; (8001428 <HAL_I2C_MspInit+0x84>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d12b      	bne.n	800141e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	4b18      	ldr	r3, [pc, #96]	; (800142c <HAL_I2C_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a17      	ldr	r2, [pc, #92]	; (800142c <HAL_I2C_MspInit+0x88>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <HAL_I2C_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e2:	23c0      	movs	r3, #192	; 0xc0
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e6:	2312      	movs	r3, #18
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ee:	2303      	movs	r3, #3
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013f2:	2304      	movs	r3, #4
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <HAL_I2C_MspInit+0x8c>)
 80013fe:	f000 fb4d 	bl	8001a9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b09      	ldr	r3, [pc, #36]	; (800142c <HAL_I2C_MspInit+0x88>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	4a08      	ldr	r2, [pc, #32]	; (800142c <HAL_I2C_MspInit+0x88>)
 800140c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001410:	6413      	str	r3, [r2, #64]	; 0x40
 8001412:	4b06      	ldr	r3, [pc, #24]	; (800142c <HAL_I2C_MspInit+0x88>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800141e:	bf00      	nop
 8001420:	3728      	adds	r7, #40	; 0x28
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40005400 	.word	0x40005400
 800142c:	40023800 	.word	0x40023800
 8001430:	40020400 	.word	0x40020400

08001434 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a32      	ldr	r2, [pc, #200]	; (800151c <HAL_UART_MspInit+0xe8>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d12d      	bne.n	80014b2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	4b31      	ldr	r3, [pc, #196]	; (8001520 <HAL_UART_MspInit+0xec>)
 800145c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145e:	4a30      	ldr	r2, [pc, #192]	; (8001520 <HAL_UART_MspInit+0xec>)
 8001460:	f043 0310 	orr.w	r3, r3, #16
 8001464:	6453      	str	r3, [r2, #68]	; 0x44
 8001466:	4b2e      	ldr	r3, [pc, #184]	; (8001520 <HAL_UART_MspInit+0xec>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	f003 0310 	and.w	r3, r3, #16
 800146e:	61bb      	str	r3, [r7, #24]
 8001470:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	4b2a      	ldr	r3, [pc, #168]	; (8001520 <HAL_UART_MspInit+0xec>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a29      	ldr	r2, [pc, #164]	; (8001520 <HAL_UART_MspInit+0xec>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b27      	ldr	r3, [pc, #156]	; (8001520 <HAL_UART_MspInit+0xec>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800148e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149c:	2303      	movs	r3, #3
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014a0:	2307      	movs	r3, #7
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	f107 031c 	add.w	r3, r7, #28
 80014a8:	4619      	mov	r1, r3
 80014aa:	481e      	ldr	r0, [pc, #120]	; (8001524 <HAL_UART_MspInit+0xf0>)
 80014ac:	f000 faf6 	bl	8001a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014b0:	e030      	b.n	8001514 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a1c      	ldr	r2, [pc, #112]	; (8001528 <HAL_UART_MspInit+0xf4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d12b      	bne.n	8001514 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014bc:	2300      	movs	r3, #0
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	4b17      	ldr	r3, [pc, #92]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c4:	4a16      	ldr	r2, [pc, #88]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ca:	6413      	str	r3, [r2, #64]	; 0x40
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	4b10      	ldr	r3, [pc, #64]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e0:	4a0f      	ldr	r2, [pc, #60]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6313      	str	r3, [r2, #48]	; 0x30
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <HAL_UART_MspInit+0xec>)
 80014ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014f4:	230c      	movs	r3, #12
 80014f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	2302      	movs	r3, #2
 80014fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001500:	2303      	movs	r3, #3
 8001502:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001504:	2307      	movs	r3, #7
 8001506:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001508:	f107 031c 	add.w	r3, r7, #28
 800150c:	4619      	mov	r1, r3
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <HAL_UART_MspInit+0xf0>)
 8001510:	f000 fac4 	bl	8001a9c <HAL_GPIO_Init>
}
 8001514:	bf00      	nop
 8001516:	3730      	adds	r7, #48	; 0x30
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40011000 	.word	0x40011000
 8001520:	40023800 	.word	0x40023800
 8001524:	40020000 	.word	0x40020000
 8001528:	40004400 	.word	0x40004400

0800152c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08c      	sub	sp, #48	; 0x30
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <HAL_InitTick+0xd0>)
 8001542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001544:	4a2d      	ldr	r2, [pc, #180]	; (80015fc <HAL_InitTick+0xd0>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6453      	str	r3, [r2, #68]	; 0x44
 800154c:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <HAL_InitTick+0xd0>)
 800154e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001558:	f107 020c 	add.w	r2, r7, #12
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	4611      	mov	r1, r2
 8001562:	4618      	mov	r0, r3
 8001564:	f001 f9ee 	bl	8002944 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001568:	f001 f9d8 	bl	800291c <HAL_RCC_GetPCLK2Freq>
 800156c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	4a23      	ldr	r2, [pc, #140]	; (8001600 <HAL_InitTick+0xd4>)
 8001572:	fba2 2303 	umull	r2, r3, r2, r3
 8001576:	0c9b      	lsrs	r3, r3, #18
 8001578:	3b01      	subs	r3, #1
 800157a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800157c:	4b21      	ldr	r3, [pc, #132]	; (8001604 <HAL_InitTick+0xd8>)
 800157e:	4a22      	ldr	r2, [pc, #136]	; (8001608 <HAL_InitTick+0xdc>)
 8001580:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001582:	4b20      	ldr	r3, [pc, #128]	; (8001604 <HAL_InitTick+0xd8>)
 8001584:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001588:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <HAL_InitTick+0xd8>)
 800158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001590:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_InitTick+0xd8>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001596:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <HAL_InitTick+0xd8>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159c:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_InitTick+0xd8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80015a2:	4818      	ldr	r0, [pc, #96]	; (8001604 <HAL_InitTick+0xd8>)
 80015a4:	f001 fa00 	bl	80029a8 <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80015ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d11b      	bne.n	80015ee <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80015b6:	4813      	ldr	r0, [pc, #76]	; (8001604 <HAL_InitTick+0xd8>)
 80015b8:	f001 fa50 	bl	8002a5c <HAL_TIM_Base_Start_IT>
 80015bc:	4603      	mov	r3, r0
 80015be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80015c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d111      	bne.n	80015ee <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015ca:	2019      	movs	r0, #25
 80015cc:	f000 fa58 	bl	8001a80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b0f      	cmp	r3, #15
 80015d4:	d808      	bhi.n	80015e8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80015d6:	2200      	movs	r2, #0
 80015d8:	6879      	ldr	r1, [r7, #4]
 80015da:	2019      	movs	r0, #25
 80015dc:	f000 fa34 	bl	8001a48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015e0:	4a0a      	ldr	r2, [pc, #40]	; (800160c <HAL_InitTick+0xe0>)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	e002      	b.n	80015ee <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80015ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3730      	adds	r7, #48	; 0x30
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	431bde83 	.word	0x431bde83
 8001604:	20000618 	.word	0x20000618
 8001608:	40010000 	.word	0x40010000
 800160c:	20000004 	.word	0x20000004

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <NMI_Handler+0x4>

08001616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161a:	e7fe      	b.n	800161a <HardFault_Handler+0x4>

0800161c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	e7fe      	b.n	8001620 <MemManage_Handler+0x4>

08001622 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001626:	e7fe      	b.n	8001626 <BusFault_Handler+0x4>

08001628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800162c:	e7fe      	b.n	800162c <UsageFault_Handler+0x4>

0800162e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001642:	f001 fa6d 	bl	8002b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000618 	.word	0x20000618

08001650 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return 1;
 8001654:	2301      	movs	r3, #1
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <_kill>:

int _kill(int pid, int sig)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800166a:	f003 fa57 	bl	8004b1c <__errno>
 800166e:	4603      	mov	r3, r0
 8001670:	2216      	movs	r2, #22
 8001672:	601a      	str	r2, [r3, #0]
  return -1;
 8001674:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <_exit>:

void _exit (int status)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001688:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ffe7 	bl	8001660 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001692:	e7fe      	b.n	8001692 <_exit+0x12>

08001694 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	e00a      	b.n	80016bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a6:	f3af 8000 	nop.w
 80016aa:	4601      	mov	r1, r0
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	60ba      	str	r2, [r7, #8]
 80016b2:	b2ca      	uxtb	r2, r1
 80016b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	3301      	adds	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbf0      	blt.n	80016a6 <_read+0x12>
  }

  return len;
 80016c4:	687b      	ldr	r3, [r7, #4]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	e009      	b.n	80016f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	60ba      	str	r2, [r7, #8]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	dbf1      	blt.n	80016e0 <_write+0x12>
  }
  return len;
 80016fc:	687b      	ldr	r3, [r7, #4]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <_close>:

int _close(int file)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800172e:	605a      	str	r2, [r3, #4]
  return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <_isatty>:

int _isatty(int file)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001746:	2301      	movs	r3, #1
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001778:	4a14      	ldr	r2, [pc, #80]	; (80017cc <_sbrk+0x5c>)
 800177a:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <_sbrk+0x60>)
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001784:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d102      	bne.n	8001792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <_sbrk+0x64>)
 800178e:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <_sbrk+0x68>)
 8001790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	429a      	cmp	r2, r3
 800179e:	d207      	bcs.n	80017b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a0:	f003 f9bc 	bl	8004b1c <__errno>
 80017a4:	4603      	mov	r3, r0
 80017a6:	220c      	movs	r2, #12
 80017a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017ae:	e009      	b.n	80017c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <_sbrk+0x64>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <_sbrk+0x64>)
 80017c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20020000 	.word	0x20020000
 80017d0:	00000400 	.word	0x00000400
 80017d4:	20000660 	.word	0x20000660
 80017d8:	200043d0 	.word	0x200043d0

080017dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <SystemInit+0x20>)
 80017e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017e6:	4a05      	ldr	r2, [pc, #20]	; (80017fc <SystemInit+0x20>)
 80017e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001838 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001804:	480d      	ldr	r0, [pc, #52]	; (800183c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001806:	490e      	ldr	r1, [pc, #56]	; (8001840 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001808:	4a0e      	ldr	r2, [pc, #56]	; (8001844 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800180c:	e002      	b.n	8001814 <LoopCopyDataInit>

0800180e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001812:	3304      	adds	r3, #4

08001814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001818:	d3f9      	bcc.n	800180e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181a:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800181c:	4c0b      	ldr	r4, [pc, #44]	; (800184c <LoopFillZerobss+0x26>)
  movs r3, #0
 800181e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001820:	e001      	b.n	8001826 <LoopFillZerobss>

08001822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001824:	3204      	adds	r2, #4

08001826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001828:	d3fb      	bcc.n	8001822 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800182a:	f7ff ffd7 	bl	80017dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800182e:	f003 fa71 	bl	8004d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001832:	f7ff fbb5 	bl	8000fa0 <main>
  bx  lr    
 8001836:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001838:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001844:	08007f14 	.word	0x08007f14
  ldr r2, =_sbss
 8001848:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800184c:	200043cc 	.word	0x200043cc

08001850 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC_IRQHandler>
	...

08001854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001858:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <HAL_Init+0x40>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a0d      	ldr	r2, [pc, #52]	; (8001894 <HAL_Init+0x40>)
 800185e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001862:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <HAL_Init+0x40>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <HAL_Init+0x40>)
 800186a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800186e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_Init+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a07      	ldr	r2, [pc, #28]	; (8001894 <HAL_Init+0x40>)
 8001876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800187c:	2003      	movs	r0, #3
 800187e:	f000 f8d8 	bl	8001a32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001882:	200f      	movs	r0, #15
 8001884:	f7ff fe52 	bl	800152c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001888:	f7ff fd60 	bl	800134c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023c00 	.word	0x40023c00

08001898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800189c:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <HAL_IncTick+0x20>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_IncTick+0x24>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	4a04      	ldr	r2, [pc, #16]	; (80018bc <HAL_IncTick+0x24>)
 80018aa:	6013      	str	r3, [r2, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20000008 	.word	0x20000008
 80018bc:	20000664 	.word	0x20000664

080018c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <HAL_GetTick+0x14>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20000664 	.word	0x20000664

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	; (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4907      	ldr	r1, [pc, #28]	; (8001974 <__NVIC_EnableIRQ+0x38>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	; (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	; (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	; 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff ff4c 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a5a:	f7ff ff61 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001a5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	6978      	ldr	r0, [r7, #20]
 8001a66:	f7ff ffb1 	bl	80019cc <NVIC_EncodePriority>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff ff80 	bl	8001978 <__NVIC_SetPriority>
}
 8001a78:	bf00      	nop
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff ff54 	bl	800193c <__NVIC_EnableIRQ>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	; 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	e159      	b.n	8001d6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ab8:	2201      	movs	r2, #1
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f040 8148 	bne.w	8001d66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 0303 	and.w	r3, r3, #3
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d005      	beq.n	8001aee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d130      	bne.n	8001b50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	2203      	movs	r2, #3
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b24:	2201      	movs	r2, #1
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	091b      	lsrs	r3, r3, #4
 8001b3a:	f003 0201 	and.w	r2, r3, #1
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d017      	beq.n	8001b8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	2203      	movs	r2, #3
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d123      	bne.n	8001be0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	08da      	lsrs	r2, r3, #3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3208      	adds	r2, #8
 8001ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	f003 0307 	and.w	r3, r3, #7
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	220f      	movs	r2, #15
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	08da      	lsrs	r2, r3, #3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3208      	adds	r2, #8
 8001bda:	69b9      	ldr	r1, [r7, #24]
 8001bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	2203      	movs	r2, #3
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0203 	and.w	r2, r3, #3
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80a2 	beq.w	8001d66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b57      	ldr	r3, [pc, #348]	; (8001d84 <HAL_GPIO_Init+0x2e8>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	4a56      	ldr	r2, [pc, #344]	; (8001d84 <HAL_GPIO_Init+0x2e8>)
 8001c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c30:	6453      	str	r3, [r2, #68]	; 0x44
 8001c32:	4b54      	ldr	r3, [pc, #336]	; (8001d84 <HAL_GPIO_Init+0x2e8>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c3e:	4a52      	ldr	r2, [pc, #328]	; (8001d88 <HAL_GPIO_Init+0x2ec>)
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	089b      	lsrs	r3, r3, #2
 8001c44:	3302      	adds	r3, #2
 8001c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	220f      	movs	r2, #15
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a49      	ldr	r2, [pc, #292]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d019      	beq.n	8001c9e <HAL_GPIO_Init+0x202>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a48      	ldr	r2, [pc, #288]	; (8001d90 <HAL_GPIO_Init+0x2f4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0x1fe>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a47      	ldr	r2, [pc, #284]	; (8001d94 <HAL_GPIO_Init+0x2f8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00d      	beq.n	8001c96 <HAL_GPIO_Init+0x1fa>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a46      	ldr	r2, [pc, #280]	; (8001d98 <HAL_GPIO_Init+0x2fc>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d007      	beq.n	8001c92 <HAL_GPIO_Init+0x1f6>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a45      	ldr	r2, [pc, #276]	; (8001d9c <HAL_GPIO_Init+0x300>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d101      	bne.n	8001c8e <HAL_GPIO_Init+0x1f2>
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	e008      	b.n	8001ca0 <HAL_GPIO_Init+0x204>
 8001c8e:	2307      	movs	r3, #7
 8001c90:	e006      	b.n	8001ca0 <HAL_GPIO_Init+0x204>
 8001c92:	2303      	movs	r3, #3
 8001c94:	e004      	b.n	8001ca0 <HAL_GPIO_Init+0x204>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e002      	b.n	8001ca0 <HAL_GPIO_Init+0x204>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e000      	b.n	8001ca0 <HAL_GPIO_Init+0x204>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	f002 0203 	and.w	r2, r2, #3
 8001ca6:	0092      	lsls	r2, r2, #2
 8001ca8:	4093      	lsls	r3, r2
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cb0:	4935      	ldr	r1, [pc, #212]	; (8001d88 <HAL_GPIO_Init+0x2ec>)
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cbe:	4b38      	ldr	r3, [pc, #224]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ce2:	4a2f      	ldr	r2, [pc, #188]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce8:	4b2d      	ldr	r3, [pc, #180]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d0c:	4a24      	ldr	r2, [pc, #144]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d12:	4b23      	ldr	r3, [pc, #140]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d36:	4a1a      	ldr	r2, [pc, #104]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d3c:	4b18      	ldr	r3, [pc, #96]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d60:	4a0f      	ldr	r2, [pc, #60]	; (8001da0 <HAL_GPIO_Init+0x304>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	2b0f      	cmp	r3, #15
 8001d70:	f67f aea2 	bls.w	8001ab8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3724      	adds	r7, #36	; 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40013800 	.word	0x40013800
 8001d8c:	40020000 	.word	0x40020000
 8001d90:	40020400 	.word	0x40020400
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40013c00 	.word	0x40013c00

08001da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
 8001db0:	4613      	mov	r3, r2
 8001db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001db4:	787b      	ldrb	r3, [r7, #1]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dc0:	e003      	b.n	8001dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dc2:	887b      	ldrh	r3, [r7, #2]
 8001dc4:	041a      	lsls	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	619a      	str	r2, [r3, #24]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b085      	sub	sp, #20
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001de8:	887a      	ldrh	r2, [r7, #2]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4013      	ands	r3, r2
 8001dee:	041a      	lsls	r2, r3, #16
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	43d9      	mvns	r1, r3
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	400b      	ands	r3, r1
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	619a      	str	r2, [r3, #24]
}
 8001dfe:	bf00      	nop
 8001e00:	3714      	adds	r7, #20
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
	...

08001e0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e12b      	b.n	8002076 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d106      	bne.n	8001e38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fab6 	bl	80013a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2224      	movs	r2, #36	; 0x24
 8001e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 0201 	bic.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e70:	f000 fd40 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 8001e74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	4a81      	ldr	r2, [pc, #516]	; (8002080 <HAL_I2C_Init+0x274>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d807      	bhi.n	8001e90 <HAL_I2C_Init+0x84>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4a80      	ldr	r2, [pc, #512]	; (8002084 <HAL_I2C_Init+0x278>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	bf94      	ite	ls
 8001e88:	2301      	movls	r3, #1
 8001e8a:	2300      	movhi	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	e006      	b.n	8001e9e <HAL_I2C_Init+0x92>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4a7d      	ldr	r2, [pc, #500]	; (8002088 <HAL_I2C_Init+0x27c>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	bf94      	ite	ls
 8001e98:	2301      	movls	r3, #1
 8001e9a:	2300      	movhi	r3, #0
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0e7      	b.n	8002076 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4a78      	ldr	r2, [pc, #480]	; (800208c <HAL_I2C_Init+0x280>)
 8001eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001eae:	0c9b      	lsrs	r3, r3, #18
 8001eb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68ba      	ldr	r2, [r7, #8]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4a6a      	ldr	r2, [pc, #424]	; (8002080 <HAL_I2C_Init+0x274>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d802      	bhi.n	8001ee0 <HAL_I2C_Init+0xd4>
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	3301      	adds	r3, #1
 8001ede:	e009      	b.n	8001ef4 <HAL_I2C_Init+0xe8>
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ee6:	fb02 f303 	mul.w	r3, r2, r3
 8001eea:	4a69      	ldr	r2, [pc, #420]	; (8002090 <HAL_I2C_Init+0x284>)
 8001eec:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef0:	099b      	lsrs	r3, r3, #6
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	430b      	orrs	r3, r1
 8001efa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	495c      	ldr	r1, [pc, #368]	; (8002080 <HAL_I2C_Init+0x274>)
 8001f10:	428b      	cmp	r3, r1
 8001f12:	d819      	bhi.n	8001f48 <HAL_I2C_Init+0x13c>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	1e59      	subs	r1, r3, #1
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f22:	1c59      	adds	r1, r3, #1
 8001f24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f28:	400b      	ands	r3, r1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00a      	beq.n	8001f44 <HAL_I2C_Init+0x138>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	1e59      	subs	r1, r3, #1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f42:	e051      	b.n	8001fe8 <HAL_I2C_Init+0x1dc>
 8001f44:	2304      	movs	r3, #4
 8001f46:	e04f      	b.n	8001fe8 <HAL_I2C_Init+0x1dc>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d111      	bne.n	8001f74 <HAL_I2C_Init+0x168>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	1e58      	subs	r0, r3, #1
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6859      	ldr	r1, [r3, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	440b      	add	r3, r1
 8001f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f62:	3301      	adds	r3, #1
 8001f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	bf0c      	ite	eq
 8001f6c:	2301      	moveq	r3, #1
 8001f6e:	2300      	movne	r3, #0
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	e012      	b.n	8001f9a <HAL_I2C_Init+0x18e>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1e58      	subs	r0, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	0099      	lsls	r1, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	bf0c      	ite	eq
 8001f94:	2301      	moveq	r3, #1
 8001f96:	2300      	movne	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_I2C_Init+0x196>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e022      	b.n	8001fe8 <HAL_I2C_Init+0x1dc>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10e      	bne.n	8001fc8 <HAL_I2C_Init+0x1bc>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1e58      	subs	r0, r3, #1
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6859      	ldr	r1, [r3, #4]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	440b      	add	r3, r1
 8001fb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fc6:	e00f      	b.n	8001fe8 <HAL_I2C_Init+0x1dc>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	1e58      	subs	r0, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6859      	ldr	r1, [r3, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	0099      	lsls	r1, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fde:	3301      	adds	r3, #1
 8001fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	6809      	ldr	r1, [r1, #0]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69da      	ldr	r2, [r3, #28]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002016:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6911      	ldr	r1, [r2, #16]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68d2      	ldr	r2, [r2, #12]
 8002022:	4311      	orrs	r1, r2
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	430b      	orrs	r3, r1
 800202a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	695a      	ldr	r2, [r3, #20]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0201 	orr.w	r2, r2, #1
 8002056:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2220      	movs	r2, #32
 8002062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	000186a0 	.word	0x000186a0
 8002084:	001e847f 	.word	0x001e847f
 8002088:	003d08ff 	.word	0x003d08ff
 800208c:	431bde83 	.word	0x431bde83
 8002090:	10624dd3 	.word	0x10624dd3

08002094 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e267      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d075      	beq.n	800219e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020b2:	4b88      	ldr	r3, [pc, #544]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	d00c      	beq.n	80020d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020be:	4b85      	ldr	r3, [pc, #532]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d112      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ca:	4b82      	ldr	r3, [pc, #520]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020d6:	d10b      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d8:	4b7e      	ldr	r3, [pc, #504]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d05b      	beq.n	800219c <HAL_RCC_OscConfig+0x108>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d157      	bne.n	800219c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e242      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f8:	d106      	bne.n	8002108 <HAL_RCC_OscConfig+0x74>
 80020fa:	4b76      	ldr	r3, [pc, #472]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a75      	ldr	r2, [pc, #468]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e01d      	b.n	8002144 <HAL_RCC_OscConfig+0xb0>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002110:	d10c      	bne.n	800212c <HAL_RCC_OscConfig+0x98>
 8002112:	4b70      	ldr	r3, [pc, #448]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a6f      	ldr	r2, [pc, #444]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	4b6d      	ldr	r3, [pc, #436]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a6c      	ldr	r2, [pc, #432]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e00b      	b.n	8002144 <HAL_RCC_OscConfig+0xb0>
 800212c:	4b69      	ldr	r3, [pc, #420]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a68      	ldr	r2, [pc, #416]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002136:	6013      	str	r3, [r2, #0]
 8002138:	4b66      	ldr	r3, [pc, #408]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a65      	ldr	r2, [pc, #404]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 800213e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d013      	beq.n	8002174 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214c:	f7ff fbb8 	bl	80018c0 <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002154:	f7ff fbb4 	bl	80018c0 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b64      	cmp	r3, #100	; 0x64
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e207      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002166:	4b5b      	ldr	r3, [pc, #364]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0xc0>
 8002172:	e014      	b.n	800219e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7ff fba4 	bl	80018c0 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217c:	f7ff fba0 	bl	80018c0 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	; 0x64
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e1f3      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218e:	4b51      	ldr	r3, [pc, #324]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0xe8>
 800219a:	e000      	b.n	800219e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d063      	beq.n	8002272 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021aa:	4b4a      	ldr	r3, [pc, #296]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00b      	beq.n	80021ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021b6:	4b47      	ldr	r3, [pc, #284]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d11c      	bne.n	80021fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021c2:	4b44      	ldr	r3, [pc, #272]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d116      	bne.n	80021fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ce:	4b41      	ldr	r3, [pc, #260]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d005      	beq.n	80021e6 <HAL_RCC_OscConfig+0x152>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d001      	beq.n	80021e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e1c7      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e6:	4b3b      	ldr	r3, [pc, #236]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4937      	ldr	r1, [pc, #220]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021fa:	e03a      	b.n	8002272 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d020      	beq.n	8002246 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002204:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <HAL_RCC_OscConfig+0x244>)
 8002206:	2201      	movs	r2, #1
 8002208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7ff fb59 	bl	80018c0 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002212:	f7ff fb55 	bl	80018c0 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e1a8      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002224:	4b2b      	ldr	r3, [pc, #172]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002230:	4b28      	ldr	r3, [pc, #160]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4925      	ldr	r1, [pc, #148]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002240:	4313      	orrs	r3, r2
 8002242:	600b      	str	r3, [r1, #0]
 8002244:	e015      	b.n	8002272 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002246:	4b24      	ldr	r3, [pc, #144]	; (80022d8 <HAL_RCC_OscConfig+0x244>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224c:	f7ff fb38 	bl	80018c0 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002254:	f7ff fb34 	bl	80018c0 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e187      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002266:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d036      	beq.n	80022ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d016      	beq.n	80022b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <HAL_RCC_OscConfig+0x248>)
 8002288:	2201      	movs	r2, #1
 800228a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800228c:	f7ff fb18 	bl	80018c0 <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002294:	f7ff fb14 	bl	80018c0 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e167      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a6:	4b0b      	ldr	r3, [pc, #44]	; (80022d4 <HAL_RCC_OscConfig+0x240>)
 80022a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0f0      	beq.n	8002294 <HAL_RCC_OscConfig+0x200>
 80022b2:	e01b      	b.n	80022ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <HAL_RCC_OscConfig+0x248>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ba:	f7ff fb01 	bl	80018c0 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c0:	e00e      	b.n	80022e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022c2:	f7ff fafd 	bl	80018c0 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d907      	bls.n	80022e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e150      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
 80022d4:	40023800 	.word	0x40023800
 80022d8:	42470000 	.word	0x42470000
 80022dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e0:	4b88      	ldr	r3, [pc, #544]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80022e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1ea      	bne.n	80022c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8097 	beq.w	8002428 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fe:	4b81      	ldr	r3, [pc, #516]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10f      	bne.n	800232a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	4b7d      	ldr	r3, [pc, #500]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	4a7c      	ldr	r2, [pc, #496]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002318:	6413      	str	r3, [r2, #64]	; 0x40
 800231a:	4b7a      	ldr	r3, [pc, #488]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002326:	2301      	movs	r3, #1
 8002328:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800232a:	4b77      	ldr	r3, [pc, #476]	; (8002508 <HAL_RCC_OscConfig+0x474>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d118      	bne.n	8002368 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002336:	4b74      	ldr	r3, [pc, #464]	; (8002508 <HAL_RCC_OscConfig+0x474>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a73      	ldr	r2, [pc, #460]	; (8002508 <HAL_RCC_OscConfig+0x474>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002342:	f7ff fabd 	bl	80018c0 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800234a:	f7ff fab9 	bl	80018c0 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e10c      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <HAL_RCC_OscConfig+0x474>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d106      	bne.n	800237e <HAL_RCC_OscConfig+0x2ea>
 8002370:	4b64      	ldr	r3, [pc, #400]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002374:	4a63      	ldr	r2, [pc, #396]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6713      	str	r3, [r2, #112]	; 0x70
 800237c:	e01c      	b.n	80023b8 <HAL_RCC_OscConfig+0x324>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b05      	cmp	r3, #5
 8002384:	d10c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x30c>
 8002386:	4b5f      	ldr	r3, [pc, #380]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800238a:	4a5e      	ldr	r2, [pc, #376]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 800238c:	f043 0304 	orr.w	r3, r3, #4
 8002390:	6713      	str	r3, [r2, #112]	; 0x70
 8002392:	4b5c      	ldr	r3, [pc, #368]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002396:	4a5b      	ldr	r2, [pc, #364]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6713      	str	r3, [r2, #112]	; 0x70
 800239e:	e00b      	b.n	80023b8 <HAL_RCC_OscConfig+0x324>
 80023a0:	4b58      	ldr	r3, [pc, #352]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80023a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a4:	4a57      	ldr	r2, [pc, #348]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	6713      	str	r3, [r2, #112]	; 0x70
 80023ac:	4b55      	ldr	r3, [pc, #340]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80023ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b0:	4a54      	ldr	r2, [pc, #336]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80023b2:	f023 0304 	bic.w	r3, r3, #4
 80023b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d015      	beq.n	80023ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7ff fa7e 	bl	80018c0 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c6:	e00a      	b.n	80023de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7ff fa7a 	bl	80018c0 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e0cb      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023de:	4b49      	ldr	r3, [pc, #292]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0ee      	beq.n	80023c8 <HAL_RCC_OscConfig+0x334>
 80023ea:	e014      	b.n	8002416 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ec:	f7ff fa68 	bl	80018c0 <HAL_GetTick>
 80023f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f2:	e00a      	b.n	800240a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023f4:	f7ff fa64 	bl	80018c0 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e0b5      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800240a:	4b3e      	ldr	r3, [pc, #248]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 800240c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1ee      	bne.n	80023f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002416:	7dfb      	ldrb	r3, [r7, #23]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d105      	bne.n	8002428 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800241c:	4b39      	ldr	r3, [pc, #228]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	4a38      	ldr	r2, [pc, #224]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002422:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002426:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80a1 	beq.w	8002574 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002432:	4b34      	ldr	r3, [pc, #208]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 030c 	and.w	r3, r3, #12
 800243a:	2b08      	cmp	r3, #8
 800243c:	d05c      	beq.n	80024f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d141      	bne.n	80024ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002446:	4b31      	ldr	r3, [pc, #196]	; (800250c <HAL_RCC_OscConfig+0x478>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7ff fa38 	bl	80018c0 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002454:	f7ff fa34 	bl	80018c0 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e087      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002466:	4b27      	ldr	r3, [pc, #156]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69da      	ldr	r2, [r3, #28]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	019b      	lsls	r3, r3, #6
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	085b      	lsrs	r3, r3, #1
 800248a:	3b01      	subs	r3, #1
 800248c:	041b      	lsls	r3, r3, #16
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	061b      	lsls	r3, r3, #24
 8002496:	491b      	ldr	r1, [pc, #108]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <HAL_RCC_OscConfig+0x478>)
 800249e:	2201      	movs	r2, #1
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a2:	f7ff fa0d 	bl	80018c0 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024aa:	f7ff fa09 	bl	80018c0 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e05c      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f0      	beq.n	80024aa <HAL_RCC_OscConfig+0x416>
 80024c8:	e054      	b.n	8002574 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ca:	4b10      	ldr	r3, [pc, #64]	; (800250c <HAL_RCC_OscConfig+0x478>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d0:	f7ff f9f6 	bl	80018c0 <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d8:	f7ff f9f2 	bl	80018c0 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e045      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_RCC_OscConfig+0x470>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f0      	bne.n	80024d8 <HAL_RCC_OscConfig+0x444>
 80024f6:	e03d      	b.n	8002574 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d107      	bne.n	8002510 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e038      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
 8002504:	40023800 	.word	0x40023800
 8002508:	40007000 	.word	0x40007000
 800250c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002510:	4b1b      	ldr	r3, [pc, #108]	; (8002580 <HAL_RCC_OscConfig+0x4ec>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d028      	beq.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002528:	429a      	cmp	r2, r3
 800252a:	d121      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002536:	429a      	cmp	r2, r3
 8002538:	d11a      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002540:	4013      	ands	r3, r2
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002546:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002548:	4293      	cmp	r3, r2
 800254a:	d111      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	085b      	lsrs	r3, r3, #1
 8002558:	3b01      	subs	r3, #1
 800255a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800255c:	429a      	cmp	r2, r3
 800255e:	d107      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800256c:	429a      	cmp	r2, r3
 800256e:	d001      	beq.n	8002574 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023800 	.word	0x40023800

08002584 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0cc      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002598:	4b68      	ldr	r3, [pc, #416]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d90c      	bls.n	80025c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025a6:	4b65      	ldr	r3, [pc, #404]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ae:	4b63      	ldr	r3, [pc, #396]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d001      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0b8      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d020      	beq.n	800260e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025d8:	4b59      	ldr	r3, [pc, #356]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	4a58      	ldr	r2, [pc, #352]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025f0:	4b53      	ldr	r3, [pc, #332]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	4a52      	ldr	r2, [pc, #328]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025fc:	4b50      	ldr	r3, [pc, #320]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	494d      	ldr	r1, [pc, #308]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	4313      	orrs	r3, r2
 800260c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d044      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d107      	bne.n	8002632 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	4b47      	ldr	r3, [pc, #284]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d119      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e07f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d003      	beq.n	8002642 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800263e:	2b03      	cmp	r3, #3
 8002640:	d107      	bne.n	8002652 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002642:	4b3f      	ldr	r3, [pc, #252]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e06f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002652:	4b3b      	ldr	r3, [pc, #236]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e067      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002662:	4b37      	ldr	r3, [pc, #220]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f023 0203 	bic.w	r2, r3, #3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	4934      	ldr	r1, [pc, #208]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002670:	4313      	orrs	r3, r2
 8002672:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002674:	f7ff f924 	bl	80018c0 <HAL_GetTick>
 8002678:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267a:	e00a      	b.n	8002692 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800267c:	f7ff f920 	bl	80018c0 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	f241 3288 	movw	r2, #5000	; 0x1388
 800268a:	4293      	cmp	r3, r2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e04f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002692:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 020c 	and.w	r2, r3, #12
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d1eb      	bne.n	800267c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026a4:	4b25      	ldr	r3, [pc, #148]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d20c      	bcs.n	80026cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b2:	4b22      	ldr	r3, [pc, #136]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ba:	4b20      	ldr	r3, [pc, #128]	; (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d001      	beq.n	80026cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e032      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d8:	4b19      	ldr	r3, [pc, #100]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4916      	ldr	r1, [pc, #88]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d009      	beq.n	800270a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f6:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	490e      	ldr	r1, [pc, #56]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002706:	4313      	orrs	r3, r2
 8002708:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800270a:	f000 f821 	bl	8002750 <HAL_RCC_GetSysClockFreq>
 800270e:	4602      	mov	r2, r0
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	490a      	ldr	r1, [pc, #40]	; (8002744 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	5ccb      	ldrb	r3, [r1, r3]
 800271e:	fa22 f303 	lsr.w	r3, r2, r3
 8002722:	4a09      	ldr	r2, [pc, #36]	; (8002748 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <HAL_RCC_ClockConfig+0x1c8>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe fefe 	bl	800152c <HAL_InitTick>

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40023c00 	.word	0x40023c00
 8002740:	40023800 	.word	0x40023800
 8002744:	08007b10 	.word	0x08007b10
 8002748:	20000000 	.word	0x20000000
 800274c:	20000004 	.word	0x20000004

08002750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002754:	b090      	sub	sp, #64	; 0x40
 8002756:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	637b      	str	r3, [r7, #52]	; 0x34
 800275c:	2300      	movs	r3, #0
 800275e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002760:	2300      	movs	r3, #0
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002764:	2300      	movs	r3, #0
 8002766:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002768:	4b59      	ldr	r3, [pc, #356]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 030c 	and.w	r3, r3, #12
 8002770:	2b08      	cmp	r3, #8
 8002772:	d00d      	beq.n	8002790 <HAL_RCC_GetSysClockFreq+0x40>
 8002774:	2b08      	cmp	r3, #8
 8002776:	f200 80a1 	bhi.w	80028bc <HAL_RCC_GetSysClockFreq+0x16c>
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x34>
 800277e:	2b04      	cmp	r3, #4
 8002780:	d003      	beq.n	800278a <HAL_RCC_GetSysClockFreq+0x3a>
 8002782:	e09b      	b.n	80028bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002784:	4b53      	ldr	r3, [pc, #332]	; (80028d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002786:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002788:	e09b      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800278a:	4b53      	ldr	r3, [pc, #332]	; (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800278c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800278e:	e098      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002790:	4b4f      	ldr	r3, [pc, #316]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002798:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800279a:	4b4d      	ldr	r3, [pc, #308]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d028      	beq.n	80027f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a6:	4b4a      	ldr	r3, [pc, #296]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	099b      	lsrs	r3, r3, #6
 80027ac:	2200      	movs	r2, #0
 80027ae:	623b      	str	r3, [r7, #32]
 80027b0:	627a      	str	r2, [r7, #36]	; 0x24
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027b8:	2100      	movs	r1, #0
 80027ba:	4b47      	ldr	r3, [pc, #284]	; (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027bc:	fb03 f201 	mul.w	r2, r3, r1
 80027c0:	2300      	movs	r3, #0
 80027c2:	fb00 f303 	mul.w	r3, r0, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	4a43      	ldr	r2, [pc, #268]	; (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027ca:	fba0 1202 	umull	r1, r2, r0, r2
 80027ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80027d0:	460a      	mov	r2, r1
 80027d2:	62ba      	str	r2, [r7, #40]	; 0x28
 80027d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027d6:	4413      	add	r3, r2
 80027d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027dc:	2200      	movs	r2, #0
 80027de:	61bb      	str	r3, [r7, #24]
 80027e0:	61fa      	str	r2, [r7, #28]
 80027e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80027ea:	f7fe f9e5 	bl	8000bb8 <__aeabi_uldivmod>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4613      	mov	r3, r2
 80027f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027f6:	e053      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027f8:	4b35      	ldr	r3, [pc, #212]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	099b      	lsrs	r3, r3, #6
 80027fe:	2200      	movs	r2, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	617a      	str	r2, [r7, #20]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800280a:	f04f 0b00 	mov.w	fp, #0
 800280e:	4652      	mov	r2, sl
 8002810:	465b      	mov	r3, fp
 8002812:	f04f 0000 	mov.w	r0, #0
 8002816:	f04f 0100 	mov.w	r1, #0
 800281a:	0159      	lsls	r1, r3, #5
 800281c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002820:	0150      	lsls	r0, r2, #5
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	ebb2 080a 	subs.w	r8, r2, sl
 800282a:	eb63 090b 	sbc.w	r9, r3, fp
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f04f 0300 	mov.w	r3, #0
 8002836:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800283a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800283e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002842:	ebb2 0408 	subs.w	r4, r2, r8
 8002846:	eb63 0509 	sbc.w	r5, r3, r9
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	00eb      	lsls	r3, r5, #3
 8002854:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002858:	00e2      	lsls	r2, r4, #3
 800285a:	4614      	mov	r4, r2
 800285c:	461d      	mov	r5, r3
 800285e:	eb14 030a 	adds.w	r3, r4, sl
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	eb45 030b 	adc.w	r3, r5, fp
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002876:	4629      	mov	r1, r5
 8002878:	028b      	lsls	r3, r1, #10
 800287a:	4621      	mov	r1, r4
 800287c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002880:	4621      	mov	r1, r4
 8002882:	028a      	lsls	r2, r1, #10
 8002884:	4610      	mov	r0, r2
 8002886:	4619      	mov	r1, r3
 8002888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288a:	2200      	movs	r2, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	60fa      	str	r2, [r7, #12]
 8002890:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002894:	f7fe f990 	bl	8000bb8 <__aeabi_uldivmod>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4613      	mov	r3, r2
 800289e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	0c1b      	lsrs	r3, r3, #16
 80028a6:	f003 0303 	and.w	r3, r3, #3
 80028aa:	3301      	adds	r3, #1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80028b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028ba:	e002      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80028be:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3740      	adds	r7, #64	; 0x40
 80028c8:	46bd      	mov	sp, r7
 80028ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ce:	bf00      	nop
 80028d0:	40023800 	.word	0x40023800
 80028d4:	00f42400 	.word	0x00f42400
 80028d8:	017d7840 	.word	0x017d7840

080028dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028e0:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000000 	.word	0x20000000

080028f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028f8:	f7ff fff0 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 80028fc:	4602      	mov	r2, r0
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	0a9b      	lsrs	r3, r3, #10
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	4903      	ldr	r1, [pc, #12]	; (8002918 <HAL_RCC_GetPCLK1Freq+0x24>)
 800290a:	5ccb      	ldrb	r3, [r1, r3]
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40023800 	.word	0x40023800
 8002918:	08007b20 	.word	0x08007b20

0800291c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002920:	f7ff ffdc 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 8002924:	4602      	mov	r2, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	0b5b      	lsrs	r3, r3, #13
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4903      	ldr	r1, [pc, #12]	; (8002940 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	08007b20 	.word	0x08007b20

08002944 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	220f      	movs	r2, #15
 8002952:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 0203 	and.w	r2, r3, #3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002960:	4b0f      	ldr	r3, [pc, #60]	; (80029a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800296c:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <HAL_RCC_GetClockConfig+0x5c>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002978:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <HAL_RCC_GetClockConfig+0x5c>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	08db      	lsrs	r3, r3, #3
 800297e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002986:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <HAL_RCC_GetClockConfig+0x60>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0207 	and.w	r2, r3, #7
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	601a      	str	r2, [r3, #0]
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40023c00 	.word	0x40023c00

080029a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e041      	b.n	8002a3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f839 	bl	8002a46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3304      	adds	r3, #4
 80029e4:	4619      	mov	r1, r3
 80029e6:	4610      	mov	r0, r2
 80029e8:	f000 f9ca 	bl	8002d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
	...

08002a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d001      	beq.n	8002a74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e044      	b.n	8002afe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68da      	ldr	r2, [r3, #12]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 0201 	orr.w	r2, r2, #1
 8002a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1e      	ldr	r2, [pc, #120]	; (8002b0c <HAL_TIM_Base_Start_IT+0xb0>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d018      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9e:	d013      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1a      	ldr	r2, [pc, #104]	; (8002b10 <HAL_TIM_Base_Start_IT+0xb4>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d00e      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a19      	ldr	r2, [pc, #100]	; (8002b14 <HAL_TIM_Base_Start_IT+0xb8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d009      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a17      	ldr	r2, [pc, #92]	; (8002b18 <HAL_TIM_Base_Start_IT+0xbc>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d004      	beq.n	8002ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a16      	ldr	r2, [pc, #88]	; (8002b1c <HAL_TIM_Base_Start_IT+0xc0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d111      	bne.n	8002aec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2b06      	cmp	r3, #6
 8002ad8:	d010      	beq.n	8002afc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0201 	orr.w	r2, r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aea:	e007      	b.n	8002afc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0201 	orr.w	r2, r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40010000 	.word	0x40010000
 8002b10:	40000400 	.word	0x40000400
 8002b14:	40000800 	.word	0x40000800
 8002b18:	40000c00 	.word	0x40000c00
 8002b1c:	40014000 	.word	0x40014000

08002b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d122      	bne.n	8002b7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d11b      	bne.n	8002b7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f06f 0202 	mvn.w	r2, #2
 8002b4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f8ee 	bl	8002d44 <HAL_TIM_IC_CaptureCallback>
 8002b68:	e005      	b.n	8002b76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 f8e0 	bl	8002d30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 f8f1 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d122      	bne.n	8002bd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d11b      	bne.n	8002bd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f06f 0204 	mvn.w	r2, #4
 8002ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 f8c4 	bl	8002d44 <HAL_TIM_IC_CaptureCallback>
 8002bbc:	e005      	b.n	8002bca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 f8b6 	bl	8002d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f000 f8c7 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d122      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d11b      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f06f 0208 	mvn.w	r2, #8
 8002bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	f003 0303 	and.w	r3, r3, #3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f89a 	bl	8002d44 <HAL_TIM_IC_CaptureCallback>
 8002c10:	e005      	b.n	8002c1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 f88c 	bl	8002d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f89d 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f003 0310 	and.w	r3, r3, #16
 8002c2e:	2b10      	cmp	r3, #16
 8002c30:	d122      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f003 0310 	and.w	r3, r3, #16
 8002c3c:	2b10      	cmp	r3, #16
 8002c3e:	d11b      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f06f 0210 	mvn.w	r2, #16
 8002c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2208      	movs	r2, #8
 8002c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 f870 	bl	8002d44 <HAL_TIM_IC_CaptureCallback>
 8002c64:	e005      	b.n	8002c72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f862 	bl	8002d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f873 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d10e      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d107      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f06f 0201 	mvn.w	r2, #1
 8002c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe fb3c 	bl	800131c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cae:	2b80      	cmp	r3, #128	; 0x80
 8002cb0:	d10e      	bne.n	8002cd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cbc:	2b80      	cmp	r3, #128	; 0x80
 8002cbe:	d107      	bne.n	8002cd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f8e2 	bl	8002e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cda:	2b40      	cmp	r3, #64	; 0x40
 8002cdc:	d10e      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce8:	2b40      	cmp	r3, #64	; 0x40
 8002cea:	d107      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f838 	bl	8002d6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	f003 0320 	and.w	r3, r3, #32
 8002d06:	2b20      	cmp	r3, #32
 8002d08:	d10e      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 0320 	and.w	r3, r3, #32
 8002d14:	2b20      	cmp	r3, #32
 8002d16:	d107      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f06f 0220 	mvn.w	r2, #32
 8002d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f8ac 	bl	8002e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a34      	ldr	r2, [pc, #208]	; (8002e64 <TIM_Base_SetConfig+0xe4>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d00f      	beq.n	8002db8 <TIM_Base_SetConfig+0x38>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9e:	d00b      	beq.n	8002db8 <TIM_Base_SetConfig+0x38>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a31      	ldr	r2, [pc, #196]	; (8002e68 <TIM_Base_SetConfig+0xe8>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d007      	beq.n	8002db8 <TIM_Base_SetConfig+0x38>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a30      	ldr	r2, [pc, #192]	; (8002e6c <TIM_Base_SetConfig+0xec>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d003      	beq.n	8002db8 <TIM_Base_SetConfig+0x38>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a2f      	ldr	r2, [pc, #188]	; (8002e70 <TIM_Base_SetConfig+0xf0>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d108      	bne.n	8002dca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a25      	ldr	r2, [pc, #148]	; (8002e64 <TIM_Base_SetConfig+0xe4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d01b      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd8:	d017      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a22      	ldr	r2, [pc, #136]	; (8002e68 <TIM_Base_SetConfig+0xe8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d013      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a21      	ldr	r2, [pc, #132]	; (8002e6c <TIM_Base_SetConfig+0xec>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d00f      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a20      	ldr	r2, [pc, #128]	; (8002e70 <TIM_Base_SetConfig+0xf0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d00b      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a1f      	ldr	r2, [pc, #124]	; (8002e74 <TIM_Base_SetConfig+0xf4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d007      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a1e      	ldr	r2, [pc, #120]	; (8002e78 <TIM_Base_SetConfig+0xf8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d003      	beq.n	8002e0a <TIM_Base_SetConfig+0x8a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a1d      	ldr	r2, [pc, #116]	; (8002e7c <TIM_Base_SetConfig+0xfc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d108      	bne.n	8002e1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a08      	ldr	r2, [pc, #32]	; (8002e64 <TIM_Base_SetConfig+0xe4>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d103      	bne.n	8002e50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	615a      	str	r2, [r3, #20]
}
 8002e56:	bf00      	nop
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40010000 	.word	0x40010000
 8002e68:	40000400 	.word	0x40000400
 8002e6c:	40000800 	.word	0x40000800
 8002e70:	40000c00 	.word	0x40000c00
 8002e74:	40014000 	.word	0x40014000
 8002e78:	40014400 	.word	0x40014400
 8002e7c:	40014800 	.word	0x40014800

08002e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e03f      	b.n	8002f3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fe fab0 	bl	8001434 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002eea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f929 	bl	8003144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68da      	ldr	r2, [r3, #12]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2220      	movs	r2, #32
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b08a      	sub	sp, #40	; 0x28
 8002f46:	af02      	add	r7, sp, #8
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	603b      	str	r3, [r7, #0]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b20      	cmp	r3, #32
 8002f60:	d17c      	bne.n	800305c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <HAL_UART_Transmit+0x2c>
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e075      	b.n	800305e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_UART_Transmit+0x3e>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e06e      	b.n	800305e <HAL_UART_Transmit+0x11c>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2221      	movs	r2, #33	; 0x21
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f96:	f7fe fc93 	bl	80018c0 <HAL_GetTick>
 8002f9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	88fa      	ldrh	r2, [r7, #6]
 8002fa0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	88fa      	ldrh	r2, [r7, #6]
 8002fa6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fb0:	d108      	bne.n	8002fc4 <HAL_UART_Transmit+0x82>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d104      	bne.n	8002fc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	e003      	b.n	8002fcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002fd4:	e02a      	b.n	800302c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2180      	movs	r1, #128	; 0x80
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 f840 	bl	8003066 <UART_WaitOnFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e036      	b.n	800305e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10b      	bne.n	800300e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003004:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	3302      	adds	r3, #2
 800300a:	61bb      	str	r3, [r7, #24]
 800300c:	e007      	b.n	800301e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	781a      	ldrb	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	3301      	adds	r3, #1
 800301c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1cf      	bne.n	8002fd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2200      	movs	r2, #0
 800303e:	2140      	movs	r1, #64	; 0x40
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f810 	bl	8003066 <UART_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e006      	b.n	800305e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e000      	b.n	800305e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
  }
}
 800305e:	4618      	mov	r0, r3
 8003060:	3720      	adds	r7, #32
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b090      	sub	sp, #64	; 0x40
 800306a:	af00      	add	r7, sp, #0
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	603b      	str	r3, [r7, #0]
 8003072:	4613      	mov	r3, r2
 8003074:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003076:	e050      	b.n	800311a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800307a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800307e:	d04c      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003082:	2b00      	cmp	r3, #0
 8003084:	d007      	beq.n	8003096 <UART_WaitOnFlagUntilTimeout+0x30>
 8003086:	f7fe fc1b 	bl	80018c0 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003092:	429a      	cmp	r2, r3
 8003094:	d241      	bcs.n	800311a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	330c      	adds	r3, #12
 800309c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800309e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a0:	e853 3f00 	ldrex	r3, [r3]
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	330c      	adds	r3, #12
 80030b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030b6:	637a      	str	r2, [r7, #52]	; 0x34
 80030b8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030be:	e841 2300 	strex	r3, r2, [r1]
 80030c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80030c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1e5      	bne.n	8003096 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	3314      	adds	r3, #20
 80030d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	e853 3f00 	ldrex	r3, [r3]
 80030d8:	613b      	str	r3, [r7, #16]
   return(result);
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	3314      	adds	r3, #20
 80030e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030ea:	623a      	str	r2, [r7, #32]
 80030ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ee:	69f9      	ldr	r1, [r7, #28]
 80030f0:	6a3a      	ldr	r2, [r7, #32]
 80030f2:	e841 2300 	strex	r3, r2, [r1]
 80030f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e5      	bne.n	80030ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e00f      	b.n	800313a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4013      	ands	r3, r2
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	429a      	cmp	r2, r3
 8003128:	bf0c      	ite	eq
 800312a:	2301      	moveq	r3, #1
 800312c:	2300      	movne	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	461a      	mov	r2, r3
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	429a      	cmp	r2, r3
 8003136:	d09f      	beq.n	8003078 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3740      	adds	r7, #64	; 0x40
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003148:	b0c0      	sub	sp, #256	; 0x100
 800314a:	af00      	add	r7, sp, #0
 800314c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800315c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003160:	68d9      	ldr	r1, [r3, #12]
 8003162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	ea40 0301 	orr.w	r3, r0, r1
 800316c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800316e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	431a      	orrs	r2, r3
 800317c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	431a      	orrs	r2, r3
 8003184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800319c:	f021 010c 	bic.w	r1, r1, #12
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80031aa:	430b      	orrs	r3, r1
 80031ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031be:	6999      	ldr	r1, [r3, #24]
 80031c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	ea40 0301 	orr.w	r3, r0, r1
 80031ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	4b8f      	ldr	r3, [pc, #572]	; (8003410 <UART_SetConfig+0x2cc>)
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d005      	beq.n	80031e4 <UART_SetConfig+0xa0>
 80031d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	4b8d      	ldr	r3, [pc, #564]	; (8003414 <UART_SetConfig+0x2d0>)
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d104      	bne.n	80031ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031e4:	f7ff fb9a 	bl	800291c <HAL_RCC_GetPCLK2Freq>
 80031e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80031ec:	e003      	b.n	80031f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031ee:	f7ff fb81 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 80031f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003200:	f040 810c 	bne.w	800341c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003208:	2200      	movs	r2, #0
 800320a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800320e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003212:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003216:	4622      	mov	r2, r4
 8003218:	462b      	mov	r3, r5
 800321a:	1891      	adds	r1, r2, r2
 800321c:	65b9      	str	r1, [r7, #88]	; 0x58
 800321e:	415b      	adcs	r3, r3
 8003220:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003222:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003226:	4621      	mov	r1, r4
 8003228:	eb12 0801 	adds.w	r8, r2, r1
 800322c:	4629      	mov	r1, r5
 800322e:	eb43 0901 	adc.w	r9, r3, r1
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800323e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003242:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003246:	4690      	mov	r8, r2
 8003248:	4699      	mov	r9, r3
 800324a:	4623      	mov	r3, r4
 800324c:	eb18 0303 	adds.w	r3, r8, r3
 8003250:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003254:	462b      	mov	r3, r5
 8003256:	eb49 0303 	adc.w	r3, r9, r3
 800325a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800325e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800326a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800326e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003272:	460b      	mov	r3, r1
 8003274:	18db      	adds	r3, r3, r3
 8003276:	653b      	str	r3, [r7, #80]	; 0x50
 8003278:	4613      	mov	r3, r2
 800327a:	eb42 0303 	adc.w	r3, r2, r3
 800327e:	657b      	str	r3, [r7, #84]	; 0x54
 8003280:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003284:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003288:	f7fd fc96 	bl	8000bb8 <__aeabi_uldivmod>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4b61      	ldr	r3, [pc, #388]	; (8003418 <UART_SetConfig+0x2d4>)
 8003292:	fba3 2302 	umull	r2, r3, r3, r2
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	011c      	lsls	r4, r3, #4
 800329a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800329e:	2200      	movs	r2, #0
 80032a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80032a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80032ac:	4642      	mov	r2, r8
 80032ae:	464b      	mov	r3, r9
 80032b0:	1891      	adds	r1, r2, r2
 80032b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80032b4:	415b      	adcs	r3, r3
 80032b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80032bc:	4641      	mov	r1, r8
 80032be:	eb12 0a01 	adds.w	sl, r2, r1
 80032c2:	4649      	mov	r1, r9
 80032c4:	eb43 0b01 	adc.w	fp, r3, r1
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032dc:	4692      	mov	sl, r2
 80032de:	469b      	mov	fp, r3
 80032e0:	4643      	mov	r3, r8
 80032e2:	eb1a 0303 	adds.w	r3, sl, r3
 80032e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80032ea:	464b      	mov	r3, r9
 80032ec:	eb4b 0303 	adc.w	r3, fp, r3
 80032f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003300:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003304:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003308:	460b      	mov	r3, r1
 800330a:	18db      	adds	r3, r3, r3
 800330c:	643b      	str	r3, [r7, #64]	; 0x40
 800330e:	4613      	mov	r3, r2
 8003310:	eb42 0303 	adc.w	r3, r2, r3
 8003314:	647b      	str	r3, [r7, #68]	; 0x44
 8003316:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800331a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800331e:	f7fd fc4b 	bl	8000bb8 <__aeabi_uldivmod>
 8003322:	4602      	mov	r2, r0
 8003324:	460b      	mov	r3, r1
 8003326:	4611      	mov	r1, r2
 8003328:	4b3b      	ldr	r3, [pc, #236]	; (8003418 <UART_SetConfig+0x2d4>)
 800332a:	fba3 2301 	umull	r2, r3, r3, r1
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	2264      	movs	r2, #100	; 0x64
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	1acb      	subs	r3, r1, r3
 8003338:	00db      	lsls	r3, r3, #3
 800333a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800333e:	4b36      	ldr	r3, [pc, #216]	; (8003418 <UART_SetConfig+0x2d4>)
 8003340:	fba3 2302 	umull	r2, r3, r3, r2
 8003344:	095b      	lsrs	r3, r3, #5
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800334c:	441c      	add	r4, r3
 800334e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003352:	2200      	movs	r2, #0
 8003354:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003358:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800335c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003360:	4642      	mov	r2, r8
 8003362:	464b      	mov	r3, r9
 8003364:	1891      	adds	r1, r2, r2
 8003366:	63b9      	str	r1, [r7, #56]	; 0x38
 8003368:	415b      	adcs	r3, r3
 800336a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800336c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003370:	4641      	mov	r1, r8
 8003372:	1851      	adds	r1, r2, r1
 8003374:	6339      	str	r1, [r7, #48]	; 0x30
 8003376:	4649      	mov	r1, r9
 8003378:	414b      	adcs	r3, r1
 800337a:	637b      	str	r3, [r7, #52]	; 0x34
 800337c:	f04f 0200 	mov.w	r2, #0
 8003380:	f04f 0300 	mov.w	r3, #0
 8003384:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003388:	4659      	mov	r1, fp
 800338a:	00cb      	lsls	r3, r1, #3
 800338c:	4651      	mov	r1, sl
 800338e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003392:	4651      	mov	r1, sl
 8003394:	00ca      	lsls	r2, r1, #3
 8003396:	4610      	mov	r0, r2
 8003398:	4619      	mov	r1, r3
 800339a:	4603      	mov	r3, r0
 800339c:	4642      	mov	r2, r8
 800339e:	189b      	adds	r3, r3, r2
 80033a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033a4:	464b      	mov	r3, r9
 80033a6:	460a      	mov	r2, r1
 80033a8:	eb42 0303 	adc.w	r3, r2, r3
 80033ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80033bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80033c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80033c4:	460b      	mov	r3, r1
 80033c6:	18db      	adds	r3, r3, r3
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ca:	4613      	mov	r3, r2
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80033d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033da:	f7fd fbed 	bl	8000bb8 <__aeabi_uldivmod>
 80033de:	4602      	mov	r2, r0
 80033e0:	460b      	mov	r3, r1
 80033e2:	4b0d      	ldr	r3, [pc, #52]	; (8003418 <UART_SetConfig+0x2d4>)
 80033e4:	fba3 1302 	umull	r1, r3, r3, r2
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	2164      	movs	r1, #100	; 0x64
 80033ec:	fb01 f303 	mul.w	r3, r1, r3
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	3332      	adds	r3, #50	; 0x32
 80033f6:	4a08      	ldr	r2, [pc, #32]	; (8003418 <UART_SetConfig+0x2d4>)
 80033f8:	fba2 2303 	umull	r2, r3, r2, r3
 80033fc:	095b      	lsrs	r3, r3, #5
 80033fe:	f003 0207 	and.w	r2, r3, #7
 8003402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4422      	add	r2, r4
 800340a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800340c:	e105      	b.n	800361a <UART_SetConfig+0x4d6>
 800340e:	bf00      	nop
 8003410:	40011000 	.word	0x40011000
 8003414:	40011400 	.word	0x40011400
 8003418:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800341c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003420:	2200      	movs	r2, #0
 8003422:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003426:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800342a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800342e:	4642      	mov	r2, r8
 8003430:	464b      	mov	r3, r9
 8003432:	1891      	adds	r1, r2, r2
 8003434:	6239      	str	r1, [r7, #32]
 8003436:	415b      	adcs	r3, r3
 8003438:	627b      	str	r3, [r7, #36]	; 0x24
 800343a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800343e:	4641      	mov	r1, r8
 8003440:	1854      	adds	r4, r2, r1
 8003442:	4649      	mov	r1, r9
 8003444:	eb43 0501 	adc.w	r5, r3, r1
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	00eb      	lsls	r3, r5, #3
 8003452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003456:	00e2      	lsls	r2, r4, #3
 8003458:	4614      	mov	r4, r2
 800345a:	461d      	mov	r5, r3
 800345c:	4643      	mov	r3, r8
 800345e:	18e3      	adds	r3, r4, r3
 8003460:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003464:	464b      	mov	r3, r9
 8003466:	eb45 0303 	adc.w	r3, r5, r3
 800346a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800346e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800347a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800347e:	f04f 0200 	mov.w	r2, #0
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800348a:	4629      	mov	r1, r5
 800348c:	008b      	lsls	r3, r1, #2
 800348e:	4621      	mov	r1, r4
 8003490:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003494:	4621      	mov	r1, r4
 8003496:	008a      	lsls	r2, r1, #2
 8003498:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800349c:	f7fd fb8c 	bl	8000bb8 <__aeabi_uldivmod>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4b60      	ldr	r3, [pc, #384]	; (8003628 <UART_SetConfig+0x4e4>)
 80034a6:	fba3 2302 	umull	r2, r3, r3, r2
 80034aa:	095b      	lsrs	r3, r3, #5
 80034ac:	011c      	lsls	r4, r3, #4
 80034ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034b2:	2200      	movs	r2, #0
 80034b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80034b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80034c0:	4642      	mov	r2, r8
 80034c2:	464b      	mov	r3, r9
 80034c4:	1891      	adds	r1, r2, r2
 80034c6:	61b9      	str	r1, [r7, #24]
 80034c8:	415b      	adcs	r3, r3
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034d0:	4641      	mov	r1, r8
 80034d2:	1851      	adds	r1, r2, r1
 80034d4:	6139      	str	r1, [r7, #16]
 80034d6:	4649      	mov	r1, r9
 80034d8:	414b      	adcs	r3, r1
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034e8:	4659      	mov	r1, fp
 80034ea:	00cb      	lsls	r3, r1, #3
 80034ec:	4651      	mov	r1, sl
 80034ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034f2:	4651      	mov	r1, sl
 80034f4:	00ca      	lsls	r2, r1, #3
 80034f6:	4610      	mov	r0, r2
 80034f8:	4619      	mov	r1, r3
 80034fa:	4603      	mov	r3, r0
 80034fc:	4642      	mov	r2, r8
 80034fe:	189b      	adds	r3, r3, r2
 8003500:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003504:	464b      	mov	r3, r9
 8003506:	460a      	mov	r2, r1
 8003508:	eb42 0303 	adc.w	r3, r2, r3
 800350c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	67bb      	str	r3, [r7, #120]	; 0x78
 800351a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003528:	4649      	mov	r1, r9
 800352a:	008b      	lsls	r3, r1, #2
 800352c:	4641      	mov	r1, r8
 800352e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003532:	4641      	mov	r1, r8
 8003534:	008a      	lsls	r2, r1, #2
 8003536:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800353a:	f7fd fb3d 	bl	8000bb8 <__aeabi_uldivmod>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4b39      	ldr	r3, [pc, #228]	; (8003628 <UART_SetConfig+0x4e4>)
 8003544:	fba3 1302 	umull	r1, r3, r3, r2
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	2164      	movs	r1, #100	; 0x64
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	3332      	adds	r3, #50	; 0x32
 8003556:	4a34      	ldr	r2, [pc, #208]	; (8003628 <UART_SetConfig+0x4e4>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	095b      	lsrs	r3, r3, #5
 800355e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003562:	441c      	add	r4, r3
 8003564:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003568:	2200      	movs	r2, #0
 800356a:	673b      	str	r3, [r7, #112]	; 0x70
 800356c:	677a      	str	r2, [r7, #116]	; 0x74
 800356e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003572:	4642      	mov	r2, r8
 8003574:	464b      	mov	r3, r9
 8003576:	1891      	adds	r1, r2, r2
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	415b      	adcs	r3, r3
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003582:	4641      	mov	r1, r8
 8003584:	1851      	adds	r1, r2, r1
 8003586:	6039      	str	r1, [r7, #0]
 8003588:	4649      	mov	r1, r9
 800358a:	414b      	adcs	r3, r1
 800358c:	607b      	str	r3, [r7, #4]
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	f04f 0300 	mov.w	r3, #0
 8003596:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800359a:	4659      	mov	r1, fp
 800359c:	00cb      	lsls	r3, r1, #3
 800359e:	4651      	mov	r1, sl
 80035a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035a4:	4651      	mov	r1, sl
 80035a6:	00ca      	lsls	r2, r1, #3
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	4603      	mov	r3, r0
 80035ae:	4642      	mov	r2, r8
 80035b0:	189b      	adds	r3, r3, r2
 80035b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80035b4:	464b      	mov	r3, r9
 80035b6:	460a      	mov	r2, r1
 80035b8:	eb42 0303 	adc.w	r3, r2, r3
 80035bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	663b      	str	r3, [r7, #96]	; 0x60
 80035c8:	667a      	str	r2, [r7, #100]	; 0x64
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80035d6:	4649      	mov	r1, r9
 80035d8:	008b      	lsls	r3, r1, #2
 80035da:	4641      	mov	r1, r8
 80035dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035e0:	4641      	mov	r1, r8
 80035e2:	008a      	lsls	r2, r1, #2
 80035e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80035e8:	f7fd fae6 	bl	8000bb8 <__aeabi_uldivmod>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <UART_SetConfig+0x4e4>)
 80035f2:	fba3 1302 	umull	r1, r3, r3, r2
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	2164      	movs	r1, #100	; 0x64
 80035fa:	fb01 f303 	mul.w	r3, r1, r3
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	3332      	adds	r3, #50	; 0x32
 8003604:	4a08      	ldr	r2, [pc, #32]	; (8003628 <UART_SetConfig+0x4e4>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	f003 020f 	and.w	r2, r3, #15
 8003610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4422      	add	r2, r4
 8003618:	609a      	str	r2, [r3, #8]
}
 800361a:	bf00      	nop
 800361c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003620:	46bd      	mov	sp, r7
 8003622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003626:	bf00      	nop
 8003628:	51eb851f 	.word	0x51eb851f

0800362c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800363a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800363e:	2b84      	cmp	r3, #132	; 0x84
 8003640:	d005      	beq.n	800364e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003642:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	4413      	add	r3, r2
 800364a:	3303      	adds	r3, #3
 800364c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800364e:	68fb      	ldr	r3, [r7, #12]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003660:	f000 faf6 	bl	8003c50 <vTaskStartScheduler>
  
  return osOK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	bd80      	pop	{r7, pc}

0800366a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800366a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800366c:	b089      	sub	sp, #36	; 0x24
 800366e:	af04      	add	r7, sp, #16
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d020      	beq.n	80036be <osThreadCreate+0x54>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d01c      	beq.n	80036be <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685c      	ldr	r4, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681d      	ldr	r5, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	691e      	ldr	r6, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff ffc8 	bl	800362c <makeFreeRtosPriority>
 800369c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036a6:	9202      	str	r2, [sp, #8]
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	9100      	str	r1, [sp, #0]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	4632      	mov	r2, r6
 80036b0:	4629      	mov	r1, r5
 80036b2:	4620      	mov	r0, r4
 80036b4:	f000 f8ed 	bl	8003892 <xTaskCreateStatic>
 80036b8:	4603      	mov	r3, r0
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	e01c      	b.n	80036f8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685c      	ldr	r4, [r3, #4]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ca:	b29e      	uxth	r6, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff ffaa 	bl	800362c <makeFreeRtosPriority>
 80036d8:	4602      	mov	r2, r0
 80036da:	f107 030c 	add.w	r3, r7, #12
 80036de:	9301      	str	r3, [sp, #4]
 80036e0:	9200      	str	r2, [sp, #0]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	4632      	mov	r2, r6
 80036e6:	4629      	mov	r1, r5
 80036e8:	4620      	mov	r0, r4
 80036ea:	f000 f92f 	bl	800394c <xTaskCreate>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d001      	beq.n	80036f8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80036f4:	2300      	movs	r3, #0
 80036f6:	e000      	b.n	80036fa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80036f8:	68fb      	ldr	r3, [r7, #12]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3714      	adds	r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003702 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <osDelay+0x16>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	e000      	b.n	800371a <osDelay+0x18>
 8003718:	2301      	movs	r3, #1
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fa64 	bl	8003be8 <vTaskDelay>
  
  return osOK;
 8003720:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f103 0208 	add.w	r2, r3, #8
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003742:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f103 0208 	add.w	r2, r3, #8
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f103 0208 	add.w	r2, r3, #8
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	601a      	str	r2, [r3, #0]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037e2:	d103      	bne.n	80037ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	e00c      	b.n	8003806 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3308      	adds	r3, #8
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	e002      	b.n	80037fa <vListInsert+0x2e>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	429a      	cmp	r2, r3
 8003804:	d2f6      	bcs.n	80037f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	601a      	str	r2, [r3, #0]
}
 8003832:	bf00      	nop
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800383e:	b480      	push	{r7}
 8003840:	b085      	sub	sp, #20
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6892      	ldr	r2, [r2, #8]
 8003854:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6852      	ldr	r2, [r2, #4]
 800385e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	429a      	cmp	r2, r3
 8003868:	d103      	bne.n	8003872 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	1e5a      	subs	r2, r3, #1
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003892:	b580      	push	{r7, lr}
 8003894:	b08e      	sub	sp, #56	; 0x38
 8003896:	af04      	add	r7, sp, #16
 8003898:	60f8      	str	r0, [r7, #12]
 800389a:	60b9      	str	r1, [r7, #8]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10a      	bne.n	80038bc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038aa:	f383 8811 	msr	BASEPRI, r3
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	f3bf 8f4f 	dsb	sy
 80038b6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80038b8:	bf00      	nop
 80038ba:	e7fe      	b.n	80038ba <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10a      	bne.n	80038d8 <xTaskCreateStatic+0x46>
	__asm volatile
 80038c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038c6:	f383 8811 	msr	BASEPRI, r3
 80038ca:	f3bf 8f6f 	isb	sy
 80038ce:	f3bf 8f4f 	dsb	sy
 80038d2:	61fb      	str	r3, [r7, #28]
}
 80038d4:	bf00      	nop
 80038d6:	e7fe      	b.n	80038d6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038d8:	23b4      	movs	r3, #180	; 0xb4
 80038da:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	2bb4      	cmp	r3, #180	; 0xb4
 80038e0:	d00a      	beq.n	80038f8 <xTaskCreateStatic+0x66>
	__asm volatile
 80038e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e6:	f383 8811 	msr	BASEPRI, r3
 80038ea:	f3bf 8f6f 	isb	sy
 80038ee:	f3bf 8f4f 	dsb	sy
 80038f2:	61bb      	str	r3, [r7, #24]
}
 80038f4:	bf00      	nop
 80038f6:	e7fe      	b.n	80038f6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80038f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80038fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01e      	beq.n	800393e <xTaskCreateStatic+0xac>
 8003900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01b      	beq.n	800393e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800390a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800390e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	2202      	movs	r2, #2
 8003914:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003918:	2300      	movs	r3, #0
 800391a:	9303      	str	r3, [sp, #12]
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	9302      	str	r3, [sp, #8]
 8003920:	f107 0314 	add.w	r3, r7, #20
 8003924:	9301      	str	r3, [sp, #4]
 8003926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	68b9      	ldr	r1, [r7, #8]
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f851 	bl	80039d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003936:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003938:	f000 f8ec 	bl	8003b14 <prvAddNewTaskToReadyList>
 800393c:	e001      	b.n	8003942 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003942:	697b      	ldr	r3, [r7, #20]
	}
 8003944:	4618      	mov	r0, r3
 8003946:	3728      	adds	r7, #40	; 0x28
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08c      	sub	sp, #48	; 0x30
 8003950:	af04      	add	r7, sp, #16
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800395c:	88fb      	ldrh	r3, [r7, #6]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fef1 	bl	8004748 <pvPortMalloc>
 8003966:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00e      	beq.n	800398c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800396e:	20b4      	movs	r0, #180	; 0xb4
 8003970:	f000 feea 	bl	8004748 <pvPortMalloc>
 8003974:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	631a      	str	r2, [r3, #48]	; 0x30
 8003982:	e005      	b.n	8003990 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003984:	6978      	ldr	r0, [r7, #20]
 8003986:	f000 ffab 	bl	80048e0 <vPortFree>
 800398a:	e001      	b.n	8003990 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800398c:	2300      	movs	r3, #0
 800398e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d017      	beq.n	80039c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	2300      	movs	r3, #0
 80039a2:	9303      	str	r3, [sp, #12]
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	9302      	str	r3, [sp, #8]
 80039a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039aa:	9301      	str	r3, [sp, #4]
 80039ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68b9      	ldr	r1, [r7, #8]
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f80f 	bl	80039d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039ba:	69f8      	ldr	r0, [r7, #28]
 80039bc:	f000 f8aa 	bl	8003b14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039c0:	2301      	movs	r3, #1
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	e002      	b.n	80039cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039cc:	69bb      	ldr	r3, [r7, #24]
	}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80039e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80039f0:	3b01      	subs	r3, #1
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	f023 0307 	bic.w	r3, r3, #7
 80039fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a0e:	f383 8811 	msr	BASEPRI, r3
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	f3bf 8f4f 	dsb	sy
 8003a1a:	617b      	str	r3, [r7, #20]
}
 8003a1c:	bf00      	nop
 8003a1e:	e7fe      	b.n	8003a1e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d01f      	beq.n	8003a66 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a26:	2300      	movs	r3, #0
 8003a28:	61fb      	str	r3, [r7, #28]
 8003a2a:	e012      	b.n	8003a52 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	4413      	add	r3, r2
 8003a32:	7819      	ldrb	r1, [r3, #0]
 8003a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	4413      	add	r3, r2
 8003a3a:	3334      	adds	r3, #52	; 0x34
 8003a3c:	460a      	mov	r2, r1
 8003a3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	4413      	add	r3, r2
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d006      	beq.n	8003a5a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	2b0f      	cmp	r3, #15
 8003a56:	d9e9      	bls.n	8003a2c <prvInitialiseNewTask+0x54>
 8003a58:	e000      	b.n	8003a5c <prvInitialiseNewTask+0x84>
			{
				break;
 8003a5a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a64:	e003      	b.n	8003a6e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a70:	2b06      	cmp	r3, #6
 8003a72:	d901      	bls.n	8003a78 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a74:	2306      	movs	r3, #6
 8003a76:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a7c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a82:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a86:	2200      	movs	r2, #0
 8003a88:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff fe6b 	bl	800376a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a96:	3318      	adds	r3, #24
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff fe66 	bl	800376a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa6:	f1c3 0207 	rsb	r2, r3, #7
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac6:	334c      	adds	r3, #76	; 0x4c
 8003ac8:	2260      	movs	r2, #96	; 0x60
 8003aca:	2100      	movs	r1, #0
 8003acc:	4618      	mov	r0, r3
 8003ace:	f001 f956 	bl	8004d7e <memset>
 8003ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad4:	4a0c      	ldr	r2, [pc, #48]	; (8003b08 <prvInitialiseNewTask+0x130>)
 8003ad6:	651a      	str	r2, [r3, #80]	; 0x50
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ada:	4a0c      	ldr	r2, [pc, #48]	; (8003b0c <prvInitialiseNewTask+0x134>)
 8003adc:	655a      	str	r2, [r3, #84]	; 0x54
 8003ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae0:	4a0b      	ldr	r2, [pc, #44]	; (8003b10 <prvInitialiseNewTask+0x138>)
 8003ae2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	68f9      	ldr	r1, [r7, #12]
 8003ae8:	69b8      	ldr	r0, [r7, #24]
 8003aea:	f000 fc1f 	bl	800432c <pxPortInitialiseStack>
 8003aee:	4602      	mov	r2, r0
 8003af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003afe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b00:	bf00      	nop
 8003b02:	3720      	adds	r7, #32
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	08007b48 	.word	0x08007b48
 8003b0c:	08007b68 	.word	0x08007b68
 8003b10:	08007b28 	.word	0x08007b28

08003b14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b1c:	f000 fd32 	bl	8004584 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b20:	4b2a      	ldr	r3, [pc, #168]	; (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3301      	adds	r3, #1
 8003b26:	4a29      	ldr	r2, [pc, #164]	; (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b2a:	4b29      	ldr	r3, [pc, #164]	; (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b32:	4a27      	ldr	r2, [pc, #156]	; (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b38:	4b24      	ldr	r3, [pc, #144]	; (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d110      	bne.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b40:	f000 facc 	bl	80040dc <prvInitialiseTaskLists>
 8003b44:	e00d      	b.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b46:	4b23      	ldr	r3, [pc, #140]	; (8003bd4 <prvAddNewTaskToReadyList+0xc0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b4e:	4b20      	ldr	r3, [pc, #128]	; (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d802      	bhi.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b62:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <prvAddNewTaskToReadyList+0xc4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3301      	adds	r3, #1
 8003b68:	4a1b      	ldr	r2, [pc, #108]	; (8003bd8 <prvAddNewTaskToReadyList+0xc4>)
 8003b6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b70:	2201      	movs	r2, #1
 8003b72:	409a      	lsls	r2, r3
 8003b74:	4b19      	ldr	r3, [pc, #100]	; (8003bdc <prvAddNewTaskToReadyList+0xc8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	4a18      	ldr	r2, [pc, #96]	; (8003bdc <prvAddNewTaskToReadyList+0xc8>)
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4a15      	ldr	r2, [pc, #84]	; (8003be0 <prvAddNewTaskToReadyList+0xcc>)
 8003b8c:	441a      	add	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f7ff fdf5 	bl	8003784 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b9a:	f000 fd23 	bl	80045e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	; (8003bd4 <prvAddNewTaskToReadyList+0xc0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00e      	beq.n	8003bc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ba6:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d207      	bcs.n	8003bc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <prvAddNewTaskToReadyList+0xd0>)
 8003bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	f3bf 8f4f 	dsb	sy
 8003bc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000768 	.word	0x20000768
 8003bd0:	20000668 	.word	0x20000668
 8003bd4:	20000774 	.word	0x20000774
 8003bd8:	20000784 	.word	0x20000784
 8003bdc:	20000770 	.word	0x20000770
 8003be0:	2000066c 	.word	0x2000066c
 8003be4:	e000ed04 	.word	0xe000ed04

08003be8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d017      	beq.n	8003c2a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003bfa:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <vTaskDelay+0x60>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <vTaskDelay+0x30>
	__asm volatile
 8003c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	60bb      	str	r3, [r7, #8]
}
 8003c14:	bf00      	nop
 8003c16:	e7fe      	b.n	8003c16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c18:	f000 f884 	bl	8003d24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fb1e 	bl	8004260 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c24:	f000 f88c 	bl	8003d40 <xTaskResumeAll>
 8003c28:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d107      	bne.n	8003c40 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c30:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <vTaskDelay+0x64>)
 8003c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c40:	bf00      	nop
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20000790 	.word	0x20000790
 8003c4c:	e000ed04 	.word	0xe000ed04

08003c50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08a      	sub	sp, #40	; 0x28
 8003c54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c5e:	463a      	mov	r2, r7
 8003c60:	1d39      	adds	r1, r7, #4
 8003c62:	f107 0308 	add.w	r3, r7, #8
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fd f928 	bl	8000ebc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c6c:	6839      	ldr	r1, [r7, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	9202      	str	r2, [sp, #8]
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	2300      	movs	r3, #0
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	460a      	mov	r2, r1
 8003c7e:	4921      	ldr	r1, [pc, #132]	; (8003d04 <vTaskStartScheduler+0xb4>)
 8003c80:	4821      	ldr	r0, [pc, #132]	; (8003d08 <vTaskStartScheduler+0xb8>)
 8003c82:	f7ff fe06 	bl	8003892 <xTaskCreateStatic>
 8003c86:	4603      	mov	r3, r0
 8003c88:	4a20      	ldr	r2, [pc, #128]	; (8003d0c <vTaskStartScheduler+0xbc>)
 8003c8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c8c:	4b1f      	ldr	r3, [pc, #124]	; (8003d0c <vTaskStartScheduler+0xbc>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d002      	beq.n	8003c9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c94:	2301      	movs	r3, #1
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	e001      	b.n	8003c9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d11b      	bne.n	8003cdc <vTaskStartScheduler+0x8c>
	__asm volatile
 8003ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca8:	f383 8811 	msr	BASEPRI, r3
 8003cac:	f3bf 8f6f 	isb	sy
 8003cb0:	f3bf 8f4f 	dsb	sy
 8003cb4:	613b      	str	r3, [r7, #16]
}
 8003cb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cb8:	4b15      	ldr	r3, [pc, #84]	; (8003d10 <vTaskStartScheduler+0xc0>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	334c      	adds	r3, #76	; 0x4c
 8003cbe:	4a15      	ldr	r2, [pc, #84]	; (8003d14 <vTaskStartScheduler+0xc4>)
 8003cc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cc2:	4b15      	ldr	r3, [pc, #84]	; (8003d18 <vTaskStartScheduler+0xc8>)
 8003cc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cca:	4b14      	ldr	r3, [pc, #80]	; (8003d1c <vTaskStartScheduler+0xcc>)
 8003ccc:	2201      	movs	r2, #1
 8003cce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cd0:	4b13      	ldr	r3, [pc, #76]	; (8003d20 <vTaskStartScheduler+0xd0>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cd6:	f000 fbb3 	bl	8004440 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cda:	e00e      	b.n	8003cfa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce2:	d10a      	bne.n	8003cfa <vTaskStartScheduler+0xaa>
	__asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	60fb      	str	r3, [r7, #12]
}
 8003cf6:	bf00      	nop
 8003cf8:	e7fe      	b.n	8003cf8 <vTaskStartScheduler+0xa8>
}
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	08007b08 	.word	0x08007b08
 8003d08:	080040ad 	.word	0x080040ad
 8003d0c:	2000078c 	.word	0x2000078c
 8003d10:	20000668 	.word	0x20000668
 8003d14:	20000010 	.word	0x20000010
 8003d18:	20000788 	.word	0x20000788
 8003d1c:	20000774 	.word	0x20000774
 8003d20:	2000076c 	.word	0x2000076c

08003d24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d24:	b480      	push	{r7}
 8003d26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d28:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <vTaskSuspendAll+0x18>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	4a03      	ldr	r2, [pc, #12]	; (8003d3c <vTaskSuspendAll+0x18>)
 8003d30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d32:	bf00      	nop
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	20000790 	.word	0x20000790

08003d40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d4e:	4b41      	ldr	r3, [pc, #260]	; (8003e54 <xTaskResumeAll+0x114>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10a      	bne.n	8003d6c <xTaskResumeAll+0x2c>
	__asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	603b      	str	r3, [r7, #0]
}
 8003d68:	bf00      	nop
 8003d6a:	e7fe      	b.n	8003d6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d6c:	f000 fc0a 	bl	8004584 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d70:	4b38      	ldr	r3, [pc, #224]	; (8003e54 <xTaskResumeAll+0x114>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	3b01      	subs	r3, #1
 8003d76:	4a37      	ldr	r2, [pc, #220]	; (8003e54 <xTaskResumeAll+0x114>)
 8003d78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d7a:	4b36      	ldr	r3, [pc, #216]	; (8003e54 <xTaskResumeAll+0x114>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d161      	bne.n	8003e46 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d82:	4b35      	ldr	r3, [pc, #212]	; (8003e58 <xTaskResumeAll+0x118>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d05d      	beq.n	8003e46 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d8a:	e02e      	b.n	8003dea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d8c:	4b33      	ldr	r3, [pc, #204]	; (8003e5c <xTaskResumeAll+0x11c>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	3318      	adds	r3, #24
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff fd50 	bl	800383e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	3304      	adds	r3, #4
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff fd4b 	bl	800383e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	2201      	movs	r2, #1
 8003dae:	409a      	lsls	r2, r3
 8003db0:	4b2b      	ldr	r3, [pc, #172]	; (8003e60 <xTaskResumeAll+0x120>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	4a2a      	ldr	r2, [pc, #168]	; (8003e60 <xTaskResumeAll+0x120>)
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4413      	add	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4a27      	ldr	r2, [pc, #156]	; (8003e64 <xTaskResumeAll+0x124>)
 8003dc8:	441a      	add	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	3304      	adds	r3, #4
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	f7ff fcd7 	bl	8003784 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dda:	4b23      	ldr	r3, [pc, #140]	; (8003e68 <xTaskResumeAll+0x128>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d302      	bcc.n	8003dea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003de4:	4b21      	ldr	r3, [pc, #132]	; (8003e6c <xTaskResumeAll+0x12c>)
 8003de6:	2201      	movs	r2, #1
 8003de8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dea:	4b1c      	ldr	r3, [pc, #112]	; (8003e5c <xTaskResumeAll+0x11c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1cc      	bne.n	8003d8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003df8:	f000 fa12 	bl	8004220 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003dfc:	4b1c      	ldr	r3, [pc, #112]	; (8003e70 <xTaskResumeAll+0x130>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d010      	beq.n	8003e2a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e08:	f000 f836 	bl	8003e78 <xTaskIncrementTick>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003e12:	4b16      	ldr	r3, [pc, #88]	; (8003e6c <xTaskResumeAll+0x12c>)
 8003e14:	2201      	movs	r2, #1
 8003e16:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1f1      	bne.n	8003e08 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003e24:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <xTaskResumeAll+0x130>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e2a:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <xTaskResumeAll+0x12c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d009      	beq.n	8003e46 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e32:	2301      	movs	r3, #1
 8003e34:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e36:	4b0f      	ldr	r3, [pc, #60]	; (8003e74 <xTaskResumeAll+0x134>)
 8003e38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e46:	f000 fbcd 	bl	80045e4 <vPortExitCritical>

	return xAlreadyYielded;
 8003e4a:	68bb      	ldr	r3, [r7, #8]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000790 	.word	0x20000790
 8003e58:	20000768 	.word	0x20000768
 8003e5c:	20000728 	.word	0x20000728
 8003e60:	20000770 	.word	0x20000770
 8003e64:	2000066c 	.word	0x2000066c
 8003e68:	20000668 	.word	0x20000668
 8003e6c:	2000077c 	.word	0x2000077c
 8003e70:	20000778 	.word	0x20000778
 8003e74:	e000ed04 	.word	0xe000ed04

08003e78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e82:	4b4e      	ldr	r3, [pc, #312]	; (8003fbc <xTaskIncrementTick+0x144>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f040 808e 	bne.w	8003fa8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e8c:	4b4c      	ldr	r3, [pc, #304]	; (8003fc0 <xTaskIncrementTick+0x148>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	3301      	adds	r3, #1
 8003e92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e94:	4a4a      	ldr	r2, [pc, #296]	; (8003fc0 <xTaskIncrementTick+0x148>)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d120      	bne.n	8003ee2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ea0:	4b48      	ldr	r3, [pc, #288]	; (8003fc4 <xTaskIncrementTick+0x14c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <xTaskIncrementTick+0x48>
	__asm volatile
 8003eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eae:	f383 8811 	msr	BASEPRI, r3
 8003eb2:	f3bf 8f6f 	isb	sy
 8003eb6:	f3bf 8f4f 	dsb	sy
 8003eba:	603b      	str	r3, [r7, #0]
}
 8003ebc:	bf00      	nop
 8003ebe:	e7fe      	b.n	8003ebe <xTaskIncrementTick+0x46>
 8003ec0:	4b40      	ldr	r3, [pc, #256]	; (8003fc4 <xTaskIncrementTick+0x14c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	4b40      	ldr	r3, [pc, #256]	; (8003fc8 <xTaskIncrementTick+0x150>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a3e      	ldr	r2, [pc, #248]	; (8003fc4 <xTaskIncrementTick+0x14c>)
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	4a3e      	ldr	r2, [pc, #248]	; (8003fc8 <xTaskIncrementTick+0x150>)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b3d      	ldr	r3, [pc, #244]	; (8003fcc <xTaskIncrementTick+0x154>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	4a3c      	ldr	r2, [pc, #240]	; (8003fcc <xTaskIncrementTick+0x154>)
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	f000 f99f 	bl	8004220 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003ee2:	4b3b      	ldr	r3, [pc, #236]	; (8003fd0 <xTaskIncrementTick+0x158>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d348      	bcc.n	8003f7e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eec:	4b35      	ldr	r3, [pc, #212]	; (8003fc4 <xTaskIncrementTick+0x14c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d104      	bne.n	8003f00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ef6:	4b36      	ldr	r3, [pc, #216]	; (8003fd0 <xTaskIncrementTick+0x158>)
 8003ef8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003efc:	601a      	str	r2, [r3, #0]
					break;
 8003efe:	e03e      	b.n	8003f7e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f00:	4b30      	ldr	r3, [pc, #192]	; (8003fc4 <xTaskIncrementTick+0x14c>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d203      	bcs.n	8003f20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f18:	4a2d      	ldr	r2, [pc, #180]	; (8003fd0 <xTaskIncrementTick+0x158>)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f1e:	e02e      	b.n	8003f7e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	3304      	adds	r3, #4
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff fc8a 	bl	800383e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d004      	beq.n	8003f3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	3318      	adds	r3, #24
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff fc81 	bl	800383e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f40:	2201      	movs	r2, #1
 8003f42:	409a      	lsls	r2, r3
 8003f44:	4b23      	ldr	r3, [pc, #140]	; (8003fd4 <xTaskIncrementTick+0x15c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	4a22      	ldr	r2, [pc, #136]	; (8003fd4 <xTaskIncrementTick+0x15c>)
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f52:	4613      	mov	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4413      	add	r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	4a1f      	ldr	r2, [pc, #124]	; (8003fd8 <xTaskIncrementTick+0x160>)
 8003f5c:	441a      	add	r2, r3
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3304      	adds	r3, #4
 8003f62:	4619      	mov	r1, r3
 8003f64:	4610      	mov	r0, r2
 8003f66:	f7ff fc0d 	bl	8003784 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	; (8003fdc <xTaskIncrementTick+0x164>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d3b9      	bcc.n	8003eec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f7c:	e7b6      	b.n	8003eec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f7e:	4b17      	ldr	r3, [pc, #92]	; (8003fdc <xTaskIncrementTick+0x164>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f84:	4914      	ldr	r1, [pc, #80]	; (8003fd8 <xTaskIncrementTick+0x160>)
 8003f86:	4613      	mov	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	440b      	add	r3, r1
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d901      	bls.n	8003f9a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f9a:	4b11      	ldr	r3, [pc, #68]	; (8003fe0 <xTaskIncrementTick+0x168>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d007      	beq.n	8003fb2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	617b      	str	r3, [r7, #20]
 8003fa6:	e004      	b.n	8003fb2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fa8:	4b0e      	ldr	r3, [pc, #56]	; (8003fe4 <xTaskIncrementTick+0x16c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3301      	adds	r3, #1
 8003fae:	4a0d      	ldr	r2, [pc, #52]	; (8003fe4 <xTaskIncrementTick+0x16c>)
 8003fb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fb2:	697b      	ldr	r3, [r7, #20]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3718      	adds	r7, #24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20000790 	.word	0x20000790
 8003fc0:	2000076c 	.word	0x2000076c
 8003fc4:	20000720 	.word	0x20000720
 8003fc8:	20000724 	.word	0x20000724
 8003fcc:	20000780 	.word	0x20000780
 8003fd0:	20000788 	.word	0x20000788
 8003fd4:	20000770 	.word	0x20000770
 8003fd8:	2000066c 	.word	0x2000066c
 8003fdc:	20000668 	.word	0x20000668
 8003fe0:	2000077c 	.word	0x2000077c
 8003fe4:	20000778 	.word	0x20000778

08003fe8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fee:	4b29      	ldr	r3, [pc, #164]	; (8004094 <vTaskSwitchContext+0xac>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003ff6:	4b28      	ldr	r3, [pc, #160]	; (8004098 <vTaskSwitchContext+0xb0>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ffc:	e044      	b.n	8004088 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8003ffe:	4b26      	ldr	r3, [pc, #152]	; (8004098 <vTaskSwitchContext+0xb0>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004004:	4b25      	ldr	r3, [pc, #148]	; (800409c <vTaskSwitchContext+0xb4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	fab3 f383 	clz	r3, r3
 8004010:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004012:	7afb      	ldrb	r3, [r7, #11]
 8004014:	f1c3 031f 	rsb	r3, r3, #31
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	4921      	ldr	r1, [pc, #132]	; (80040a0 <vTaskSwitchContext+0xb8>)
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4613      	mov	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	440b      	add	r3, r1
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10a      	bne.n	8004044 <vTaskSwitchContext+0x5c>
	__asm volatile
 800402e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004032:	f383 8811 	msr	BASEPRI, r3
 8004036:	f3bf 8f6f 	isb	sy
 800403a:	f3bf 8f4f 	dsb	sy
 800403e:	607b      	str	r3, [r7, #4]
}
 8004040:	bf00      	nop
 8004042:	e7fe      	b.n	8004042 <vTaskSwitchContext+0x5a>
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	4613      	mov	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	4413      	add	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4a14      	ldr	r2, [pc, #80]	; (80040a0 <vTaskSwitchContext+0xb8>)
 8004050:	4413      	add	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	685a      	ldr	r2, [r3, #4]
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	3308      	adds	r3, #8
 8004066:	429a      	cmp	r2, r3
 8004068:	d104      	bne.n	8004074 <vTaskSwitchContext+0x8c>
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	605a      	str	r2, [r3, #4]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	4a0a      	ldr	r2, [pc, #40]	; (80040a4 <vTaskSwitchContext+0xbc>)
 800407c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800407e:	4b09      	ldr	r3, [pc, #36]	; (80040a4 <vTaskSwitchContext+0xbc>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	334c      	adds	r3, #76	; 0x4c
 8004084:	4a08      	ldr	r2, [pc, #32]	; (80040a8 <vTaskSwitchContext+0xc0>)
 8004086:	6013      	str	r3, [r2, #0]
}
 8004088:	bf00      	nop
 800408a:	371c      	adds	r7, #28
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	20000790 	.word	0x20000790
 8004098:	2000077c 	.word	0x2000077c
 800409c:	20000770 	.word	0x20000770
 80040a0:	2000066c 	.word	0x2000066c
 80040a4:	20000668 	.word	0x20000668
 80040a8:	20000010 	.word	0x20000010

080040ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040b4:	f000 f852 	bl	800415c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040b8:	4b06      	ldr	r3, [pc, #24]	; (80040d4 <prvIdleTask+0x28>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d9f9      	bls.n	80040b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040c0:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <prvIdleTask+0x2c>)
 80040c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040d0:	e7f0      	b.n	80040b4 <prvIdleTask+0x8>
 80040d2:	bf00      	nop
 80040d4:	2000066c 	.word	0x2000066c
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040e2:	2300      	movs	r3, #0
 80040e4:	607b      	str	r3, [r7, #4]
 80040e6:	e00c      	b.n	8004102 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4a12      	ldr	r2, [pc, #72]	; (800413c <prvInitialiseTaskLists+0x60>)
 80040f4:	4413      	add	r3, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff fb17 	bl	800372a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3301      	adds	r3, #1
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b06      	cmp	r3, #6
 8004106:	d9ef      	bls.n	80040e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004108:	480d      	ldr	r0, [pc, #52]	; (8004140 <prvInitialiseTaskLists+0x64>)
 800410a:	f7ff fb0e 	bl	800372a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800410e:	480d      	ldr	r0, [pc, #52]	; (8004144 <prvInitialiseTaskLists+0x68>)
 8004110:	f7ff fb0b 	bl	800372a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004114:	480c      	ldr	r0, [pc, #48]	; (8004148 <prvInitialiseTaskLists+0x6c>)
 8004116:	f7ff fb08 	bl	800372a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800411a:	480c      	ldr	r0, [pc, #48]	; (800414c <prvInitialiseTaskLists+0x70>)
 800411c:	f7ff fb05 	bl	800372a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004120:	480b      	ldr	r0, [pc, #44]	; (8004150 <prvInitialiseTaskLists+0x74>)
 8004122:	f7ff fb02 	bl	800372a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004126:	4b0b      	ldr	r3, [pc, #44]	; (8004154 <prvInitialiseTaskLists+0x78>)
 8004128:	4a05      	ldr	r2, [pc, #20]	; (8004140 <prvInitialiseTaskLists+0x64>)
 800412a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <prvInitialiseTaskLists+0x7c>)
 800412e:	4a05      	ldr	r2, [pc, #20]	; (8004144 <prvInitialiseTaskLists+0x68>)
 8004130:	601a      	str	r2, [r3, #0]
}
 8004132:	bf00      	nop
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	2000066c 	.word	0x2000066c
 8004140:	200006f8 	.word	0x200006f8
 8004144:	2000070c 	.word	0x2000070c
 8004148:	20000728 	.word	0x20000728
 800414c:	2000073c 	.word	0x2000073c
 8004150:	20000754 	.word	0x20000754
 8004154:	20000720 	.word	0x20000720
 8004158:	20000724 	.word	0x20000724

0800415c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004162:	e019      	b.n	8004198 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004164:	f000 fa0e 	bl	8004584 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004168:	4b10      	ldr	r3, [pc, #64]	; (80041ac <prvCheckTasksWaitingTermination+0x50>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fb62 	bl	800383e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800417a:	4b0d      	ldr	r3, [pc, #52]	; (80041b0 <prvCheckTasksWaitingTermination+0x54>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	3b01      	subs	r3, #1
 8004180:	4a0b      	ldr	r2, [pc, #44]	; (80041b0 <prvCheckTasksWaitingTermination+0x54>)
 8004182:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004184:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	3b01      	subs	r3, #1
 800418a:	4a0a      	ldr	r2, [pc, #40]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 800418c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800418e:	f000 fa29 	bl	80045e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f810 	bl	80041b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004198:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1e1      	bne.n	8004164 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	2000073c 	.word	0x2000073c
 80041b0:	20000768 	.word	0x20000768
 80041b4:	20000750 	.word	0x20000750

080041b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	334c      	adds	r3, #76	; 0x4c
 80041c4:	4618      	mov	r0, r3
 80041c6:	f001 faef 	bl	80057a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d108      	bne.n	80041e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 fb81 	bl	80048e0 <vPortFree>
				vPortFree( pxTCB );
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fb7e 	bl	80048e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041e4:	e018      	b.n	8004218 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d103      	bne.n	80041f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 fb75 	bl	80048e0 <vPortFree>
	}
 80041f6:	e00f      	b.n	8004218 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d00a      	beq.n	8004218 <prvDeleteTCB+0x60>
	__asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	60fb      	str	r3, [r7, #12]
}
 8004214:	bf00      	nop
 8004216:	e7fe      	b.n	8004216 <prvDeleteTCB+0x5e>
	}
 8004218:	bf00      	nop
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004226:	4b0c      	ldr	r3, [pc, #48]	; (8004258 <prvResetNextTaskUnblockTime+0x38>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d104      	bne.n	800423a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <prvResetNextTaskUnblockTime+0x3c>)
 8004232:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004236:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004238:	e008      	b.n	800424c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800423a:	4b07      	ldr	r3, [pc, #28]	; (8004258 <prvResetNextTaskUnblockTime+0x38>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4a04      	ldr	r2, [pc, #16]	; (800425c <prvResetNextTaskUnblockTime+0x3c>)
 800424a:	6013      	str	r3, [r2, #0]
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	20000720 	.word	0x20000720
 800425c:	20000788 	.word	0x20000788

08004260 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800426a:	4b29      	ldr	r3, [pc, #164]	; (8004310 <prvAddCurrentTaskToDelayedList+0xb0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004270:	4b28      	ldr	r3, [pc, #160]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3304      	adds	r3, #4
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fae1 	bl	800383e <uxListRemove>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10b      	bne.n	800429a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004282:	4b24      	ldr	r3, [pc, #144]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	2201      	movs	r2, #1
 800428a:	fa02 f303 	lsl.w	r3, r2, r3
 800428e:	43da      	mvns	r2, r3
 8004290:	4b21      	ldr	r3, [pc, #132]	; (8004318 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4013      	ands	r3, r2
 8004296:	4a20      	ldr	r2, [pc, #128]	; (8004318 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004298:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042a0:	d10a      	bne.n	80042b8 <prvAddCurrentTaskToDelayedList+0x58>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042a8:	4b1a      	ldr	r3, [pc, #104]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3304      	adds	r3, #4
 80042ae:	4619      	mov	r1, r3
 80042b0:	481a      	ldr	r0, [pc, #104]	; (800431c <prvAddCurrentTaskToDelayedList+0xbc>)
 80042b2:	f7ff fa67 	bl	8003784 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042b6:	e026      	b.n	8004306 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4413      	add	r3, r2
 80042be:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042c0:	4b14      	ldr	r3, [pc, #80]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d209      	bcs.n	80042e4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042d0:	4b13      	ldr	r3, [pc, #76]	; (8004320 <prvAddCurrentTaskToDelayedList+0xc0>)
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	4b0f      	ldr	r3, [pc, #60]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	3304      	adds	r3, #4
 80042da:	4619      	mov	r1, r3
 80042dc:	4610      	mov	r0, r2
 80042de:	f7ff fa75 	bl	80037cc <vListInsert>
}
 80042e2:	e010      	b.n	8004306 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042e4:	4b0f      	ldr	r3, [pc, #60]	; (8004324 <prvAddCurrentTaskToDelayedList+0xc4>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3304      	adds	r3, #4
 80042ee:	4619      	mov	r1, r3
 80042f0:	4610      	mov	r0, r2
 80042f2:	f7ff fa6b 	bl	80037cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042f6:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d202      	bcs.n	8004306 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004300:	4a09      	ldr	r2, [pc, #36]	; (8004328 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	6013      	str	r3, [r2, #0]
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	2000076c 	.word	0x2000076c
 8004314:	20000668 	.word	0x20000668
 8004318:	20000770 	.word	0x20000770
 800431c:	20000754 	.word	0x20000754
 8004320:	20000724 	.word	0x20000724
 8004324:	20000720 	.word	0x20000720
 8004328:	20000788 	.word	0x20000788

0800432c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3b04      	subs	r3, #4
 800433c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004344:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3b04      	subs	r3, #4
 800434a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f023 0201 	bic.w	r2, r3, #1
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	3b04      	subs	r3, #4
 800435a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800435c:	4a0c      	ldr	r2, [pc, #48]	; (8004390 <pxPortInitialiseStack+0x64>)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	3b14      	subs	r3, #20
 8004366:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3b04      	subs	r3, #4
 8004372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f06f 0202 	mvn.w	r2, #2
 800437a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	3b20      	subs	r3, #32
 8004380:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3714      	adds	r7, #20
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	08004395 	.word	0x08004395

08004394 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800439a:	2300      	movs	r3, #0
 800439c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <prvTaskExitError+0x54>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043a6:	d00a      	beq.n	80043be <prvTaskExitError+0x2a>
	__asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	60fb      	str	r3, [r7, #12]
}
 80043ba:	bf00      	nop
 80043bc:	e7fe      	b.n	80043bc <prvTaskExitError+0x28>
	__asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	60bb      	str	r3, [r7, #8]
}
 80043d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80043d2:	bf00      	nop
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0fc      	beq.n	80043d4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80043da:	bf00      	nop
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	2000000c 	.word	0x2000000c
 80043ec:	00000000 	.word	0x00000000

080043f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043f0:	4b07      	ldr	r3, [pc, #28]	; (8004410 <pxCurrentTCBConst2>)
 80043f2:	6819      	ldr	r1, [r3, #0]
 80043f4:	6808      	ldr	r0, [r1, #0]
 80043f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043fa:	f380 8809 	msr	PSP, r0
 80043fe:	f3bf 8f6f 	isb	sy
 8004402:	f04f 0000 	mov.w	r0, #0
 8004406:	f380 8811 	msr	BASEPRI, r0
 800440a:	4770      	bx	lr
 800440c:	f3af 8000 	nop.w

08004410 <pxCurrentTCBConst2>:
 8004410:	20000668 	.word	0x20000668
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004414:	bf00      	nop
 8004416:	bf00      	nop

08004418 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004418:	4808      	ldr	r0, [pc, #32]	; (800443c <prvPortStartFirstTask+0x24>)
 800441a:	6800      	ldr	r0, [r0, #0]
 800441c:	6800      	ldr	r0, [r0, #0]
 800441e:	f380 8808 	msr	MSP, r0
 8004422:	f04f 0000 	mov.w	r0, #0
 8004426:	f380 8814 	msr	CONTROL, r0
 800442a:	b662      	cpsie	i
 800442c:	b661      	cpsie	f
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	df00      	svc	0
 8004438:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800443a:	bf00      	nop
 800443c:	e000ed08 	.word	0xe000ed08

08004440 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004446:	4b46      	ldr	r3, [pc, #280]	; (8004560 <xPortStartScheduler+0x120>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a46      	ldr	r2, [pc, #280]	; (8004564 <xPortStartScheduler+0x124>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d10a      	bne.n	8004466 <xPortStartScheduler+0x26>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	613b      	str	r3, [r7, #16]
}
 8004462:	bf00      	nop
 8004464:	e7fe      	b.n	8004464 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004466:	4b3e      	ldr	r3, [pc, #248]	; (8004560 <xPortStartScheduler+0x120>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a3f      	ldr	r2, [pc, #252]	; (8004568 <xPortStartScheduler+0x128>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d10a      	bne.n	8004486 <xPortStartScheduler+0x46>
	__asm volatile
 8004470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004474:	f383 8811 	msr	BASEPRI, r3
 8004478:	f3bf 8f6f 	isb	sy
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	60fb      	str	r3, [r7, #12]
}
 8004482:	bf00      	nop
 8004484:	e7fe      	b.n	8004484 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004486:	4b39      	ldr	r3, [pc, #228]	; (800456c <xPortStartScheduler+0x12c>)
 8004488:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	22ff      	movs	r2, #255	; 0xff
 8004496:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80044a0:	78fb      	ldrb	r3, [r7, #3]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	4b31      	ldr	r3, [pc, #196]	; (8004570 <xPortStartScheduler+0x130>)
 80044ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044ae:	4b31      	ldr	r3, [pc, #196]	; (8004574 <xPortStartScheduler+0x134>)
 80044b0:	2207      	movs	r2, #7
 80044b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044b4:	e009      	b.n	80044ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80044b6:	4b2f      	ldr	r3, [pc, #188]	; (8004574 <xPortStartScheduler+0x134>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	4a2d      	ldr	r2, [pc, #180]	; (8004574 <xPortStartScheduler+0x134>)
 80044be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044c0:	78fb      	ldrb	r3, [r7, #3]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044ca:	78fb      	ldrb	r3, [r7, #3]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d2:	2b80      	cmp	r3, #128	; 0x80
 80044d4:	d0ef      	beq.n	80044b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044d6:	4b27      	ldr	r3, [pc, #156]	; (8004574 <xPortStartScheduler+0x134>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f1c3 0307 	rsb	r3, r3, #7
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d00a      	beq.n	80044f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80044e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e6:	f383 8811 	msr	BASEPRI, r3
 80044ea:	f3bf 8f6f 	isb	sy
 80044ee:	f3bf 8f4f 	dsb	sy
 80044f2:	60bb      	str	r3, [r7, #8]
}
 80044f4:	bf00      	nop
 80044f6:	e7fe      	b.n	80044f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044f8:	4b1e      	ldr	r3, [pc, #120]	; (8004574 <xPortStartScheduler+0x134>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	021b      	lsls	r3, r3, #8
 80044fe:	4a1d      	ldr	r2, [pc, #116]	; (8004574 <xPortStartScheduler+0x134>)
 8004500:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004502:	4b1c      	ldr	r3, [pc, #112]	; (8004574 <xPortStartScheduler+0x134>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800450a:	4a1a      	ldr	r2, [pc, #104]	; (8004574 <xPortStartScheduler+0x134>)
 800450c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	b2da      	uxtb	r2, r3
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004516:	4b18      	ldr	r3, [pc, #96]	; (8004578 <xPortStartScheduler+0x138>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a17      	ldr	r2, [pc, #92]	; (8004578 <xPortStartScheduler+0x138>)
 800451c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004520:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004522:	4b15      	ldr	r3, [pc, #84]	; (8004578 <xPortStartScheduler+0x138>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a14      	ldr	r2, [pc, #80]	; (8004578 <xPortStartScheduler+0x138>)
 8004528:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800452c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800452e:	f000 f8dd 	bl	80046ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004532:	4b12      	ldr	r3, [pc, #72]	; (800457c <xPortStartScheduler+0x13c>)
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004538:	f000 f8fc 	bl	8004734 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800453c:	4b10      	ldr	r3, [pc, #64]	; (8004580 <xPortStartScheduler+0x140>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a0f      	ldr	r2, [pc, #60]	; (8004580 <xPortStartScheduler+0x140>)
 8004542:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004546:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004548:	f7ff ff66 	bl	8004418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800454c:	f7ff fd4c 	bl	8003fe8 <vTaskSwitchContext>
	prvTaskExitError();
 8004550:	f7ff ff20 	bl	8004394 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	e000ed00 	.word	0xe000ed00
 8004564:	410fc271 	.word	0x410fc271
 8004568:	410fc270 	.word	0x410fc270
 800456c:	e000e400 	.word	0xe000e400
 8004570:	20000794 	.word	0x20000794
 8004574:	20000798 	.word	0x20000798
 8004578:	e000ed20 	.word	0xe000ed20
 800457c:	2000000c 	.word	0x2000000c
 8004580:	e000ef34 	.word	0xe000ef34

08004584 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
	__asm volatile
 800458a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458e:	f383 8811 	msr	BASEPRI, r3
 8004592:	f3bf 8f6f 	isb	sy
 8004596:	f3bf 8f4f 	dsb	sy
 800459a:	607b      	str	r3, [r7, #4]
}
 800459c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800459e:	4b0f      	ldr	r3, [pc, #60]	; (80045dc <vPortEnterCritical+0x58>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3301      	adds	r3, #1
 80045a4:	4a0d      	ldr	r2, [pc, #52]	; (80045dc <vPortEnterCritical+0x58>)
 80045a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045a8:	4b0c      	ldr	r3, [pc, #48]	; (80045dc <vPortEnterCritical+0x58>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d10f      	bne.n	80045d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045b0:	4b0b      	ldr	r3, [pc, #44]	; (80045e0 <vPortEnterCritical+0x5c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	603b      	str	r3, [r7, #0]
}
 80045cc:	bf00      	nop
 80045ce:	e7fe      	b.n	80045ce <vPortEnterCritical+0x4a>
	}
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	2000000c 	.word	0x2000000c
 80045e0:	e000ed04 	.word	0xe000ed04

080045e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045ea:	4b12      	ldr	r3, [pc, #72]	; (8004634 <vPortExitCritical+0x50>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10a      	bne.n	8004608 <vPortExitCritical+0x24>
	__asm volatile
 80045f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	607b      	str	r3, [r7, #4]
}
 8004604:	bf00      	nop
 8004606:	e7fe      	b.n	8004606 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004608:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <vPortExitCritical+0x50>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3b01      	subs	r3, #1
 800460e:	4a09      	ldr	r2, [pc, #36]	; (8004634 <vPortExitCritical+0x50>)
 8004610:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004612:	4b08      	ldr	r3, [pc, #32]	; (8004634 <vPortExitCritical+0x50>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d105      	bne.n	8004626 <vPortExitCritical+0x42>
 800461a:	2300      	movs	r3, #0
 800461c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004624:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	2000000c 	.word	0x2000000c
	...

08004640 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004640:	f3ef 8009 	mrs	r0, PSP
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	4b15      	ldr	r3, [pc, #84]	; (80046a0 <pxCurrentTCBConst>)
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	f01e 0f10 	tst.w	lr, #16
 8004650:	bf08      	it	eq
 8004652:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004656:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800465a:	6010      	str	r0, [r2, #0]
 800465c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004660:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004664:	f380 8811 	msr	BASEPRI, r0
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	f3bf 8f6f 	isb	sy
 8004670:	f7ff fcba 	bl	8003fe8 <vTaskSwitchContext>
 8004674:	f04f 0000 	mov.w	r0, #0
 8004678:	f380 8811 	msr	BASEPRI, r0
 800467c:	bc09      	pop	{r0, r3}
 800467e:	6819      	ldr	r1, [r3, #0]
 8004680:	6808      	ldr	r0, [r1, #0]
 8004682:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004686:	f01e 0f10 	tst.w	lr, #16
 800468a:	bf08      	it	eq
 800468c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004690:	f380 8809 	msr	PSP, r0
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	f3af 8000 	nop.w

080046a0 <pxCurrentTCBConst>:
 80046a0:	20000668 	.word	0x20000668
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop

080046a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	607b      	str	r3, [r7, #4]
}
 80046c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046c2:	f7ff fbd9 	bl	8003e78 <xTaskIncrementTick>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046cc:	4b06      	ldr	r3, [pc, #24]	; (80046e8 <SysTick_Handler+0x40>)
 80046ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	2300      	movs	r3, #0
 80046d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f383 8811 	msr	BASEPRI, r3
}
 80046de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	e000ed04 	.word	0xe000ed04

080046ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046f0:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <vPortSetupTimerInterrupt+0x34>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046f6:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <vPortSetupTimerInterrupt+0x38>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046fc:	4b0a      	ldr	r3, [pc, #40]	; (8004728 <vPortSetupTimerInterrupt+0x3c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a0a      	ldr	r2, [pc, #40]	; (800472c <vPortSetupTimerInterrupt+0x40>)
 8004702:	fba2 2303 	umull	r2, r3, r2, r3
 8004706:	099b      	lsrs	r3, r3, #6
 8004708:	4a09      	ldr	r2, [pc, #36]	; (8004730 <vPortSetupTimerInterrupt+0x44>)
 800470a:	3b01      	subs	r3, #1
 800470c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800470e:	4b04      	ldr	r3, [pc, #16]	; (8004720 <vPortSetupTimerInterrupt+0x34>)
 8004710:	2207      	movs	r2, #7
 8004712:	601a      	str	r2, [r3, #0]
}
 8004714:	bf00      	nop
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	e000e010 	.word	0xe000e010
 8004724:	e000e018 	.word	0xe000e018
 8004728:	20000000 	.word	0x20000000
 800472c:	10624dd3 	.word	0x10624dd3
 8004730:	e000e014 	.word	0xe000e014

08004734 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004734:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004744 <vPortEnableVFP+0x10>
 8004738:	6801      	ldr	r1, [r0, #0]
 800473a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800473e:	6001      	str	r1, [r0, #0]
 8004740:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004742:	bf00      	nop
 8004744:	e000ed88 	.word	0xe000ed88

08004748 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08a      	sub	sp, #40	; 0x28
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004750:	2300      	movs	r3, #0
 8004752:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004754:	f7ff fae6 	bl	8003d24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004758:	4b5b      	ldr	r3, [pc, #364]	; (80048c8 <pvPortMalloc+0x180>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004760:	f000 f920 	bl	80049a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004764:	4b59      	ldr	r3, [pc, #356]	; (80048cc <pvPortMalloc+0x184>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4013      	ands	r3, r2
 800476c:	2b00      	cmp	r3, #0
 800476e:	f040 8093 	bne.w	8004898 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d01d      	beq.n	80047b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004778:	2208      	movs	r2, #8
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4413      	add	r3, r2
 800477e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f003 0307 	and.w	r3, r3, #7
 8004786:	2b00      	cmp	r3, #0
 8004788:	d014      	beq.n	80047b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f023 0307 	bic.w	r3, r3, #7
 8004790:	3308      	adds	r3, #8
 8004792:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <pvPortMalloc+0x6c>
	__asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	617b      	str	r3, [r7, #20]
}
 80047b0:	bf00      	nop
 80047b2:	e7fe      	b.n	80047b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d06e      	beq.n	8004898 <pvPortMalloc+0x150>
 80047ba:	4b45      	ldr	r3, [pc, #276]	; (80048d0 <pvPortMalloc+0x188>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d869      	bhi.n	8004898 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047c4:	4b43      	ldr	r3, [pc, #268]	; (80048d4 <pvPortMalloc+0x18c>)
 80047c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047c8:	4b42      	ldr	r3, [pc, #264]	; (80048d4 <pvPortMalloc+0x18c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047ce:	e004      	b.n	80047da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d903      	bls.n	80047ec <pvPortMalloc+0xa4>
 80047e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1f1      	bne.n	80047d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047ec:	4b36      	ldr	r3, [pc, #216]	; (80048c8 <pvPortMalloc+0x180>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d050      	beq.n	8004898 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2208      	movs	r2, #8
 80047fc:	4413      	add	r3, r2
 80047fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	1ad2      	subs	r2, r2, r3
 8004810:	2308      	movs	r3, #8
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	429a      	cmp	r2, r3
 8004816:	d91f      	bls.n	8004858 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4413      	add	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <pvPortMalloc+0xf8>
	__asm volatile
 800482a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482e:	f383 8811 	msr	BASEPRI, r3
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	613b      	str	r3, [r7, #16]
}
 800483c:	bf00      	nop
 800483e:	e7fe      	b.n	800483e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	1ad2      	subs	r2, r2, r3
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004852:	69b8      	ldr	r0, [r7, #24]
 8004854:	f000 f908 	bl	8004a68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004858:	4b1d      	ldr	r3, [pc, #116]	; (80048d0 <pvPortMalloc+0x188>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	4a1b      	ldr	r2, [pc, #108]	; (80048d0 <pvPortMalloc+0x188>)
 8004864:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004866:	4b1a      	ldr	r3, [pc, #104]	; (80048d0 <pvPortMalloc+0x188>)
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <pvPortMalloc+0x190>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d203      	bcs.n	800487a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004872:	4b17      	ldr	r3, [pc, #92]	; (80048d0 <pvPortMalloc+0x188>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a18      	ldr	r2, [pc, #96]	; (80048d8 <pvPortMalloc+0x190>)
 8004878:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	4b13      	ldr	r3, [pc, #76]	; (80048cc <pvPortMalloc+0x184>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	431a      	orrs	r2, r3
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800488e:	4b13      	ldr	r3, [pc, #76]	; (80048dc <pvPortMalloc+0x194>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3301      	adds	r3, #1
 8004894:	4a11      	ldr	r2, [pc, #68]	; (80048dc <pvPortMalloc+0x194>)
 8004896:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004898:	f7ff fa52 	bl	8003d40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <pvPortMalloc+0x174>
	__asm volatile
 80048a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048aa:	f383 8811 	msr	BASEPRI, r3
 80048ae:	f3bf 8f6f 	isb	sy
 80048b2:	f3bf 8f4f 	dsb	sy
 80048b6:	60fb      	str	r3, [r7, #12]
}
 80048b8:	bf00      	nop
 80048ba:	e7fe      	b.n	80048ba <pvPortMalloc+0x172>
	return pvReturn;
 80048bc:	69fb      	ldr	r3, [r7, #28]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3728      	adds	r7, #40	; 0x28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200043a4 	.word	0x200043a4
 80048cc:	200043b8 	.word	0x200043b8
 80048d0:	200043a8 	.word	0x200043a8
 80048d4:	2000439c 	.word	0x2000439c
 80048d8:	200043ac 	.word	0x200043ac
 80048dc:	200043b0 	.word	0x200043b0

080048e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d04d      	beq.n	800498e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80048f2:	2308      	movs	r3, #8
 80048f4:	425b      	negs	r3, r3
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4413      	add	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	4b24      	ldr	r3, [pc, #144]	; (8004998 <vPortFree+0xb8>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4013      	ands	r3, r2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10a      	bne.n	8004924 <vPortFree+0x44>
	__asm volatile
 800490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	60fb      	str	r3, [r7, #12]
}
 8004920:	bf00      	nop
 8004922:	e7fe      	b.n	8004922 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <vPortFree+0x62>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	60bb      	str	r3, [r7, #8]
}
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	4b14      	ldr	r3, [pc, #80]	; (8004998 <vPortFree+0xb8>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4013      	ands	r3, r2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01e      	beq.n	800498e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d11a      	bne.n	800498e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	4b0e      	ldr	r3, [pc, #56]	; (8004998 <vPortFree+0xb8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	43db      	mvns	r3, r3
 8004962:	401a      	ands	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004968:	f7ff f9dc 	bl	8003d24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	4b0a      	ldr	r3, [pc, #40]	; (800499c <vPortFree+0xbc>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4413      	add	r3, r2
 8004976:	4a09      	ldr	r2, [pc, #36]	; (800499c <vPortFree+0xbc>)
 8004978:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800497a:	6938      	ldr	r0, [r7, #16]
 800497c:	f000 f874 	bl	8004a68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <vPortFree+0xc0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3301      	adds	r3, #1
 8004986:	4a06      	ldr	r2, [pc, #24]	; (80049a0 <vPortFree+0xc0>)
 8004988:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800498a:	f7ff f9d9 	bl	8003d40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800498e:	bf00      	nop
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	200043b8 	.word	0x200043b8
 800499c:	200043a8 	.word	0x200043a8
 80049a0:	200043b4 	.word	0x200043b4

080049a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80049ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049b0:	4b27      	ldr	r3, [pc, #156]	; (8004a50 <prvHeapInit+0xac>)
 80049b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00c      	beq.n	80049d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	3307      	adds	r3, #7
 80049c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0307 	bic.w	r3, r3, #7
 80049ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	4a1f      	ldr	r2, [pc, #124]	; (8004a50 <prvHeapInit+0xac>)
 80049d4:	4413      	add	r3, r2
 80049d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049dc:	4a1d      	ldr	r2, [pc, #116]	; (8004a54 <prvHeapInit+0xb0>)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049e2:	4b1c      	ldr	r3, [pc, #112]	; (8004a54 <prvHeapInit+0xb0>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	4413      	add	r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80049f0:	2208      	movs	r2, #8
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1a9b      	subs	r3, r3, r2
 80049f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 0307 	bic.w	r3, r3, #7
 80049fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4a15      	ldr	r2, [pc, #84]	; (8004a58 <prvHeapInit+0xb4>)
 8004a04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a06:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <prvHeapInit+0xb4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a0e:	4b12      	ldr	r3, [pc, #72]	; (8004a58 <prvHeapInit+0xb4>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2200      	movs	r2, #0
 8004a14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	1ad2      	subs	r2, r2, r3
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a24:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <prvHeapInit+0xb4>)
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	4a0a      	ldr	r2, [pc, #40]	; (8004a5c <prvHeapInit+0xb8>)
 8004a32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	4a09      	ldr	r2, [pc, #36]	; (8004a60 <prvHeapInit+0xbc>)
 8004a3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a3c:	4b09      	ldr	r3, [pc, #36]	; (8004a64 <prvHeapInit+0xc0>)
 8004a3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a42:	601a      	str	r2, [r3, #0]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	2000079c 	.word	0x2000079c
 8004a54:	2000439c 	.word	0x2000439c
 8004a58:	200043a4 	.word	0x200043a4
 8004a5c:	200043ac 	.word	0x200043ac
 8004a60:	200043a8 	.word	0x200043a8
 8004a64:	200043b8 	.word	0x200043b8

08004a68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a70:	4b28      	ldr	r3, [pc, #160]	; (8004b14 <prvInsertBlockIntoFreeList+0xac>)
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	e002      	b.n	8004a7c <prvInsertBlockIntoFreeList+0x14>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d8f7      	bhi.n	8004a76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	4413      	add	r3, r2
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d108      	bne.n	8004aaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	441a      	add	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	441a      	add	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d118      	bne.n	8004af0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	4b15      	ldr	r3, [pc, #84]	; (8004b18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d00d      	beq.n	8004ae6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	441a      	add	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	e008      	b.n	8004af8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ae6:	4b0c      	ldr	r3, [pc, #48]	; (8004b18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	601a      	str	r2, [r3, #0]
 8004aee:	e003      	b.n	8004af8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d002      	beq.n	8004b06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b06:	bf00      	nop
 8004b08:	3714      	adds	r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	2000439c 	.word	0x2000439c
 8004b18:	200043a4 	.word	0x200043a4

08004b1c <__errno>:
 8004b1c:	4b01      	ldr	r3, [pc, #4]	; (8004b24 <__errno+0x8>)
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	20000010 	.word	0x20000010

08004b28 <std>:
 8004b28:	2300      	movs	r3, #0
 8004b2a:	b510      	push	{r4, lr}
 8004b2c:	4604      	mov	r4, r0
 8004b2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b36:	6083      	str	r3, [r0, #8]
 8004b38:	8181      	strh	r1, [r0, #12]
 8004b3a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b3c:	81c2      	strh	r2, [r0, #14]
 8004b3e:	6183      	str	r3, [r0, #24]
 8004b40:	4619      	mov	r1, r3
 8004b42:	2208      	movs	r2, #8
 8004b44:	305c      	adds	r0, #92	; 0x5c
 8004b46:	f000 f91a 	bl	8004d7e <memset>
 8004b4a:	4b05      	ldr	r3, [pc, #20]	; (8004b60 <std+0x38>)
 8004b4c:	6263      	str	r3, [r4, #36]	; 0x24
 8004b4e:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <std+0x3c>)
 8004b50:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b52:	4b05      	ldr	r3, [pc, #20]	; (8004b68 <std+0x40>)
 8004b54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <std+0x44>)
 8004b58:	6224      	str	r4, [r4, #32]
 8004b5a:	6323      	str	r3, [r4, #48]	; 0x30
 8004b5c:	bd10      	pop	{r4, pc}
 8004b5e:	bf00      	nop
 8004b60:	080058c1 	.word	0x080058c1
 8004b64:	080058e3 	.word	0x080058e3
 8004b68:	0800591b 	.word	0x0800591b
 8004b6c:	0800593f 	.word	0x0800593f

08004b70 <_cleanup_r>:
 8004b70:	4901      	ldr	r1, [pc, #4]	; (8004b78 <_cleanup_r+0x8>)
 8004b72:	f000 b8af 	b.w	8004cd4 <_fwalk_reent>
 8004b76:	bf00      	nop
 8004b78:	08006791 	.word	0x08006791

08004b7c <__sfmoreglue>:
 8004b7c:	b570      	push	{r4, r5, r6, lr}
 8004b7e:	2268      	movs	r2, #104	; 0x68
 8004b80:	1e4d      	subs	r5, r1, #1
 8004b82:	4355      	muls	r5, r2
 8004b84:	460e      	mov	r6, r1
 8004b86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004b8a:	f000 f921 	bl	8004dd0 <_malloc_r>
 8004b8e:	4604      	mov	r4, r0
 8004b90:	b140      	cbz	r0, 8004ba4 <__sfmoreglue+0x28>
 8004b92:	2100      	movs	r1, #0
 8004b94:	e9c0 1600 	strd	r1, r6, [r0]
 8004b98:	300c      	adds	r0, #12
 8004b9a:	60a0      	str	r0, [r4, #8]
 8004b9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004ba0:	f000 f8ed 	bl	8004d7e <memset>
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	bd70      	pop	{r4, r5, r6, pc}

08004ba8 <__sfp_lock_acquire>:
 8004ba8:	4801      	ldr	r0, [pc, #4]	; (8004bb0 <__sfp_lock_acquire+0x8>)
 8004baa:	f000 b8d8 	b.w	8004d5e <__retarget_lock_acquire_recursive>
 8004bae:	bf00      	nop
 8004bb0:	200043bd 	.word	0x200043bd

08004bb4 <__sfp_lock_release>:
 8004bb4:	4801      	ldr	r0, [pc, #4]	; (8004bbc <__sfp_lock_release+0x8>)
 8004bb6:	f000 b8d3 	b.w	8004d60 <__retarget_lock_release_recursive>
 8004bba:	bf00      	nop
 8004bbc:	200043bd 	.word	0x200043bd

08004bc0 <__sinit_lock_acquire>:
 8004bc0:	4801      	ldr	r0, [pc, #4]	; (8004bc8 <__sinit_lock_acquire+0x8>)
 8004bc2:	f000 b8cc 	b.w	8004d5e <__retarget_lock_acquire_recursive>
 8004bc6:	bf00      	nop
 8004bc8:	200043be 	.word	0x200043be

08004bcc <__sinit_lock_release>:
 8004bcc:	4801      	ldr	r0, [pc, #4]	; (8004bd4 <__sinit_lock_release+0x8>)
 8004bce:	f000 b8c7 	b.w	8004d60 <__retarget_lock_release_recursive>
 8004bd2:	bf00      	nop
 8004bd4:	200043be 	.word	0x200043be

08004bd8 <__sinit>:
 8004bd8:	b510      	push	{r4, lr}
 8004bda:	4604      	mov	r4, r0
 8004bdc:	f7ff fff0 	bl	8004bc0 <__sinit_lock_acquire>
 8004be0:	69a3      	ldr	r3, [r4, #24]
 8004be2:	b11b      	cbz	r3, 8004bec <__sinit+0x14>
 8004be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004be8:	f7ff bff0 	b.w	8004bcc <__sinit_lock_release>
 8004bec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004bf0:	6523      	str	r3, [r4, #80]	; 0x50
 8004bf2:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <__sinit+0x68>)
 8004bf4:	4a13      	ldr	r2, [pc, #76]	; (8004c44 <__sinit+0x6c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004bfa:	42a3      	cmp	r3, r4
 8004bfc:	bf04      	itt	eq
 8004bfe:	2301      	moveq	r3, #1
 8004c00:	61a3      	streq	r3, [r4, #24]
 8004c02:	4620      	mov	r0, r4
 8004c04:	f000 f820 	bl	8004c48 <__sfp>
 8004c08:	6060      	str	r0, [r4, #4]
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	f000 f81c 	bl	8004c48 <__sfp>
 8004c10:	60a0      	str	r0, [r4, #8]
 8004c12:	4620      	mov	r0, r4
 8004c14:	f000 f818 	bl	8004c48 <__sfp>
 8004c18:	2200      	movs	r2, #0
 8004c1a:	60e0      	str	r0, [r4, #12]
 8004c1c:	2104      	movs	r1, #4
 8004c1e:	6860      	ldr	r0, [r4, #4]
 8004c20:	f7ff ff82 	bl	8004b28 <std>
 8004c24:	68a0      	ldr	r0, [r4, #8]
 8004c26:	2201      	movs	r2, #1
 8004c28:	2109      	movs	r1, #9
 8004c2a:	f7ff ff7d 	bl	8004b28 <std>
 8004c2e:	68e0      	ldr	r0, [r4, #12]
 8004c30:	2202      	movs	r2, #2
 8004c32:	2112      	movs	r1, #18
 8004c34:	f7ff ff78 	bl	8004b28 <std>
 8004c38:	2301      	movs	r3, #1
 8004c3a:	61a3      	str	r3, [r4, #24]
 8004c3c:	e7d2      	b.n	8004be4 <__sinit+0xc>
 8004c3e:	bf00      	nop
 8004c40:	08007b88 	.word	0x08007b88
 8004c44:	08004b71 	.word	0x08004b71

08004c48 <__sfp>:
 8004c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4a:	4607      	mov	r7, r0
 8004c4c:	f7ff ffac 	bl	8004ba8 <__sfp_lock_acquire>
 8004c50:	4b1e      	ldr	r3, [pc, #120]	; (8004ccc <__sfp+0x84>)
 8004c52:	681e      	ldr	r6, [r3, #0]
 8004c54:	69b3      	ldr	r3, [r6, #24]
 8004c56:	b913      	cbnz	r3, 8004c5e <__sfp+0x16>
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f7ff ffbd 	bl	8004bd8 <__sinit>
 8004c5e:	3648      	adds	r6, #72	; 0x48
 8004c60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	d503      	bpl.n	8004c70 <__sfp+0x28>
 8004c68:	6833      	ldr	r3, [r6, #0]
 8004c6a:	b30b      	cbz	r3, 8004cb0 <__sfp+0x68>
 8004c6c:	6836      	ldr	r6, [r6, #0]
 8004c6e:	e7f7      	b.n	8004c60 <__sfp+0x18>
 8004c70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004c74:	b9d5      	cbnz	r5, 8004cac <__sfp+0x64>
 8004c76:	4b16      	ldr	r3, [pc, #88]	; (8004cd0 <__sfp+0x88>)
 8004c78:	60e3      	str	r3, [r4, #12]
 8004c7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c7e:	6665      	str	r5, [r4, #100]	; 0x64
 8004c80:	f000 f86c 	bl	8004d5c <__retarget_lock_init_recursive>
 8004c84:	f7ff ff96 	bl	8004bb4 <__sfp_lock_release>
 8004c88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c90:	6025      	str	r5, [r4, #0]
 8004c92:	61a5      	str	r5, [r4, #24]
 8004c94:	2208      	movs	r2, #8
 8004c96:	4629      	mov	r1, r5
 8004c98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c9c:	f000 f86f 	bl	8004d7e <memset>
 8004ca0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ca4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ca8:	4620      	mov	r0, r4
 8004caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cac:	3468      	adds	r4, #104	; 0x68
 8004cae:	e7d9      	b.n	8004c64 <__sfp+0x1c>
 8004cb0:	2104      	movs	r1, #4
 8004cb2:	4638      	mov	r0, r7
 8004cb4:	f7ff ff62 	bl	8004b7c <__sfmoreglue>
 8004cb8:	4604      	mov	r4, r0
 8004cba:	6030      	str	r0, [r6, #0]
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	d1d5      	bne.n	8004c6c <__sfp+0x24>
 8004cc0:	f7ff ff78 	bl	8004bb4 <__sfp_lock_release>
 8004cc4:	230c      	movs	r3, #12
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	e7ee      	b.n	8004ca8 <__sfp+0x60>
 8004cca:	bf00      	nop
 8004ccc:	08007b88 	.word	0x08007b88
 8004cd0:	ffff0001 	.word	0xffff0001

08004cd4 <_fwalk_reent>:
 8004cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cd8:	4606      	mov	r6, r0
 8004cda:	4688      	mov	r8, r1
 8004cdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004ce0:	2700      	movs	r7, #0
 8004ce2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ce6:	f1b9 0901 	subs.w	r9, r9, #1
 8004cea:	d505      	bpl.n	8004cf8 <_fwalk_reent+0x24>
 8004cec:	6824      	ldr	r4, [r4, #0]
 8004cee:	2c00      	cmp	r4, #0
 8004cf0:	d1f7      	bne.n	8004ce2 <_fwalk_reent+0xe>
 8004cf2:	4638      	mov	r0, r7
 8004cf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cf8:	89ab      	ldrh	r3, [r5, #12]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d907      	bls.n	8004d0e <_fwalk_reent+0x3a>
 8004cfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d02:	3301      	adds	r3, #1
 8004d04:	d003      	beq.n	8004d0e <_fwalk_reent+0x3a>
 8004d06:	4629      	mov	r1, r5
 8004d08:	4630      	mov	r0, r6
 8004d0a:	47c0      	blx	r8
 8004d0c:	4307      	orrs	r7, r0
 8004d0e:	3568      	adds	r5, #104	; 0x68
 8004d10:	e7e9      	b.n	8004ce6 <_fwalk_reent+0x12>
	...

08004d14 <__libc_init_array>:
 8004d14:	b570      	push	{r4, r5, r6, lr}
 8004d16:	4d0d      	ldr	r5, [pc, #52]	; (8004d4c <__libc_init_array+0x38>)
 8004d18:	4c0d      	ldr	r4, [pc, #52]	; (8004d50 <__libc_init_array+0x3c>)
 8004d1a:	1b64      	subs	r4, r4, r5
 8004d1c:	10a4      	asrs	r4, r4, #2
 8004d1e:	2600      	movs	r6, #0
 8004d20:	42a6      	cmp	r6, r4
 8004d22:	d109      	bne.n	8004d38 <__libc_init_array+0x24>
 8004d24:	4d0b      	ldr	r5, [pc, #44]	; (8004d54 <__libc_init_array+0x40>)
 8004d26:	4c0c      	ldr	r4, [pc, #48]	; (8004d58 <__libc_init_array+0x44>)
 8004d28:	f002 fe78 	bl	8007a1c <_init>
 8004d2c:	1b64      	subs	r4, r4, r5
 8004d2e:	10a4      	asrs	r4, r4, #2
 8004d30:	2600      	movs	r6, #0
 8004d32:	42a6      	cmp	r6, r4
 8004d34:	d105      	bne.n	8004d42 <__libc_init_array+0x2e>
 8004d36:	bd70      	pop	{r4, r5, r6, pc}
 8004d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d3c:	4798      	blx	r3
 8004d3e:	3601      	adds	r6, #1
 8004d40:	e7ee      	b.n	8004d20 <__libc_init_array+0xc>
 8004d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d46:	4798      	blx	r3
 8004d48:	3601      	adds	r6, #1
 8004d4a:	e7f2      	b.n	8004d32 <__libc_init_array+0x1e>
 8004d4c:	08007f0c 	.word	0x08007f0c
 8004d50:	08007f0c 	.word	0x08007f0c
 8004d54:	08007f0c 	.word	0x08007f0c
 8004d58:	08007f10 	.word	0x08007f10

08004d5c <__retarget_lock_init_recursive>:
 8004d5c:	4770      	bx	lr

08004d5e <__retarget_lock_acquire_recursive>:
 8004d5e:	4770      	bx	lr

08004d60 <__retarget_lock_release_recursive>:
 8004d60:	4770      	bx	lr

08004d62 <memcpy>:
 8004d62:	440a      	add	r2, r1
 8004d64:	4291      	cmp	r1, r2
 8004d66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004d6a:	d100      	bne.n	8004d6e <memcpy+0xc>
 8004d6c:	4770      	bx	lr
 8004d6e:	b510      	push	{r4, lr}
 8004d70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d78:	4291      	cmp	r1, r2
 8004d7a:	d1f9      	bne.n	8004d70 <memcpy+0xe>
 8004d7c:	bd10      	pop	{r4, pc}

08004d7e <memset>:
 8004d7e:	4402      	add	r2, r0
 8004d80:	4603      	mov	r3, r0
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d100      	bne.n	8004d88 <memset+0xa>
 8004d86:	4770      	bx	lr
 8004d88:	f803 1b01 	strb.w	r1, [r3], #1
 8004d8c:	e7f9      	b.n	8004d82 <memset+0x4>
	...

08004d90 <sbrk_aligned>:
 8004d90:	b570      	push	{r4, r5, r6, lr}
 8004d92:	4e0e      	ldr	r6, [pc, #56]	; (8004dcc <sbrk_aligned+0x3c>)
 8004d94:	460c      	mov	r4, r1
 8004d96:	6831      	ldr	r1, [r6, #0]
 8004d98:	4605      	mov	r5, r0
 8004d9a:	b911      	cbnz	r1, 8004da2 <sbrk_aligned+0x12>
 8004d9c:	f000 fd60 	bl	8005860 <_sbrk_r>
 8004da0:	6030      	str	r0, [r6, #0]
 8004da2:	4621      	mov	r1, r4
 8004da4:	4628      	mov	r0, r5
 8004da6:	f000 fd5b 	bl	8005860 <_sbrk_r>
 8004daa:	1c43      	adds	r3, r0, #1
 8004dac:	d00a      	beq.n	8004dc4 <sbrk_aligned+0x34>
 8004dae:	1cc4      	adds	r4, r0, #3
 8004db0:	f024 0403 	bic.w	r4, r4, #3
 8004db4:	42a0      	cmp	r0, r4
 8004db6:	d007      	beq.n	8004dc8 <sbrk_aligned+0x38>
 8004db8:	1a21      	subs	r1, r4, r0
 8004dba:	4628      	mov	r0, r5
 8004dbc:	f000 fd50 	bl	8005860 <_sbrk_r>
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d101      	bne.n	8004dc8 <sbrk_aligned+0x38>
 8004dc4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004dc8:	4620      	mov	r0, r4
 8004dca:	bd70      	pop	{r4, r5, r6, pc}
 8004dcc:	200043c4 	.word	0x200043c4

08004dd0 <_malloc_r>:
 8004dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd4:	1ccd      	adds	r5, r1, #3
 8004dd6:	f025 0503 	bic.w	r5, r5, #3
 8004dda:	3508      	adds	r5, #8
 8004ddc:	2d0c      	cmp	r5, #12
 8004dde:	bf38      	it	cc
 8004de0:	250c      	movcc	r5, #12
 8004de2:	2d00      	cmp	r5, #0
 8004de4:	4607      	mov	r7, r0
 8004de6:	db01      	blt.n	8004dec <_malloc_r+0x1c>
 8004de8:	42a9      	cmp	r1, r5
 8004dea:	d905      	bls.n	8004df8 <_malloc_r+0x28>
 8004dec:	230c      	movs	r3, #12
 8004dee:	603b      	str	r3, [r7, #0]
 8004df0:	2600      	movs	r6, #0
 8004df2:	4630      	mov	r0, r6
 8004df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004df8:	4e2e      	ldr	r6, [pc, #184]	; (8004eb4 <_malloc_r+0xe4>)
 8004dfa:	f001 fd23 	bl	8006844 <__malloc_lock>
 8004dfe:	6833      	ldr	r3, [r6, #0]
 8004e00:	461c      	mov	r4, r3
 8004e02:	bb34      	cbnz	r4, 8004e52 <_malloc_r+0x82>
 8004e04:	4629      	mov	r1, r5
 8004e06:	4638      	mov	r0, r7
 8004e08:	f7ff ffc2 	bl	8004d90 <sbrk_aligned>
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	4604      	mov	r4, r0
 8004e10:	d14d      	bne.n	8004eae <_malloc_r+0xde>
 8004e12:	6834      	ldr	r4, [r6, #0]
 8004e14:	4626      	mov	r6, r4
 8004e16:	2e00      	cmp	r6, #0
 8004e18:	d140      	bne.n	8004e9c <_malloc_r+0xcc>
 8004e1a:	6823      	ldr	r3, [r4, #0]
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4638      	mov	r0, r7
 8004e20:	eb04 0803 	add.w	r8, r4, r3
 8004e24:	f000 fd1c 	bl	8005860 <_sbrk_r>
 8004e28:	4580      	cmp	r8, r0
 8004e2a:	d13a      	bne.n	8004ea2 <_malloc_r+0xd2>
 8004e2c:	6821      	ldr	r1, [r4, #0]
 8004e2e:	3503      	adds	r5, #3
 8004e30:	1a6d      	subs	r5, r5, r1
 8004e32:	f025 0503 	bic.w	r5, r5, #3
 8004e36:	3508      	adds	r5, #8
 8004e38:	2d0c      	cmp	r5, #12
 8004e3a:	bf38      	it	cc
 8004e3c:	250c      	movcc	r5, #12
 8004e3e:	4629      	mov	r1, r5
 8004e40:	4638      	mov	r0, r7
 8004e42:	f7ff ffa5 	bl	8004d90 <sbrk_aligned>
 8004e46:	3001      	adds	r0, #1
 8004e48:	d02b      	beq.n	8004ea2 <_malloc_r+0xd2>
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	442b      	add	r3, r5
 8004e4e:	6023      	str	r3, [r4, #0]
 8004e50:	e00e      	b.n	8004e70 <_malloc_r+0xa0>
 8004e52:	6822      	ldr	r2, [r4, #0]
 8004e54:	1b52      	subs	r2, r2, r5
 8004e56:	d41e      	bmi.n	8004e96 <_malloc_r+0xc6>
 8004e58:	2a0b      	cmp	r2, #11
 8004e5a:	d916      	bls.n	8004e8a <_malloc_r+0xba>
 8004e5c:	1961      	adds	r1, r4, r5
 8004e5e:	42a3      	cmp	r3, r4
 8004e60:	6025      	str	r5, [r4, #0]
 8004e62:	bf18      	it	ne
 8004e64:	6059      	strne	r1, [r3, #4]
 8004e66:	6863      	ldr	r3, [r4, #4]
 8004e68:	bf08      	it	eq
 8004e6a:	6031      	streq	r1, [r6, #0]
 8004e6c:	5162      	str	r2, [r4, r5]
 8004e6e:	604b      	str	r3, [r1, #4]
 8004e70:	4638      	mov	r0, r7
 8004e72:	f104 060b 	add.w	r6, r4, #11
 8004e76:	f001 fceb 	bl	8006850 <__malloc_unlock>
 8004e7a:	f026 0607 	bic.w	r6, r6, #7
 8004e7e:	1d23      	adds	r3, r4, #4
 8004e80:	1af2      	subs	r2, r6, r3
 8004e82:	d0b6      	beq.n	8004df2 <_malloc_r+0x22>
 8004e84:	1b9b      	subs	r3, r3, r6
 8004e86:	50a3      	str	r3, [r4, r2]
 8004e88:	e7b3      	b.n	8004df2 <_malloc_r+0x22>
 8004e8a:	6862      	ldr	r2, [r4, #4]
 8004e8c:	42a3      	cmp	r3, r4
 8004e8e:	bf0c      	ite	eq
 8004e90:	6032      	streq	r2, [r6, #0]
 8004e92:	605a      	strne	r2, [r3, #4]
 8004e94:	e7ec      	b.n	8004e70 <_malloc_r+0xa0>
 8004e96:	4623      	mov	r3, r4
 8004e98:	6864      	ldr	r4, [r4, #4]
 8004e9a:	e7b2      	b.n	8004e02 <_malloc_r+0x32>
 8004e9c:	4634      	mov	r4, r6
 8004e9e:	6876      	ldr	r6, [r6, #4]
 8004ea0:	e7b9      	b.n	8004e16 <_malloc_r+0x46>
 8004ea2:	230c      	movs	r3, #12
 8004ea4:	603b      	str	r3, [r7, #0]
 8004ea6:	4638      	mov	r0, r7
 8004ea8:	f001 fcd2 	bl	8006850 <__malloc_unlock>
 8004eac:	e7a1      	b.n	8004df2 <_malloc_r+0x22>
 8004eae:	6025      	str	r5, [r4, #0]
 8004eb0:	e7de      	b.n	8004e70 <_malloc_r+0xa0>
 8004eb2:	bf00      	nop
 8004eb4:	200043c0 	.word	0x200043c0

08004eb8 <__cvt>:
 8004eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	ec55 4b10 	vmov	r4, r5, d0
 8004ec0:	2d00      	cmp	r5, #0
 8004ec2:	460e      	mov	r6, r1
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	bfbb      	ittet	lt
 8004eca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ece:	461d      	movlt	r5, r3
 8004ed0:	2300      	movge	r3, #0
 8004ed2:	232d      	movlt	r3, #45	; 0x2d
 8004ed4:	700b      	strb	r3, [r1, #0]
 8004ed6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ed8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004edc:	4691      	mov	r9, r2
 8004ede:	f023 0820 	bic.w	r8, r3, #32
 8004ee2:	bfbc      	itt	lt
 8004ee4:	4622      	movlt	r2, r4
 8004ee6:	4614      	movlt	r4, r2
 8004ee8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004eec:	d005      	beq.n	8004efa <__cvt+0x42>
 8004eee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ef2:	d100      	bne.n	8004ef6 <__cvt+0x3e>
 8004ef4:	3601      	adds	r6, #1
 8004ef6:	2102      	movs	r1, #2
 8004ef8:	e000      	b.n	8004efc <__cvt+0x44>
 8004efa:	2103      	movs	r1, #3
 8004efc:	ab03      	add	r3, sp, #12
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	ab02      	add	r3, sp, #8
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	ec45 4b10 	vmov	d0, r4, r5
 8004f08:	4653      	mov	r3, sl
 8004f0a:	4632      	mov	r2, r6
 8004f0c:	f000 fdcc 	bl	8005aa8 <_dtoa_r>
 8004f10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f14:	4607      	mov	r7, r0
 8004f16:	d102      	bne.n	8004f1e <__cvt+0x66>
 8004f18:	f019 0f01 	tst.w	r9, #1
 8004f1c:	d022      	beq.n	8004f64 <__cvt+0xac>
 8004f1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f22:	eb07 0906 	add.w	r9, r7, r6
 8004f26:	d110      	bne.n	8004f4a <__cvt+0x92>
 8004f28:	783b      	ldrb	r3, [r7, #0]
 8004f2a:	2b30      	cmp	r3, #48	; 0x30
 8004f2c:	d10a      	bne.n	8004f44 <__cvt+0x8c>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2300      	movs	r3, #0
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb fdcf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f3a:	b918      	cbnz	r0, 8004f44 <__cvt+0x8c>
 8004f3c:	f1c6 0601 	rsb	r6, r6, #1
 8004f40:	f8ca 6000 	str.w	r6, [sl]
 8004f44:	f8da 3000 	ldr.w	r3, [sl]
 8004f48:	4499      	add	r9, r3
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	4620      	mov	r0, r4
 8004f50:	4629      	mov	r1, r5
 8004f52:	f7fb fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f56:	b108      	cbz	r0, 8004f5c <__cvt+0xa4>
 8004f58:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f5c:	2230      	movs	r2, #48	; 0x30
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	454b      	cmp	r3, r9
 8004f62:	d307      	bcc.n	8004f74 <__cvt+0xbc>
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f68:	1bdb      	subs	r3, r3, r7
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	b004      	add	sp, #16
 8004f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f74:	1c59      	adds	r1, r3, #1
 8004f76:	9103      	str	r1, [sp, #12]
 8004f78:	701a      	strb	r2, [r3, #0]
 8004f7a:	e7f0      	b.n	8004f5e <__cvt+0xa6>

08004f7c <__exponent>:
 8004f7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2900      	cmp	r1, #0
 8004f82:	bfb8      	it	lt
 8004f84:	4249      	neglt	r1, r1
 8004f86:	f803 2b02 	strb.w	r2, [r3], #2
 8004f8a:	bfb4      	ite	lt
 8004f8c:	222d      	movlt	r2, #45	; 0x2d
 8004f8e:	222b      	movge	r2, #43	; 0x2b
 8004f90:	2909      	cmp	r1, #9
 8004f92:	7042      	strb	r2, [r0, #1]
 8004f94:	dd2a      	ble.n	8004fec <__exponent+0x70>
 8004f96:	f10d 0407 	add.w	r4, sp, #7
 8004f9a:	46a4      	mov	ip, r4
 8004f9c:	270a      	movs	r7, #10
 8004f9e:	46a6      	mov	lr, r4
 8004fa0:	460a      	mov	r2, r1
 8004fa2:	fb91 f6f7 	sdiv	r6, r1, r7
 8004fa6:	fb07 1516 	mls	r5, r7, r6, r1
 8004faa:	3530      	adds	r5, #48	; 0x30
 8004fac:	2a63      	cmp	r2, #99	; 0x63
 8004fae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004fb2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	dcf1      	bgt.n	8004f9e <__exponent+0x22>
 8004fba:	3130      	adds	r1, #48	; 0x30
 8004fbc:	f1ae 0502 	sub.w	r5, lr, #2
 8004fc0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004fc4:	1c44      	adds	r4, r0, #1
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	4561      	cmp	r1, ip
 8004fca:	d30a      	bcc.n	8004fe2 <__exponent+0x66>
 8004fcc:	f10d 0209 	add.w	r2, sp, #9
 8004fd0:	eba2 020e 	sub.w	r2, r2, lr
 8004fd4:	4565      	cmp	r5, ip
 8004fd6:	bf88      	it	hi
 8004fd8:	2200      	movhi	r2, #0
 8004fda:	4413      	add	r3, r2
 8004fdc:	1a18      	subs	r0, r3, r0
 8004fde:	b003      	add	sp, #12
 8004fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fe6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004fea:	e7ed      	b.n	8004fc8 <__exponent+0x4c>
 8004fec:	2330      	movs	r3, #48	; 0x30
 8004fee:	3130      	adds	r1, #48	; 0x30
 8004ff0:	7083      	strb	r3, [r0, #2]
 8004ff2:	70c1      	strb	r1, [r0, #3]
 8004ff4:	1d03      	adds	r3, r0, #4
 8004ff6:	e7f1      	b.n	8004fdc <__exponent+0x60>

08004ff8 <_printf_float>:
 8004ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ffc:	ed2d 8b02 	vpush	{d8}
 8005000:	b08d      	sub	sp, #52	; 0x34
 8005002:	460c      	mov	r4, r1
 8005004:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005008:	4616      	mov	r6, r2
 800500a:	461f      	mov	r7, r3
 800500c:	4605      	mov	r5, r0
 800500e:	f001 fbfb 	bl	8006808 <_localeconv_r>
 8005012:	f8d0 a000 	ldr.w	sl, [r0]
 8005016:	4650      	mov	r0, sl
 8005018:	f7fb f8e2 	bl	80001e0 <strlen>
 800501c:	2300      	movs	r3, #0
 800501e:	930a      	str	r3, [sp, #40]	; 0x28
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	9305      	str	r3, [sp, #20]
 8005024:	f8d8 3000 	ldr.w	r3, [r8]
 8005028:	f894 b018 	ldrb.w	fp, [r4, #24]
 800502c:	3307      	adds	r3, #7
 800502e:	f023 0307 	bic.w	r3, r3, #7
 8005032:	f103 0208 	add.w	r2, r3, #8
 8005036:	f8c8 2000 	str.w	r2, [r8]
 800503a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005042:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005046:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800504a:	9307      	str	r3, [sp, #28]
 800504c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005050:	ee08 0a10 	vmov	s16, r0
 8005054:	4b9f      	ldr	r3, [pc, #636]	; (80052d4 <_printf_float+0x2dc>)
 8005056:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800505a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800505e:	f7fb fd6d 	bl	8000b3c <__aeabi_dcmpun>
 8005062:	bb88      	cbnz	r0, 80050c8 <_printf_float+0xd0>
 8005064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005068:	4b9a      	ldr	r3, [pc, #616]	; (80052d4 <_printf_float+0x2dc>)
 800506a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800506e:	f7fb fd47 	bl	8000b00 <__aeabi_dcmple>
 8005072:	bb48      	cbnz	r0, 80050c8 <_printf_float+0xd0>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4640      	mov	r0, r8
 800507a:	4649      	mov	r1, r9
 800507c:	f7fb fd36 	bl	8000aec <__aeabi_dcmplt>
 8005080:	b110      	cbz	r0, 8005088 <_printf_float+0x90>
 8005082:	232d      	movs	r3, #45	; 0x2d
 8005084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005088:	4b93      	ldr	r3, [pc, #588]	; (80052d8 <_printf_float+0x2e0>)
 800508a:	4894      	ldr	r0, [pc, #592]	; (80052dc <_printf_float+0x2e4>)
 800508c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005090:	bf94      	ite	ls
 8005092:	4698      	movls	r8, r3
 8005094:	4680      	movhi	r8, r0
 8005096:	2303      	movs	r3, #3
 8005098:	6123      	str	r3, [r4, #16]
 800509a:	9b05      	ldr	r3, [sp, #20]
 800509c:	f023 0204 	bic.w	r2, r3, #4
 80050a0:	6022      	str	r2, [r4, #0]
 80050a2:	f04f 0900 	mov.w	r9, #0
 80050a6:	9700      	str	r7, [sp, #0]
 80050a8:	4633      	mov	r3, r6
 80050aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80050ac:	4621      	mov	r1, r4
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 f9d8 	bl	8005464 <_printf_common>
 80050b4:	3001      	adds	r0, #1
 80050b6:	f040 8090 	bne.w	80051da <_printf_float+0x1e2>
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050be:	b00d      	add	sp, #52	; 0x34
 80050c0:	ecbd 8b02 	vpop	{d8}
 80050c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	4640      	mov	r0, r8
 80050ce:	4649      	mov	r1, r9
 80050d0:	f7fb fd34 	bl	8000b3c <__aeabi_dcmpun>
 80050d4:	b140      	cbz	r0, 80050e8 <_printf_float+0xf0>
 80050d6:	464b      	mov	r3, r9
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bfbc      	itt	lt
 80050dc:	232d      	movlt	r3, #45	; 0x2d
 80050de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050e2:	487f      	ldr	r0, [pc, #508]	; (80052e0 <_printf_float+0x2e8>)
 80050e4:	4b7f      	ldr	r3, [pc, #508]	; (80052e4 <_printf_float+0x2ec>)
 80050e6:	e7d1      	b.n	800508c <_printf_float+0x94>
 80050e8:	6863      	ldr	r3, [r4, #4]
 80050ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050ee:	9206      	str	r2, [sp, #24]
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	d13f      	bne.n	8005174 <_printf_float+0x17c>
 80050f4:	2306      	movs	r3, #6
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	9b05      	ldr	r3, [sp, #20]
 80050fa:	6861      	ldr	r1, [r4, #4]
 80050fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005100:	2300      	movs	r3, #0
 8005102:	9303      	str	r3, [sp, #12]
 8005104:	ab0a      	add	r3, sp, #40	; 0x28
 8005106:	e9cd b301 	strd	fp, r3, [sp, #4]
 800510a:	ab09      	add	r3, sp, #36	; 0x24
 800510c:	ec49 8b10 	vmov	d0, r8, r9
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	6022      	str	r2, [r4, #0]
 8005114:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005118:	4628      	mov	r0, r5
 800511a:	f7ff fecd 	bl	8004eb8 <__cvt>
 800511e:	9b06      	ldr	r3, [sp, #24]
 8005120:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005122:	2b47      	cmp	r3, #71	; 0x47
 8005124:	4680      	mov	r8, r0
 8005126:	d108      	bne.n	800513a <_printf_float+0x142>
 8005128:	1cc8      	adds	r0, r1, #3
 800512a:	db02      	blt.n	8005132 <_printf_float+0x13a>
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	4299      	cmp	r1, r3
 8005130:	dd41      	ble.n	80051b6 <_printf_float+0x1be>
 8005132:	f1ab 0b02 	sub.w	fp, fp, #2
 8005136:	fa5f fb8b 	uxtb.w	fp, fp
 800513a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800513e:	d820      	bhi.n	8005182 <_printf_float+0x18a>
 8005140:	3901      	subs	r1, #1
 8005142:	465a      	mov	r2, fp
 8005144:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005148:	9109      	str	r1, [sp, #36]	; 0x24
 800514a:	f7ff ff17 	bl	8004f7c <__exponent>
 800514e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005150:	1813      	adds	r3, r2, r0
 8005152:	2a01      	cmp	r2, #1
 8005154:	4681      	mov	r9, r0
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	dc02      	bgt.n	8005160 <_printf_float+0x168>
 800515a:	6822      	ldr	r2, [r4, #0]
 800515c:	07d2      	lsls	r2, r2, #31
 800515e:	d501      	bpl.n	8005164 <_printf_float+0x16c>
 8005160:	3301      	adds	r3, #1
 8005162:	6123      	str	r3, [r4, #16]
 8005164:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005168:	2b00      	cmp	r3, #0
 800516a:	d09c      	beq.n	80050a6 <_printf_float+0xae>
 800516c:	232d      	movs	r3, #45	; 0x2d
 800516e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005172:	e798      	b.n	80050a6 <_printf_float+0xae>
 8005174:	9a06      	ldr	r2, [sp, #24]
 8005176:	2a47      	cmp	r2, #71	; 0x47
 8005178:	d1be      	bne.n	80050f8 <_printf_float+0x100>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1bc      	bne.n	80050f8 <_printf_float+0x100>
 800517e:	2301      	movs	r3, #1
 8005180:	e7b9      	b.n	80050f6 <_printf_float+0xfe>
 8005182:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005186:	d118      	bne.n	80051ba <_printf_float+0x1c2>
 8005188:	2900      	cmp	r1, #0
 800518a:	6863      	ldr	r3, [r4, #4]
 800518c:	dd0b      	ble.n	80051a6 <_printf_float+0x1ae>
 800518e:	6121      	str	r1, [r4, #16]
 8005190:	b913      	cbnz	r3, 8005198 <_printf_float+0x1a0>
 8005192:	6822      	ldr	r2, [r4, #0]
 8005194:	07d0      	lsls	r0, r2, #31
 8005196:	d502      	bpl.n	800519e <_printf_float+0x1a6>
 8005198:	3301      	adds	r3, #1
 800519a:	440b      	add	r3, r1
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	65a1      	str	r1, [r4, #88]	; 0x58
 80051a0:	f04f 0900 	mov.w	r9, #0
 80051a4:	e7de      	b.n	8005164 <_printf_float+0x16c>
 80051a6:	b913      	cbnz	r3, 80051ae <_printf_float+0x1b6>
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	07d2      	lsls	r2, r2, #31
 80051ac:	d501      	bpl.n	80051b2 <_printf_float+0x1ba>
 80051ae:	3302      	adds	r3, #2
 80051b0:	e7f4      	b.n	800519c <_printf_float+0x1a4>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e7f2      	b.n	800519c <_printf_float+0x1a4>
 80051b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80051ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051bc:	4299      	cmp	r1, r3
 80051be:	db05      	blt.n	80051cc <_printf_float+0x1d4>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	6121      	str	r1, [r4, #16]
 80051c4:	07d8      	lsls	r0, r3, #31
 80051c6:	d5ea      	bpl.n	800519e <_printf_float+0x1a6>
 80051c8:	1c4b      	adds	r3, r1, #1
 80051ca:	e7e7      	b.n	800519c <_printf_float+0x1a4>
 80051cc:	2900      	cmp	r1, #0
 80051ce:	bfd4      	ite	le
 80051d0:	f1c1 0202 	rsble	r2, r1, #2
 80051d4:	2201      	movgt	r2, #1
 80051d6:	4413      	add	r3, r2
 80051d8:	e7e0      	b.n	800519c <_printf_float+0x1a4>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	055a      	lsls	r2, r3, #21
 80051de:	d407      	bmi.n	80051f0 <_printf_float+0x1f8>
 80051e0:	6923      	ldr	r3, [r4, #16]
 80051e2:	4642      	mov	r2, r8
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	d12c      	bne.n	8005248 <_printf_float+0x250>
 80051ee:	e764      	b.n	80050ba <_printf_float+0xc2>
 80051f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051f4:	f240 80e0 	bls.w	80053b8 <_printf_float+0x3c0>
 80051f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051fc:	2200      	movs	r2, #0
 80051fe:	2300      	movs	r3, #0
 8005200:	f7fb fc6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005204:	2800      	cmp	r0, #0
 8005206:	d034      	beq.n	8005272 <_printf_float+0x27a>
 8005208:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <_printf_float+0x2f0>)
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af51 	beq.w	80050ba <_printf_float+0xc2>
 8005218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800521c:	429a      	cmp	r2, r3
 800521e:	db02      	blt.n	8005226 <_printf_float+0x22e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d8      	lsls	r0, r3, #31
 8005224:	d510      	bpl.n	8005248 <_printf_float+0x250>
 8005226:	ee18 3a10 	vmov	r3, s16
 800522a:	4652      	mov	r2, sl
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af41 	beq.w	80050ba <_printf_float+0xc2>
 8005238:	f04f 0800 	mov.w	r8, #0
 800523c:	f104 091a 	add.w	r9, r4, #26
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	3b01      	subs	r3, #1
 8005244:	4543      	cmp	r3, r8
 8005246:	dc09      	bgt.n	800525c <_printf_float+0x264>
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	079b      	lsls	r3, r3, #30
 800524c:	f100 8105 	bmi.w	800545a <_printf_float+0x462>
 8005250:	68e0      	ldr	r0, [r4, #12]
 8005252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005254:	4298      	cmp	r0, r3
 8005256:	bfb8      	it	lt
 8005258:	4618      	movlt	r0, r3
 800525a:	e730      	b.n	80050be <_printf_float+0xc6>
 800525c:	2301      	movs	r3, #1
 800525e:	464a      	mov	r2, r9
 8005260:	4631      	mov	r1, r6
 8005262:	4628      	mov	r0, r5
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f af27 	beq.w	80050ba <_printf_float+0xc2>
 800526c:	f108 0801 	add.w	r8, r8, #1
 8005270:	e7e6      	b.n	8005240 <_printf_float+0x248>
 8005272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	dc39      	bgt.n	80052ec <_printf_float+0x2f4>
 8005278:	4a1b      	ldr	r2, [pc, #108]	; (80052e8 <_printf_float+0x2f0>)
 800527a:	2301      	movs	r3, #1
 800527c:	4631      	mov	r1, r6
 800527e:	4628      	mov	r0, r5
 8005280:	47b8      	blx	r7
 8005282:	3001      	adds	r0, #1
 8005284:	f43f af19 	beq.w	80050ba <_printf_float+0xc2>
 8005288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800528c:	4313      	orrs	r3, r2
 800528e:	d102      	bne.n	8005296 <_printf_float+0x29e>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	07d9      	lsls	r1, r3, #31
 8005294:	d5d8      	bpl.n	8005248 <_printf_float+0x250>
 8005296:	ee18 3a10 	vmov	r3, s16
 800529a:	4652      	mov	r2, sl
 800529c:	4631      	mov	r1, r6
 800529e:	4628      	mov	r0, r5
 80052a0:	47b8      	blx	r7
 80052a2:	3001      	adds	r0, #1
 80052a4:	f43f af09 	beq.w	80050ba <_printf_float+0xc2>
 80052a8:	f04f 0900 	mov.w	r9, #0
 80052ac:	f104 0a1a 	add.w	sl, r4, #26
 80052b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b2:	425b      	negs	r3, r3
 80052b4:	454b      	cmp	r3, r9
 80052b6:	dc01      	bgt.n	80052bc <_printf_float+0x2c4>
 80052b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ba:	e792      	b.n	80051e2 <_printf_float+0x1ea>
 80052bc:	2301      	movs	r3, #1
 80052be:	4652      	mov	r2, sl
 80052c0:	4631      	mov	r1, r6
 80052c2:	4628      	mov	r0, r5
 80052c4:	47b8      	blx	r7
 80052c6:	3001      	adds	r0, #1
 80052c8:	f43f aef7 	beq.w	80050ba <_printf_float+0xc2>
 80052cc:	f109 0901 	add.w	r9, r9, #1
 80052d0:	e7ee      	b.n	80052b0 <_printf_float+0x2b8>
 80052d2:	bf00      	nop
 80052d4:	7fefffff 	.word	0x7fefffff
 80052d8:	08007b8c 	.word	0x08007b8c
 80052dc:	08007b90 	.word	0x08007b90
 80052e0:	08007b98 	.word	0x08007b98
 80052e4:	08007b94 	.word	0x08007b94
 80052e8:	08007b9c 	.word	0x08007b9c
 80052ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052f0:	429a      	cmp	r2, r3
 80052f2:	bfa8      	it	ge
 80052f4:	461a      	movge	r2, r3
 80052f6:	2a00      	cmp	r2, #0
 80052f8:	4691      	mov	r9, r2
 80052fa:	dc37      	bgt.n	800536c <_printf_float+0x374>
 80052fc:	f04f 0b00 	mov.w	fp, #0
 8005300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005304:	f104 021a 	add.w	r2, r4, #26
 8005308:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800530a:	9305      	str	r3, [sp, #20]
 800530c:	eba3 0309 	sub.w	r3, r3, r9
 8005310:	455b      	cmp	r3, fp
 8005312:	dc33      	bgt.n	800537c <_printf_float+0x384>
 8005314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005318:	429a      	cmp	r2, r3
 800531a:	db3b      	blt.n	8005394 <_printf_float+0x39c>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	07da      	lsls	r2, r3, #31
 8005320:	d438      	bmi.n	8005394 <_printf_float+0x39c>
 8005322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005324:	9a05      	ldr	r2, [sp, #20]
 8005326:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005328:	1a9a      	subs	r2, r3, r2
 800532a:	eba3 0901 	sub.w	r9, r3, r1
 800532e:	4591      	cmp	r9, r2
 8005330:	bfa8      	it	ge
 8005332:	4691      	movge	r9, r2
 8005334:	f1b9 0f00 	cmp.w	r9, #0
 8005338:	dc35      	bgt.n	80053a6 <_printf_float+0x3ae>
 800533a:	f04f 0800 	mov.w	r8, #0
 800533e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005342:	f104 0a1a 	add.w	sl, r4, #26
 8005346:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800534a:	1a9b      	subs	r3, r3, r2
 800534c:	eba3 0309 	sub.w	r3, r3, r9
 8005350:	4543      	cmp	r3, r8
 8005352:	f77f af79 	ble.w	8005248 <_printf_float+0x250>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	f43f aeaa 	beq.w	80050ba <_printf_float+0xc2>
 8005366:	f108 0801 	add.w	r8, r8, #1
 800536a:	e7ec      	b.n	8005346 <_printf_float+0x34e>
 800536c:	4613      	mov	r3, r2
 800536e:	4631      	mov	r1, r6
 8005370:	4642      	mov	r2, r8
 8005372:	4628      	mov	r0, r5
 8005374:	47b8      	blx	r7
 8005376:	3001      	adds	r0, #1
 8005378:	d1c0      	bne.n	80052fc <_printf_float+0x304>
 800537a:	e69e      	b.n	80050ba <_printf_float+0xc2>
 800537c:	2301      	movs	r3, #1
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	9205      	str	r2, [sp, #20]
 8005384:	47b8      	blx	r7
 8005386:	3001      	adds	r0, #1
 8005388:	f43f ae97 	beq.w	80050ba <_printf_float+0xc2>
 800538c:	9a05      	ldr	r2, [sp, #20]
 800538e:	f10b 0b01 	add.w	fp, fp, #1
 8005392:	e7b9      	b.n	8005308 <_printf_float+0x310>
 8005394:	ee18 3a10 	vmov	r3, s16
 8005398:	4652      	mov	r2, sl
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1be      	bne.n	8005322 <_printf_float+0x32a>
 80053a4:	e689      	b.n	80050ba <_printf_float+0xc2>
 80053a6:	9a05      	ldr	r2, [sp, #20]
 80053a8:	464b      	mov	r3, r9
 80053aa:	4442      	add	r2, r8
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	d1c1      	bne.n	800533a <_printf_float+0x342>
 80053b6:	e680      	b.n	80050ba <_printf_float+0xc2>
 80053b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ba:	2a01      	cmp	r2, #1
 80053bc:	dc01      	bgt.n	80053c2 <_printf_float+0x3ca>
 80053be:	07db      	lsls	r3, r3, #31
 80053c0:	d538      	bpl.n	8005434 <_printf_float+0x43c>
 80053c2:	2301      	movs	r3, #1
 80053c4:	4642      	mov	r2, r8
 80053c6:	4631      	mov	r1, r6
 80053c8:	4628      	mov	r0, r5
 80053ca:	47b8      	blx	r7
 80053cc:	3001      	adds	r0, #1
 80053ce:	f43f ae74 	beq.w	80050ba <_printf_float+0xc2>
 80053d2:	ee18 3a10 	vmov	r3, s16
 80053d6:	4652      	mov	r2, sl
 80053d8:	4631      	mov	r1, r6
 80053da:	4628      	mov	r0, r5
 80053dc:	47b8      	blx	r7
 80053de:	3001      	adds	r0, #1
 80053e0:	f43f ae6b 	beq.w	80050ba <_printf_float+0xc2>
 80053e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	f7fb fb74 	bl	8000ad8 <__aeabi_dcmpeq>
 80053f0:	b9d8      	cbnz	r0, 800542a <_printf_float+0x432>
 80053f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f4:	f108 0201 	add.w	r2, r8, #1
 80053f8:	3b01      	subs	r3, #1
 80053fa:	4631      	mov	r1, r6
 80053fc:	4628      	mov	r0, r5
 80053fe:	47b8      	blx	r7
 8005400:	3001      	adds	r0, #1
 8005402:	d10e      	bne.n	8005422 <_printf_float+0x42a>
 8005404:	e659      	b.n	80050ba <_printf_float+0xc2>
 8005406:	2301      	movs	r3, #1
 8005408:	4652      	mov	r2, sl
 800540a:	4631      	mov	r1, r6
 800540c:	4628      	mov	r0, r5
 800540e:	47b8      	blx	r7
 8005410:	3001      	adds	r0, #1
 8005412:	f43f ae52 	beq.w	80050ba <_printf_float+0xc2>
 8005416:	f108 0801 	add.w	r8, r8, #1
 800541a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541c:	3b01      	subs	r3, #1
 800541e:	4543      	cmp	r3, r8
 8005420:	dcf1      	bgt.n	8005406 <_printf_float+0x40e>
 8005422:	464b      	mov	r3, r9
 8005424:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005428:	e6dc      	b.n	80051e4 <_printf_float+0x1ec>
 800542a:	f04f 0800 	mov.w	r8, #0
 800542e:	f104 0a1a 	add.w	sl, r4, #26
 8005432:	e7f2      	b.n	800541a <_printf_float+0x422>
 8005434:	2301      	movs	r3, #1
 8005436:	4642      	mov	r2, r8
 8005438:	e7df      	b.n	80053fa <_printf_float+0x402>
 800543a:	2301      	movs	r3, #1
 800543c:	464a      	mov	r2, r9
 800543e:	4631      	mov	r1, r6
 8005440:	4628      	mov	r0, r5
 8005442:	47b8      	blx	r7
 8005444:	3001      	adds	r0, #1
 8005446:	f43f ae38 	beq.w	80050ba <_printf_float+0xc2>
 800544a:	f108 0801 	add.w	r8, r8, #1
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005452:	1a5b      	subs	r3, r3, r1
 8005454:	4543      	cmp	r3, r8
 8005456:	dcf0      	bgt.n	800543a <_printf_float+0x442>
 8005458:	e6fa      	b.n	8005250 <_printf_float+0x258>
 800545a:	f04f 0800 	mov.w	r8, #0
 800545e:	f104 0919 	add.w	r9, r4, #25
 8005462:	e7f4      	b.n	800544e <_printf_float+0x456>

08005464 <_printf_common>:
 8005464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005468:	4616      	mov	r6, r2
 800546a:	4699      	mov	r9, r3
 800546c:	688a      	ldr	r2, [r1, #8]
 800546e:	690b      	ldr	r3, [r1, #16]
 8005470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005474:	4293      	cmp	r3, r2
 8005476:	bfb8      	it	lt
 8005478:	4613      	movlt	r3, r2
 800547a:	6033      	str	r3, [r6, #0]
 800547c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005480:	4607      	mov	r7, r0
 8005482:	460c      	mov	r4, r1
 8005484:	b10a      	cbz	r2, 800548a <_printf_common+0x26>
 8005486:	3301      	adds	r3, #1
 8005488:	6033      	str	r3, [r6, #0]
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	0699      	lsls	r1, r3, #26
 800548e:	bf42      	ittt	mi
 8005490:	6833      	ldrmi	r3, [r6, #0]
 8005492:	3302      	addmi	r3, #2
 8005494:	6033      	strmi	r3, [r6, #0]
 8005496:	6825      	ldr	r5, [r4, #0]
 8005498:	f015 0506 	ands.w	r5, r5, #6
 800549c:	d106      	bne.n	80054ac <_printf_common+0x48>
 800549e:	f104 0a19 	add.w	sl, r4, #25
 80054a2:	68e3      	ldr	r3, [r4, #12]
 80054a4:	6832      	ldr	r2, [r6, #0]
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	42ab      	cmp	r3, r5
 80054aa:	dc26      	bgt.n	80054fa <_printf_common+0x96>
 80054ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054b0:	1e13      	subs	r3, r2, #0
 80054b2:	6822      	ldr	r2, [r4, #0]
 80054b4:	bf18      	it	ne
 80054b6:	2301      	movne	r3, #1
 80054b8:	0692      	lsls	r2, r2, #26
 80054ba:	d42b      	bmi.n	8005514 <_printf_common+0xb0>
 80054bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054c0:	4649      	mov	r1, r9
 80054c2:	4638      	mov	r0, r7
 80054c4:	47c0      	blx	r8
 80054c6:	3001      	adds	r0, #1
 80054c8:	d01e      	beq.n	8005508 <_printf_common+0xa4>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	68e5      	ldr	r5, [r4, #12]
 80054ce:	6832      	ldr	r2, [r6, #0]
 80054d0:	f003 0306 	and.w	r3, r3, #6
 80054d4:	2b04      	cmp	r3, #4
 80054d6:	bf08      	it	eq
 80054d8:	1aad      	subeq	r5, r5, r2
 80054da:	68a3      	ldr	r3, [r4, #8]
 80054dc:	6922      	ldr	r2, [r4, #16]
 80054de:	bf0c      	ite	eq
 80054e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e4:	2500      	movne	r5, #0
 80054e6:	4293      	cmp	r3, r2
 80054e8:	bfc4      	itt	gt
 80054ea:	1a9b      	subgt	r3, r3, r2
 80054ec:	18ed      	addgt	r5, r5, r3
 80054ee:	2600      	movs	r6, #0
 80054f0:	341a      	adds	r4, #26
 80054f2:	42b5      	cmp	r5, r6
 80054f4:	d11a      	bne.n	800552c <_printf_common+0xc8>
 80054f6:	2000      	movs	r0, #0
 80054f8:	e008      	b.n	800550c <_printf_common+0xa8>
 80054fa:	2301      	movs	r3, #1
 80054fc:	4652      	mov	r2, sl
 80054fe:	4649      	mov	r1, r9
 8005500:	4638      	mov	r0, r7
 8005502:	47c0      	blx	r8
 8005504:	3001      	adds	r0, #1
 8005506:	d103      	bne.n	8005510 <_printf_common+0xac>
 8005508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800550c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005510:	3501      	adds	r5, #1
 8005512:	e7c6      	b.n	80054a2 <_printf_common+0x3e>
 8005514:	18e1      	adds	r1, r4, r3
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	2030      	movs	r0, #48	; 0x30
 800551a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800551e:	4422      	add	r2, r4
 8005520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005528:	3302      	adds	r3, #2
 800552a:	e7c7      	b.n	80054bc <_printf_common+0x58>
 800552c:	2301      	movs	r3, #1
 800552e:	4622      	mov	r2, r4
 8005530:	4649      	mov	r1, r9
 8005532:	4638      	mov	r0, r7
 8005534:	47c0      	blx	r8
 8005536:	3001      	adds	r0, #1
 8005538:	d0e6      	beq.n	8005508 <_printf_common+0xa4>
 800553a:	3601      	adds	r6, #1
 800553c:	e7d9      	b.n	80054f2 <_printf_common+0x8e>
	...

08005540 <_printf_i>:
 8005540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005544:	7e0f      	ldrb	r7, [r1, #24]
 8005546:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005548:	2f78      	cmp	r7, #120	; 0x78
 800554a:	4691      	mov	r9, r2
 800554c:	4680      	mov	r8, r0
 800554e:	460c      	mov	r4, r1
 8005550:	469a      	mov	sl, r3
 8005552:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005556:	d807      	bhi.n	8005568 <_printf_i+0x28>
 8005558:	2f62      	cmp	r7, #98	; 0x62
 800555a:	d80a      	bhi.n	8005572 <_printf_i+0x32>
 800555c:	2f00      	cmp	r7, #0
 800555e:	f000 80d8 	beq.w	8005712 <_printf_i+0x1d2>
 8005562:	2f58      	cmp	r7, #88	; 0x58
 8005564:	f000 80a3 	beq.w	80056ae <_printf_i+0x16e>
 8005568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800556c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005570:	e03a      	b.n	80055e8 <_printf_i+0xa8>
 8005572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005576:	2b15      	cmp	r3, #21
 8005578:	d8f6      	bhi.n	8005568 <_printf_i+0x28>
 800557a:	a101      	add	r1, pc, #4	; (adr r1, 8005580 <_printf_i+0x40>)
 800557c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005580:	080055d9 	.word	0x080055d9
 8005584:	080055ed 	.word	0x080055ed
 8005588:	08005569 	.word	0x08005569
 800558c:	08005569 	.word	0x08005569
 8005590:	08005569 	.word	0x08005569
 8005594:	08005569 	.word	0x08005569
 8005598:	080055ed 	.word	0x080055ed
 800559c:	08005569 	.word	0x08005569
 80055a0:	08005569 	.word	0x08005569
 80055a4:	08005569 	.word	0x08005569
 80055a8:	08005569 	.word	0x08005569
 80055ac:	080056f9 	.word	0x080056f9
 80055b0:	0800561d 	.word	0x0800561d
 80055b4:	080056db 	.word	0x080056db
 80055b8:	08005569 	.word	0x08005569
 80055bc:	08005569 	.word	0x08005569
 80055c0:	0800571b 	.word	0x0800571b
 80055c4:	08005569 	.word	0x08005569
 80055c8:	0800561d 	.word	0x0800561d
 80055cc:	08005569 	.word	0x08005569
 80055d0:	08005569 	.word	0x08005569
 80055d4:	080056e3 	.word	0x080056e3
 80055d8:	682b      	ldr	r3, [r5, #0]
 80055da:	1d1a      	adds	r2, r3, #4
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	602a      	str	r2, [r5, #0]
 80055e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e8:	2301      	movs	r3, #1
 80055ea:	e0a3      	b.n	8005734 <_printf_i+0x1f4>
 80055ec:	6820      	ldr	r0, [r4, #0]
 80055ee:	6829      	ldr	r1, [r5, #0]
 80055f0:	0606      	lsls	r6, r0, #24
 80055f2:	f101 0304 	add.w	r3, r1, #4
 80055f6:	d50a      	bpl.n	800560e <_printf_i+0xce>
 80055f8:	680e      	ldr	r6, [r1, #0]
 80055fa:	602b      	str	r3, [r5, #0]
 80055fc:	2e00      	cmp	r6, #0
 80055fe:	da03      	bge.n	8005608 <_printf_i+0xc8>
 8005600:	232d      	movs	r3, #45	; 0x2d
 8005602:	4276      	negs	r6, r6
 8005604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005608:	485e      	ldr	r0, [pc, #376]	; (8005784 <_printf_i+0x244>)
 800560a:	230a      	movs	r3, #10
 800560c:	e019      	b.n	8005642 <_printf_i+0x102>
 800560e:	680e      	ldr	r6, [r1, #0]
 8005610:	602b      	str	r3, [r5, #0]
 8005612:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005616:	bf18      	it	ne
 8005618:	b236      	sxthne	r6, r6
 800561a:	e7ef      	b.n	80055fc <_printf_i+0xbc>
 800561c:	682b      	ldr	r3, [r5, #0]
 800561e:	6820      	ldr	r0, [r4, #0]
 8005620:	1d19      	adds	r1, r3, #4
 8005622:	6029      	str	r1, [r5, #0]
 8005624:	0601      	lsls	r1, r0, #24
 8005626:	d501      	bpl.n	800562c <_printf_i+0xec>
 8005628:	681e      	ldr	r6, [r3, #0]
 800562a:	e002      	b.n	8005632 <_printf_i+0xf2>
 800562c:	0646      	lsls	r6, r0, #25
 800562e:	d5fb      	bpl.n	8005628 <_printf_i+0xe8>
 8005630:	881e      	ldrh	r6, [r3, #0]
 8005632:	4854      	ldr	r0, [pc, #336]	; (8005784 <_printf_i+0x244>)
 8005634:	2f6f      	cmp	r7, #111	; 0x6f
 8005636:	bf0c      	ite	eq
 8005638:	2308      	moveq	r3, #8
 800563a:	230a      	movne	r3, #10
 800563c:	2100      	movs	r1, #0
 800563e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005642:	6865      	ldr	r5, [r4, #4]
 8005644:	60a5      	str	r5, [r4, #8]
 8005646:	2d00      	cmp	r5, #0
 8005648:	bfa2      	ittt	ge
 800564a:	6821      	ldrge	r1, [r4, #0]
 800564c:	f021 0104 	bicge.w	r1, r1, #4
 8005650:	6021      	strge	r1, [r4, #0]
 8005652:	b90e      	cbnz	r6, 8005658 <_printf_i+0x118>
 8005654:	2d00      	cmp	r5, #0
 8005656:	d04d      	beq.n	80056f4 <_printf_i+0x1b4>
 8005658:	4615      	mov	r5, r2
 800565a:	fbb6 f1f3 	udiv	r1, r6, r3
 800565e:	fb03 6711 	mls	r7, r3, r1, r6
 8005662:	5dc7      	ldrb	r7, [r0, r7]
 8005664:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005668:	4637      	mov	r7, r6
 800566a:	42bb      	cmp	r3, r7
 800566c:	460e      	mov	r6, r1
 800566e:	d9f4      	bls.n	800565a <_printf_i+0x11a>
 8005670:	2b08      	cmp	r3, #8
 8005672:	d10b      	bne.n	800568c <_printf_i+0x14c>
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	07de      	lsls	r6, r3, #31
 8005678:	d508      	bpl.n	800568c <_printf_i+0x14c>
 800567a:	6923      	ldr	r3, [r4, #16]
 800567c:	6861      	ldr	r1, [r4, #4]
 800567e:	4299      	cmp	r1, r3
 8005680:	bfde      	ittt	le
 8005682:	2330      	movle	r3, #48	; 0x30
 8005684:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005688:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800568c:	1b52      	subs	r2, r2, r5
 800568e:	6122      	str	r2, [r4, #16]
 8005690:	f8cd a000 	str.w	sl, [sp]
 8005694:	464b      	mov	r3, r9
 8005696:	aa03      	add	r2, sp, #12
 8005698:	4621      	mov	r1, r4
 800569a:	4640      	mov	r0, r8
 800569c:	f7ff fee2 	bl	8005464 <_printf_common>
 80056a0:	3001      	adds	r0, #1
 80056a2:	d14c      	bne.n	800573e <_printf_i+0x1fe>
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80056a8:	b004      	add	sp, #16
 80056aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ae:	4835      	ldr	r0, [pc, #212]	; (8005784 <_printf_i+0x244>)
 80056b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056b4:	6829      	ldr	r1, [r5, #0]
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80056bc:	6029      	str	r1, [r5, #0]
 80056be:	061d      	lsls	r5, r3, #24
 80056c0:	d514      	bpl.n	80056ec <_printf_i+0x1ac>
 80056c2:	07df      	lsls	r7, r3, #31
 80056c4:	bf44      	itt	mi
 80056c6:	f043 0320 	orrmi.w	r3, r3, #32
 80056ca:	6023      	strmi	r3, [r4, #0]
 80056cc:	b91e      	cbnz	r6, 80056d6 <_printf_i+0x196>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	f023 0320 	bic.w	r3, r3, #32
 80056d4:	6023      	str	r3, [r4, #0]
 80056d6:	2310      	movs	r3, #16
 80056d8:	e7b0      	b.n	800563c <_printf_i+0xfc>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	f043 0320 	orr.w	r3, r3, #32
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	2378      	movs	r3, #120	; 0x78
 80056e4:	4828      	ldr	r0, [pc, #160]	; (8005788 <_printf_i+0x248>)
 80056e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056ea:	e7e3      	b.n	80056b4 <_printf_i+0x174>
 80056ec:	0659      	lsls	r1, r3, #25
 80056ee:	bf48      	it	mi
 80056f0:	b2b6      	uxthmi	r6, r6
 80056f2:	e7e6      	b.n	80056c2 <_printf_i+0x182>
 80056f4:	4615      	mov	r5, r2
 80056f6:	e7bb      	b.n	8005670 <_printf_i+0x130>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	6826      	ldr	r6, [r4, #0]
 80056fc:	6961      	ldr	r1, [r4, #20]
 80056fe:	1d18      	adds	r0, r3, #4
 8005700:	6028      	str	r0, [r5, #0]
 8005702:	0635      	lsls	r5, r6, #24
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	d501      	bpl.n	800570c <_printf_i+0x1cc>
 8005708:	6019      	str	r1, [r3, #0]
 800570a:	e002      	b.n	8005712 <_printf_i+0x1d2>
 800570c:	0670      	lsls	r0, r6, #25
 800570e:	d5fb      	bpl.n	8005708 <_printf_i+0x1c8>
 8005710:	8019      	strh	r1, [r3, #0]
 8005712:	2300      	movs	r3, #0
 8005714:	6123      	str	r3, [r4, #16]
 8005716:	4615      	mov	r5, r2
 8005718:	e7ba      	b.n	8005690 <_printf_i+0x150>
 800571a:	682b      	ldr	r3, [r5, #0]
 800571c:	1d1a      	adds	r2, r3, #4
 800571e:	602a      	str	r2, [r5, #0]
 8005720:	681d      	ldr	r5, [r3, #0]
 8005722:	6862      	ldr	r2, [r4, #4]
 8005724:	2100      	movs	r1, #0
 8005726:	4628      	mov	r0, r5
 8005728:	f7fa fd62 	bl	80001f0 <memchr>
 800572c:	b108      	cbz	r0, 8005732 <_printf_i+0x1f2>
 800572e:	1b40      	subs	r0, r0, r5
 8005730:	6060      	str	r0, [r4, #4]
 8005732:	6863      	ldr	r3, [r4, #4]
 8005734:	6123      	str	r3, [r4, #16]
 8005736:	2300      	movs	r3, #0
 8005738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800573c:	e7a8      	b.n	8005690 <_printf_i+0x150>
 800573e:	6923      	ldr	r3, [r4, #16]
 8005740:	462a      	mov	r2, r5
 8005742:	4649      	mov	r1, r9
 8005744:	4640      	mov	r0, r8
 8005746:	47d0      	blx	sl
 8005748:	3001      	adds	r0, #1
 800574a:	d0ab      	beq.n	80056a4 <_printf_i+0x164>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	079b      	lsls	r3, r3, #30
 8005750:	d413      	bmi.n	800577a <_printf_i+0x23a>
 8005752:	68e0      	ldr	r0, [r4, #12]
 8005754:	9b03      	ldr	r3, [sp, #12]
 8005756:	4298      	cmp	r0, r3
 8005758:	bfb8      	it	lt
 800575a:	4618      	movlt	r0, r3
 800575c:	e7a4      	b.n	80056a8 <_printf_i+0x168>
 800575e:	2301      	movs	r3, #1
 8005760:	4632      	mov	r2, r6
 8005762:	4649      	mov	r1, r9
 8005764:	4640      	mov	r0, r8
 8005766:	47d0      	blx	sl
 8005768:	3001      	adds	r0, #1
 800576a:	d09b      	beq.n	80056a4 <_printf_i+0x164>
 800576c:	3501      	adds	r5, #1
 800576e:	68e3      	ldr	r3, [r4, #12]
 8005770:	9903      	ldr	r1, [sp, #12]
 8005772:	1a5b      	subs	r3, r3, r1
 8005774:	42ab      	cmp	r3, r5
 8005776:	dcf2      	bgt.n	800575e <_printf_i+0x21e>
 8005778:	e7eb      	b.n	8005752 <_printf_i+0x212>
 800577a:	2500      	movs	r5, #0
 800577c:	f104 0619 	add.w	r6, r4, #25
 8005780:	e7f5      	b.n	800576e <_printf_i+0x22e>
 8005782:	bf00      	nop
 8005784:	08007b9e 	.word	0x08007b9e
 8005788:	08007baf 	.word	0x08007baf

0800578c <cleanup_glue>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	460c      	mov	r4, r1
 8005790:	6809      	ldr	r1, [r1, #0]
 8005792:	4605      	mov	r5, r0
 8005794:	b109      	cbz	r1, 800579a <cleanup_glue+0xe>
 8005796:	f7ff fff9 	bl	800578c <cleanup_glue>
 800579a:	4621      	mov	r1, r4
 800579c:	4628      	mov	r0, r5
 800579e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057a2:	f001 bbf5 	b.w	8006f90 <_free_r>
	...

080057a8 <_reclaim_reent>:
 80057a8:	4b2c      	ldr	r3, [pc, #176]	; (800585c <_reclaim_reent+0xb4>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4283      	cmp	r3, r0
 80057ae:	b570      	push	{r4, r5, r6, lr}
 80057b0:	4604      	mov	r4, r0
 80057b2:	d051      	beq.n	8005858 <_reclaim_reent+0xb0>
 80057b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80057b6:	b143      	cbz	r3, 80057ca <_reclaim_reent+0x22>
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d14a      	bne.n	8005854 <_reclaim_reent+0xac>
 80057be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057c0:	6819      	ldr	r1, [r3, #0]
 80057c2:	b111      	cbz	r1, 80057ca <_reclaim_reent+0x22>
 80057c4:	4620      	mov	r0, r4
 80057c6:	f001 fbe3 	bl	8006f90 <_free_r>
 80057ca:	6961      	ldr	r1, [r4, #20]
 80057cc:	b111      	cbz	r1, 80057d4 <_reclaim_reent+0x2c>
 80057ce:	4620      	mov	r0, r4
 80057d0:	f001 fbde 	bl	8006f90 <_free_r>
 80057d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057d6:	b111      	cbz	r1, 80057de <_reclaim_reent+0x36>
 80057d8:	4620      	mov	r0, r4
 80057da:	f001 fbd9 	bl	8006f90 <_free_r>
 80057de:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057e0:	b111      	cbz	r1, 80057e8 <_reclaim_reent+0x40>
 80057e2:	4620      	mov	r0, r4
 80057e4:	f001 fbd4 	bl	8006f90 <_free_r>
 80057e8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80057ea:	b111      	cbz	r1, 80057f2 <_reclaim_reent+0x4a>
 80057ec:	4620      	mov	r0, r4
 80057ee:	f001 fbcf 	bl	8006f90 <_free_r>
 80057f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80057f4:	b111      	cbz	r1, 80057fc <_reclaim_reent+0x54>
 80057f6:	4620      	mov	r0, r4
 80057f8:	f001 fbca 	bl	8006f90 <_free_r>
 80057fc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80057fe:	b111      	cbz	r1, 8005806 <_reclaim_reent+0x5e>
 8005800:	4620      	mov	r0, r4
 8005802:	f001 fbc5 	bl	8006f90 <_free_r>
 8005806:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005808:	b111      	cbz	r1, 8005810 <_reclaim_reent+0x68>
 800580a:	4620      	mov	r0, r4
 800580c:	f001 fbc0 	bl	8006f90 <_free_r>
 8005810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005812:	b111      	cbz	r1, 800581a <_reclaim_reent+0x72>
 8005814:	4620      	mov	r0, r4
 8005816:	f001 fbbb 	bl	8006f90 <_free_r>
 800581a:	69a3      	ldr	r3, [r4, #24]
 800581c:	b1e3      	cbz	r3, 8005858 <_reclaim_reent+0xb0>
 800581e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005820:	4620      	mov	r0, r4
 8005822:	4798      	blx	r3
 8005824:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005826:	b1b9      	cbz	r1, 8005858 <_reclaim_reent+0xb0>
 8005828:	4620      	mov	r0, r4
 800582a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800582e:	f7ff bfad 	b.w	800578c <cleanup_glue>
 8005832:	5949      	ldr	r1, [r1, r5]
 8005834:	b941      	cbnz	r1, 8005848 <_reclaim_reent+0xa0>
 8005836:	3504      	adds	r5, #4
 8005838:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800583a:	2d80      	cmp	r5, #128	; 0x80
 800583c:	68d9      	ldr	r1, [r3, #12]
 800583e:	d1f8      	bne.n	8005832 <_reclaim_reent+0x8a>
 8005840:	4620      	mov	r0, r4
 8005842:	f001 fba5 	bl	8006f90 <_free_r>
 8005846:	e7ba      	b.n	80057be <_reclaim_reent+0x16>
 8005848:	680e      	ldr	r6, [r1, #0]
 800584a:	4620      	mov	r0, r4
 800584c:	f001 fba0 	bl	8006f90 <_free_r>
 8005850:	4631      	mov	r1, r6
 8005852:	e7ef      	b.n	8005834 <_reclaim_reent+0x8c>
 8005854:	2500      	movs	r5, #0
 8005856:	e7ef      	b.n	8005838 <_reclaim_reent+0x90>
 8005858:	bd70      	pop	{r4, r5, r6, pc}
 800585a:	bf00      	nop
 800585c:	20000010 	.word	0x20000010

08005860 <_sbrk_r>:
 8005860:	b538      	push	{r3, r4, r5, lr}
 8005862:	4d06      	ldr	r5, [pc, #24]	; (800587c <_sbrk_r+0x1c>)
 8005864:	2300      	movs	r3, #0
 8005866:	4604      	mov	r4, r0
 8005868:	4608      	mov	r0, r1
 800586a:	602b      	str	r3, [r5, #0]
 800586c:	f7fb ff80 	bl	8001770 <_sbrk>
 8005870:	1c43      	adds	r3, r0, #1
 8005872:	d102      	bne.n	800587a <_sbrk_r+0x1a>
 8005874:	682b      	ldr	r3, [r5, #0]
 8005876:	b103      	cbz	r3, 800587a <_sbrk_r+0x1a>
 8005878:	6023      	str	r3, [r4, #0]
 800587a:	bd38      	pop	{r3, r4, r5, pc}
 800587c:	200043c8 	.word	0x200043c8

08005880 <siprintf>:
 8005880:	b40e      	push	{r1, r2, r3}
 8005882:	b500      	push	{lr}
 8005884:	b09c      	sub	sp, #112	; 0x70
 8005886:	ab1d      	add	r3, sp, #116	; 0x74
 8005888:	9002      	str	r0, [sp, #8]
 800588a:	9006      	str	r0, [sp, #24]
 800588c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005890:	4809      	ldr	r0, [pc, #36]	; (80058b8 <siprintf+0x38>)
 8005892:	9107      	str	r1, [sp, #28]
 8005894:	9104      	str	r1, [sp, #16]
 8005896:	4909      	ldr	r1, [pc, #36]	; (80058bc <siprintf+0x3c>)
 8005898:	f853 2b04 	ldr.w	r2, [r3], #4
 800589c:	9105      	str	r1, [sp, #20]
 800589e:	6800      	ldr	r0, [r0, #0]
 80058a0:	9301      	str	r3, [sp, #4]
 80058a2:	a902      	add	r1, sp, #8
 80058a4:	f001 fc1c 	bl	80070e0 <_svfiprintf_r>
 80058a8:	9b02      	ldr	r3, [sp, #8]
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
 80058ae:	b01c      	add	sp, #112	; 0x70
 80058b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058b4:	b003      	add	sp, #12
 80058b6:	4770      	bx	lr
 80058b8:	20000010 	.word	0x20000010
 80058bc:	ffff0208 	.word	0xffff0208

080058c0 <__sread>:
 80058c0:	b510      	push	{r4, lr}
 80058c2:	460c      	mov	r4, r1
 80058c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058c8:	f001 fd0a 	bl	80072e0 <_read_r>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	bfab      	itete	ge
 80058d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058d2:	89a3      	ldrhlt	r3, [r4, #12]
 80058d4:	181b      	addge	r3, r3, r0
 80058d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058da:	bfac      	ite	ge
 80058dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80058de:	81a3      	strhlt	r3, [r4, #12]
 80058e0:	bd10      	pop	{r4, pc}

080058e2 <__swrite>:
 80058e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e6:	461f      	mov	r7, r3
 80058e8:	898b      	ldrh	r3, [r1, #12]
 80058ea:	05db      	lsls	r3, r3, #23
 80058ec:	4605      	mov	r5, r0
 80058ee:	460c      	mov	r4, r1
 80058f0:	4616      	mov	r6, r2
 80058f2:	d505      	bpl.n	8005900 <__swrite+0x1e>
 80058f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f8:	2302      	movs	r3, #2
 80058fa:	2200      	movs	r2, #0
 80058fc:	f000 ff88 	bl	8006810 <_lseek_r>
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800590a:	81a3      	strh	r3, [r4, #12]
 800590c:	4632      	mov	r2, r6
 800590e:	463b      	mov	r3, r7
 8005910:	4628      	mov	r0, r5
 8005912:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005916:	f000 b817 	b.w	8005948 <_write_r>

0800591a <__sseek>:
 800591a:	b510      	push	{r4, lr}
 800591c:	460c      	mov	r4, r1
 800591e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005922:	f000 ff75 	bl	8006810 <_lseek_r>
 8005926:	1c43      	adds	r3, r0, #1
 8005928:	89a3      	ldrh	r3, [r4, #12]
 800592a:	bf15      	itete	ne
 800592c:	6560      	strne	r0, [r4, #84]	; 0x54
 800592e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005932:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005936:	81a3      	strheq	r3, [r4, #12]
 8005938:	bf18      	it	ne
 800593a:	81a3      	strhne	r3, [r4, #12]
 800593c:	bd10      	pop	{r4, pc}

0800593e <__sclose>:
 800593e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005942:	f000 b813 	b.w	800596c <_close_r>
	...

08005948 <_write_r>:
 8005948:	b538      	push	{r3, r4, r5, lr}
 800594a:	4d07      	ldr	r5, [pc, #28]	; (8005968 <_write_r+0x20>)
 800594c:	4604      	mov	r4, r0
 800594e:	4608      	mov	r0, r1
 8005950:	4611      	mov	r1, r2
 8005952:	2200      	movs	r2, #0
 8005954:	602a      	str	r2, [r5, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	f7fb feb9 	bl	80016ce <_write>
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d102      	bne.n	8005966 <_write_r+0x1e>
 8005960:	682b      	ldr	r3, [r5, #0]
 8005962:	b103      	cbz	r3, 8005966 <_write_r+0x1e>
 8005964:	6023      	str	r3, [r4, #0]
 8005966:	bd38      	pop	{r3, r4, r5, pc}
 8005968:	200043c8 	.word	0x200043c8

0800596c <_close_r>:
 800596c:	b538      	push	{r3, r4, r5, lr}
 800596e:	4d06      	ldr	r5, [pc, #24]	; (8005988 <_close_r+0x1c>)
 8005970:	2300      	movs	r3, #0
 8005972:	4604      	mov	r4, r0
 8005974:	4608      	mov	r0, r1
 8005976:	602b      	str	r3, [r5, #0]
 8005978:	f7fb fec5 	bl	8001706 <_close>
 800597c:	1c43      	adds	r3, r0, #1
 800597e:	d102      	bne.n	8005986 <_close_r+0x1a>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	b103      	cbz	r3, 8005986 <_close_r+0x1a>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd38      	pop	{r3, r4, r5, pc}
 8005988:	200043c8 	.word	0x200043c8

0800598c <quorem>:
 800598c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005990:	6903      	ldr	r3, [r0, #16]
 8005992:	690c      	ldr	r4, [r1, #16]
 8005994:	42a3      	cmp	r3, r4
 8005996:	4607      	mov	r7, r0
 8005998:	f2c0 8081 	blt.w	8005a9e <quorem+0x112>
 800599c:	3c01      	subs	r4, #1
 800599e:	f101 0814 	add.w	r8, r1, #20
 80059a2:	f100 0514 	add.w	r5, r0, #20
 80059a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059aa:	9301      	str	r3, [sp, #4]
 80059ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059b4:	3301      	adds	r3, #1
 80059b6:	429a      	cmp	r2, r3
 80059b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80059c4:	d331      	bcc.n	8005a2a <quorem+0x9e>
 80059c6:	f04f 0e00 	mov.w	lr, #0
 80059ca:	4640      	mov	r0, r8
 80059cc:	46ac      	mov	ip, r5
 80059ce:	46f2      	mov	sl, lr
 80059d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80059d4:	b293      	uxth	r3, r2
 80059d6:	fb06 e303 	mla	r3, r6, r3, lr
 80059da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059de:	b29b      	uxth	r3, r3
 80059e0:	ebaa 0303 	sub.w	r3, sl, r3
 80059e4:	f8dc a000 	ldr.w	sl, [ip]
 80059e8:	0c12      	lsrs	r2, r2, #16
 80059ea:	fa13 f38a 	uxtah	r3, r3, sl
 80059ee:	fb06 e202 	mla	r2, r6, r2, lr
 80059f2:	9300      	str	r3, [sp, #0]
 80059f4:	9b00      	ldr	r3, [sp, #0]
 80059f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059fa:	b292      	uxth	r2, r2
 80059fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a04:	f8bd 3000 	ldrh.w	r3, [sp]
 8005a08:	4581      	cmp	r9, r0
 8005a0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a0e:	f84c 3b04 	str.w	r3, [ip], #4
 8005a12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a16:	d2db      	bcs.n	80059d0 <quorem+0x44>
 8005a18:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a1c:	b92b      	cbnz	r3, 8005a2a <quorem+0x9e>
 8005a1e:	9b01      	ldr	r3, [sp, #4]
 8005a20:	3b04      	subs	r3, #4
 8005a22:	429d      	cmp	r5, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	d32e      	bcc.n	8005a86 <quorem+0xfa>
 8005a28:	613c      	str	r4, [r7, #16]
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	f001 f998 	bl	8006d60 <__mcmp>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	db24      	blt.n	8005a7e <quorem+0xf2>
 8005a34:	3601      	adds	r6, #1
 8005a36:	4628      	mov	r0, r5
 8005a38:	f04f 0c00 	mov.w	ip, #0
 8005a3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a40:	f8d0 e000 	ldr.w	lr, [r0]
 8005a44:	b293      	uxth	r3, r2
 8005a46:	ebac 0303 	sub.w	r3, ip, r3
 8005a4a:	0c12      	lsrs	r2, r2, #16
 8005a4c:	fa13 f38e 	uxtah	r3, r3, lr
 8005a50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a5e:	45c1      	cmp	r9, r8
 8005a60:	f840 3b04 	str.w	r3, [r0], #4
 8005a64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a68:	d2e8      	bcs.n	8005a3c <quorem+0xb0>
 8005a6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a72:	b922      	cbnz	r2, 8005a7e <quorem+0xf2>
 8005a74:	3b04      	subs	r3, #4
 8005a76:	429d      	cmp	r5, r3
 8005a78:	461a      	mov	r2, r3
 8005a7a:	d30a      	bcc.n	8005a92 <quorem+0x106>
 8005a7c:	613c      	str	r4, [r7, #16]
 8005a7e:	4630      	mov	r0, r6
 8005a80:	b003      	add	sp, #12
 8005a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	3b04      	subs	r3, #4
 8005a8a:	2a00      	cmp	r2, #0
 8005a8c:	d1cc      	bne.n	8005a28 <quorem+0x9c>
 8005a8e:	3c01      	subs	r4, #1
 8005a90:	e7c7      	b.n	8005a22 <quorem+0x96>
 8005a92:	6812      	ldr	r2, [r2, #0]
 8005a94:	3b04      	subs	r3, #4
 8005a96:	2a00      	cmp	r2, #0
 8005a98:	d1f0      	bne.n	8005a7c <quorem+0xf0>
 8005a9a:	3c01      	subs	r4, #1
 8005a9c:	e7eb      	b.n	8005a76 <quorem+0xea>
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	e7ee      	b.n	8005a80 <quorem+0xf4>
 8005aa2:	0000      	movs	r0, r0
 8005aa4:	0000      	movs	r0, r0
	...

08005aa8 <_dtoa_r>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	ed2d 8b04 	vpush	{d8-d9}
 8005ab0:	ec57 6b10 	vmov	r6, r7, d0
 8005ab4:	b093      	sub	sp, #76	; 0x4c
 8005ab6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ab8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005abc:	9106      	str	r1, [sp, #24]
 8005abe:	ee10 aa10 	vmov	sl, s0
 8005ac2:	4604      	mov	r4, r0
 8005ac4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ac6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ac8:	46bb      	mov	fp, r7
 8005aca:	b975      	cbnz	r5, 8005aea <_dtoa_r+0x42>
 8005acc:	2010      	movs	r0, #16
 8005ace:	f000 feb1 	bl	8006834 <malloc>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	6260      	str	r0, [r4, #36]	; 0x24
 8005ad6:	b920      	cbnz	r0, 8005ae2 <_dtoa_r+0x3a>
 8005ad8:	4ba7      	ldr	r3, [pc, #668]	; (8005d78 <_dtoa_r+0x2d0>)
 8005ada:	21ea      	movs	r1, #234	; 0xea
 8005adc:	48a7      	ldr	r0, [pc, #668]	; (8005d7c <_dtoa_r+0x2d4>)
 8005ade:	f001 fc11 	bl	8007304 <__assert_func>
 8005ae2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ae6:	6005      	str	r5, [r0, #0]
 8005ae8:	60c5      	str	r5, [r0, #12]
 8005aea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aec:	6819      	ldr	r1, [r3, #0]
 8005aee:	b151      	cbz	r1, 8005b06 <_dtoa_r+0x5e>
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	604a      	str	r2, [r1, #4]
 8005af4:	2301      	movs	r3, #1
 8005af6:	4093      	lsls	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
 8005afa:	4620      	mov	r0, r4
 8005afc:	f000 feee 	bl	80068dc <_Bfree>
 8005b00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	1e3b      	subs	r3, r7, #0
 8005b08:	bfaa      	itet	ge
 8005b0a:	2300      	movge	r3, #0
 8005b0c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005b10:	f8c8 3000 	strge.w	r3, [r8]
 8005b14:	4b9a      	ldr	r3, [pc, #616]	; (8005d80 <_dtoa_r+0x2d8>)
 8005b16:	bfbc      	itt	lt
 8005b18:	2201      	movlt	r2, #1
 8005b1a:	f8c8 2000 	strlt.w	r2, [r8]
 8005b1e:	ea33 030b 	bics.w	r3, r3, fp
 8005b22:	d11b      	bne.n	8005b5c <_dtoa_r+0xb4>
 8005b24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b26:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b2a:	6013      	str	r3, [r2, #0]
 8005b2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b30:	4333      	orrs	r3, r6
 8005b32:	f000 8592 	beq.w	800665a <_dtoa_r+0xbb2>
 8005b36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b38:	b963      	cbnz	r3, 8005b54 <_dtoa_r+0xac>
 8005b3a:	4b92      	ldr	r3, [pc, #584]	; (8005d84 <_dtoa_r+0x2dc>)
 8005b3c:	e022      	b.n	8005b84 <_dtoa_r+0xdc>
 8005b3e:	4b92      	ldr	r3, [pc, #584]	; (8005d88 <_dtoa_r+0x2e0>)
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	3308      	adds	r3, #8
 8005b44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b46:	6013      	str	r3, [r2, #0]
 8005b48:	9801      	ldr	r0, [sp, #4]
 8005b4a:	b013      	add	sp, #76	; 0x4c
 8005b4c:	ecbd 8b04 	vpop	{d8-d9}
 8005b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b54:	4b8b      	ldr	r3, [pc, #556]	; (8005d84 <_dtoa_r+0x2dc>)
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	3303      	adds	r3, #3
 8005b5a:	e7f3      	b.n	8005b44 <_dtoa_r+0x9c>
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	2300      	movs	r3, #0
 8005b60:	4650      	mov	r0, sl
 8005b62:	4659      	mov	r1, fp
 8005b64:	f7fa ffb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b68:	ec4b ab19 	vmov	d9, sl, fp
 8005b6c:	4680      	mov	r8, r0
 8005b6e:	b158      	cbz	r0, 8005b88 <_dtoa_r+0xe0>
 8005b70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b72:	2301      	movs	r3, #1
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 856b 	beq.w	8006654 <_dtoa_r+0xbac>
 8005b7e:	4883      	ldr	r0, [pc, #524]	; (8005d8c <_dtoa_r+0x2e4>)
 8005b80:	6018      	str	r0, [r3, #0]
 8005b82:	1e43      	subs	r3, r0, #1
 8005b84:	9301      	str	r3, [sp, #4]
 8005b86:	e7df      	b.n	8005b48 <_dtoa_r+0xa0>
 8005b88:	ec4b ab10 	vmov	d0, sl, fp
 8005b8c:	aa10      	add	r2, sp, #64	; 0x40
 8005b8e:	a911      	add	r1, sp, #68	; 0x44
 8005b90:	4620      	mov	r0, r4
 8005b92:	f001 f98b 	bl	8006eac <__d2b>
 8005b96:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005b9a:	ee08 0a10 	vmov	s16, r0
 8005b9e:	2d00      	cmp	r5, #0
 8005ba0:	f000 8084 	beq.w	8005cac <_dtoa_r+0x204>
 8005ba4:	ee19 3a90 	vmov	r3, s19
 8005ba8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005bb0:	4656      	mov	r6, sl
 8005bb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005bb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005bba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005bbe:	4b74      	ldr	r3, [pc, #464]	; (8005d90 <_dtoa_r+0x2e8>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	4639      	mov	r1, r7
 8005bc6:	f7fa fb67 	bl	8000298 <__aeabi_dsub>
 8005bca:	a365      	add	r3, pc, #404	; (adr r3, 8005d60 <_dtoa_r+0x2b8>)
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f7fa fd1a 	bl	8000608 <__aeabi_dmul>
 8005bd4:	a364      	add	r3, pc, #400	; (adr r3, 8005d68 <_dtoa_r+0x2c0>)
 8005bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bda:	f7fa fb5f 	bl	800029c <__adddf3>
 8005bde:	4606      	mov	r6, r0
 8005be0:	4628      	mov	r0, r5
 8005be2:	460f      	mov	r7, r1
 8005be4:	f7fa fca6 	bl	8000534 <__aeabi_i2d>
 8005be8:	a361      	add	r3, pc, #388	; (adr r3, 8005d70 <_dtoa_r+0x2c8>)
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f7fa fd0b 	bl	8000608 <__aeabi_dmul>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa fb4f 	bl	800029c <__adddf3>
 8005bfe:	4606      	mov	r6, r0
 8005c00:	460f      	mov	r7, r1
 8005c02:	f7fa ffb1 	bl	8000b68 <__aeabi_d2iz>
 8005c06:	2200      	movs	r2, #0
 8005c08:	9000      	str	r0, [sp, #0]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	4630      	mov	r0, r6
 8005c0e:	4639      	mov	r1, r7
 8005c10:	f7fa ff6c 	bl	8000aec <__aeabi_dcmplt>
 8005c14:	b150      	cbz	r0, 8005c2c <_dtoa_r+0x184>
 8005c16:	9800      	ldr	r0, [sp, #0]
 8005c18:	f7fa fc8c 	bl	8000534 <__aeabi_i2d>
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	463b      	mov	r3, r7
 8005c20:	f7fa ff5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c24:	b910      	cbnz	r0, 8005c2c <_dtoa_r+0x184>
 8005c26:	9b00      	ldr	r3, [sp, #0]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	9b00      	ldr	r3, [sp, #0]
 8005c2e:	2b16      	cmp	r3, #22
 8005c30:	d85a      	bhi.n	8005ce8 <_dtoa_r+0x240>
 8005c32:	9a00      	ldr	r2, [sp, #0]
 8005c34:	4b57      	ldr	r3, [pc, #348]	; (8005d94 <_dtoa_r+0x2ec>)
 8005c36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3e:	ec51 0b19 	vmov	r0, r1, d9
 8005c42:	f7fa ff53 	bl	8000aec <__aeabi_dcmplt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d050      	beq.n	8005cec <_dtoa_r+0x244>
 8005c4a:	9b00      	ldr	r3, [sp, #0]
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	2300      	movs	r3, #0
 8005c52:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c56:	1b5d      	subs	r5, r3, r5
 8005c58:	1e6b      	subs	r3, r5, #1
 8005c5a:	9305      	str	r3, [sp, #20]
 8005c5c:	bf45      	ittet	mi
 8005c5e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005c62:	9304      	strmi	r3, [sp, #16]
 8005c64:	2300      	movpl	r3, #0
 8005c66:	2300      	movmi	r3, #0
 8005c68:	bf4c      	ite	mi
 8005c6a:	9305      	strmi	r3, [sp, #20]
 8005c6c:	9304      	strpl	r3, [sp, #16]
 8005c6e:	9b00      	ldr	r3, [sp, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	db3d      	blt.n	8005cf0 <_dtoa_r+0x248>
 8005c74:	9b05      	ldr	r3, [sp, #20]
 8005c76:	9a00      	ldr	r2, [sp, #0]
 8005c78:	920a      	str	r2, [sp, #40]	; 0x28
 8005c7a:	4413      	add	r3, r2
 8005c7c:	9305      	str	r3, [sp, #20]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9307      	str	r3, [sp, #28]
 8005c82:	9b06      	ldr	r3, [sp, #24]
 8005c84:	2b09      	cmp	r3, #9
 8005c86:	f200 8089 	bhi.w	8005d9c <_dtoa_r+0x2f4>
 8005c8a:	2b05      	cmp	r3, #5
 8005c8c:	bfc4      	itt	gt
 8005c8e:	3b04      	subgt	r3, #4
 8005c90:	9306      	strgt	r3, [sp, #24]
 8005c92:	9b06      	ldr	r3, [sp, #24]
 8005c94:	f1a3 0302 	sub.w	r3, r3, #2
 8005c98:	bfcc      	ite	gt
 8005c9a:	2500      	movgt	r5, #0
 8005c9c:	2501      	movle	r5, #1
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	f200 8087 	bhi.w	8005db2 <_dtoa_r+0x30a>
 8005ca4:	e8df f003 	tbb	[pc, r3]
 8005ca8:	59383a2d 	.word	0x59383a2d
 8005cac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005cb0:	441d      	add	r5, r3
 8005cb2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005cb6:	2b20      	cmp	r3, #32
 8005cb8:	bfc1      	itttt	gt
 8005cba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005cbe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005cc2:	fa0b f303 	lslgt.w	r3, fp, r3
 8005cc6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005cca:	bfda      	itte	le
 8005ccc:	f1c3 0320 	rsble	r3, r3, #32
 8005cd0:	fa06 f003 	lslle.w	r0, r6, r3
 8005cd4:	4318      	orrgt	r0, r3
 8005cd6:	f7fa fc1d 	bl	8000514 <__aeabi_ui2d>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	4606      	mov	r6, r0
 8005cde:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ce2:	3d01      	subs	r5, #1
 8005ce4:	930e      	str	r3, [sp, #56]	; 0x38
 8005ce6:	e76a      	b.n	8005bbe <_dtoa_r+0x116>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e7b2      	b.n	8005c52 <_dtoa_r+0x1aa>
 8005cec:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cee:	e7b1      	b.n	8005c54 <_dtoa_r+0x1ac>
 8005cf0:	9b04      	ldr	r3, [sp, #16]
 8005cf2:	9a00      	ldr	r2, [sp, #0]
 8005cf4:	1a9b      	subs	r3, r3, r2
 8005cf6:	9304      	str	r3, [sp, #16]
 8005cf8:	4253      	negs	r3, r2
 8005cfa:	9307      	str	r3, [sp, #28]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8005d00:	e7bf      	b.n	8005c82 <_dtoa_r+0x1da>
 8005d02:	2300      	movs	r3, #0
 8005d04:	9308      	str	r3, [sp, #32]
 8005d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	dc55      	bgt.n	8005db8 <_dtoa_r+0x310>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d12:	461a      	mov	r2, r3
 8005d14:	9209      	str	r2, [sp, #36]	; 0x24
 8005d16:	e00c      	b.n	8005d32 <_dtoa_r+0x28a>
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e7f3      	b.n	8005d04 <_dtoa_r+0x25c>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d20:	9308      	str	r3, [sp, #32]
 8005d22:	9b00      	ldr	r3, [sp, #0]
 8005d24:	4413      	add	r3, r2
 8005d26:	9302      	str	r3, [sp, #8]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	9303      	str	r3, [sp, #12]
 8005d2e:	bfb8      	it	lt
 8005d30:	2301      	movlt	r3, #1
 8005d32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d34:	2200      	movs	r2, #0
 8005d36:	6042      	str	r2, [r0, #4]
 8005d38:	2204      	movs	r2, #4
 8005d3a:	f102 0614 	add.w	r6, r2, #20
 8005d3e:	429e      	cmp	r6, r3
 8005d40:	6841      	ldr	r1, [r0, #4]
 8005d42:	d93d      	bls.n	8005dc0 <_dtoa_r+0x318>
 8005d44:	4620      	mov	r0, r4
 8005d46:	f000 fd89 	bl	800685c <_Balloc>
 8005d4a:	9001      	str	r0, [sp, #4]
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	d13b      	bne.n	8005dc8 <_dtoa_r+0x320>
 8005d50:	4b11      	ldr	r3, [pc, #68]	; (8005d98 <_dtoa_r+0x2f0>)
 8005d52:	4602      	mov	r2, r0
 8005d54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d58:	e6c0      	b.n	8005adc <_dtoa_r+0x34>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e7df      	b.n	8005d1e <_dtoa_r+0x276>
 8005d5e:	bf00      	nop
 8005d60:	636f4361 	.word	0x636f4361
 8005d64:	3fd287a7 	.word	0x3fd287a7
 8005d68:	8b60c8b3 	.word	0x8b60c8b3
 8005d6c:	3fc68a28 	.word	0x3fc68a28
 8005d70:	509f79fb 	.word	0x509f79fb
 8005d74:	3fd34413 	.word	0x3fd34413
 8005d78:	08007bcd 	.word	0x08007bcd
 8005d7c:	08007be4 	.word	0x08007be4
 8005d80:	7ff00000 	.word	0x7ff00000
 8005d84:	08007bc9 	.word	0x08007bc9
 8005d88:	08007bc0 	.word	0x08007bc0
 8005d8c:	08007b9d 	.word	0x08007b9d
 8005d90:	3ff80000 	.word	0x3ff80000
 8005d94:	08007cd8 	.word	0x08007cd8
 8005d98:	08007c3f 	.word	0x08007c3f
 8005d9c:	2501      	movs	r5, #1
 8005d9e:	2300      	movs	r3, #0
 8005da0:	9306      	str	r3, [sp, #24]
 8005da2:	9508      	str	r5, [sp, #32]
 8005da4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005da8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005dac:	2200      	movs	r2, #0
 8005dae:	2312      	movs	r3, #18
 8005db0:	e7b0      	b.n	8005d14 <_dtoa_r+0x26c>
 8005db2:	2301      	movs	r3, #1
 8005db4:	9308      	str	r3, [sp, #32]
 8005db6:	e7f5      	b.n	8005da4 <_dtoa_r+0x2fc>
 8005db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005dbe:	e7b8      	b.n	8005d32 <_dtoa_r+0x28a>
 8005dc0:	3101      	adds	r1, #1
 8005dc2:	6041      	str	r1, [r0, #4]
 8005dc4:	0052      	lsls	r2, r2, #1
 8005dc6:	e7b8      	b.n	8005d3a <_dtoa_r+0x292>
 8005dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dca:	9a01      	ldr	r2, [sp, #4]
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	2b0e      	cmp	r3, #14
 8005dd2:	f200 809d 	bhi.w	8005f10 <_dtoa_r+0x468>
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	f000 809a 	beq.w	8005f10 <_dtoa_r+0x468>
 8005ddc:	9b00      	ldr	r3, [sp, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	dd32      	ble.n	8005e48 <_dtoa_r+0x3a0>
 8005de2:	4ab7      	ldr	r2, [pc, #732]	; (80060c0 <_dtoa_r+0x618>)
 8005de4:	f003 030f 	and.w	r3, r3, #15
 8005de8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005dec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005df0:	9b00      	ldr	r3, [sp, #0]
 8005df2:	05d8      	lsls	r0, r3, #23
 8005df4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005df8:	d516      	bpl.n	8005e28 <_dtoa_r+0x380>
 8005dfa:	4bb2      	ldr	r3, [pc, #712]	; (80060c4 <_dtoa_r+0x61c>)
 8005dfc:	ec51 0b19 	vmov	r0, r1, d9
 8005e00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e04:	f7fa fd2a 	bl	800085c <__aeabi_ddiv>
 8005e08:	f007 070f 	and.w	r7, r7, #15
 8005e0c:	4682      	mov	sl, r0
 8005e0e:	468b      	mov	fp, r1
 8005e10:	2503      	movs	r5, #3
 8005e12:	4eac      	ldr	r6, [pc, #688]	; (80060c4 <_dtoa_r+0x61c>)
 8005e14:	b957      	cbnz	r7, 8005e2c <_dtoa_r+0x384>
 8005e16:	4642      	mov	r2, r8
 8005e18:	464b      	mov	r3, r9
 8005e1a:	4650      	mov	r0, sl
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	f7fa fd1d 	bl	800085c <__aeabi_ddiv>
 8005e22:	4682      	mov	sl, r0
 8005e24:	468b      	mov	fp, r1
 8005e26:	e028      	b.n	8005e7a <_dtoa_r+0x3d2>
 8005e28:	2502      	movs	r5, #2
 8005e2a:	e7f2      	b.n	8005e12 <_dtoa_r+0x36a>
 8005e2c:	07f9      	lsls	r1, r7, #31
 8005e2e:	d508      	bpl.n	8005e42 <_dtoa_r+0x39a>
 8005e30:	4640      	mov	r0, r8
 8005e32:	4649      	mov	r1, r9
 8005e34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e38:	f7fa fbe6 	bl	8000608 <__aeabi_dmul>
 8005e3c:	3501      	adds	r5, #1
 8005e3e:	4680      	mov	r8, r0
 8005e40:	4689      	mov	r9, r1
 8005e42:	107f      	asrs	r7, r7, #1
 8005e44:	3608      	adds	r6, #8
 8005e46:	e7e5      	b.n	8005e14 <_dtoa_r+0x36c>
 8005e48:	f000 809b 	beq.w	8005f82 <_dtoa_r+0x4da>
 8005e4c:	9b00      	ldr	r3, [sp, #0]
 8005e4e:	4f9d      	ldr	r7, [pc, #628]	; (80060c4 <_dtoa_r+0x61c>)
 8005e50:	425e      	negs	r6, r3
 8005e52:	4b9b      	ldr	r3, [pc, #620]	; (80060c0 <_dtoa_r+0x618>)
 8005e54:	f006 020f 	and.w	r2, r6, #15
 8005e58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e60:	ec51 0b19 	vmov	r0, r1, d9
 8005e64:	f7fa fbd0 	bl	8000608 <__aeabi_dmul>
 8005e68:	1136      	asrs	r6, r6, #4
 8005e6a:	4682      	mov	sl, r0
 8005e6c:	468b      	mov	fp, r1
 8005e6e:	2300      	movs	r3, #0
 8005e70:	2502      	movs	r5, #2
 8005e72:	2e00      	cmp	r6, #0
 8005e74:	d17a      	bne.n	8005f6c <_dtoa_r+0x4c4>
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1d3      	bne.n	8005e22 <_dtoa_r+0x37a>
 8005e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 8082 	beq.w	8005f86 <_dtoa_r+0x4de>
 8005e82:	4b91      	ldr	r3, [pc, #580]	; (80060c8 <_dtoa_r+0x620>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	4650      	mov	r0, sl
 8005e88:	4659      	mov	r1, fp
 8005e8a:	f7fa fe2f 	bl	8000aec <__aeabi_dcmplt>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	d079      	beq.n	8005f86 <_dtoa_r+0x4de>
 8005e92:	9b03      	ldr	r3, [sp, #12]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d076      	beq.n	8005f86 <_dtoa_r+0x4de>
 8005e98:	9b02      	ldr	r3, [sp, #8]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	dd36      	ble.n	8005f0c <_dtoa_r+0x464>
 8005e9e:	9b00      	ldr	r3, [sp, #0]
 8005ea0:	4650      	mov	r0, sl
 8005ea2:	4659      	mov	r1, fp
 8005ea4:	1e5f      	subs	r7, r3, #1
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	4b88      	ldr	r3, [pc, #544]	; (80060cc <_dtoa_r+0x624>)
 8005eaa:	f7fa fbad 	bl	8000608 <__aeabi_dmul>
 8005eae:	9e02      	ldr	r6, [sp, #8]
 8005eb0:	4682      	mov	sl, r0
 8005eb2:	468b      	mov	fp, r1
 8005eb4:	3501      	adds	r5, #1
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f7fa fb3c 	bl	8000534 <__aeabi_i2d>
 8005ebc:	4652      	mov	r2, sl
 8005ebe:	465b      	mov	r3, fp
 8005ec0:	f7fa fba2 	bl	8000608 <__aeabi_dmul>
 8005ec4:	4b82      	ldr	r3, [pc, #520]	; (80060d0 <_dtoa_r+0x628>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f7fa f9e8 	bl	800029c <__adddf3>
 8005ecc:	46d0      	mov	r8, sl
 8005ece:	46d9      	mov	r9, fp
 8005ed0:	4682      	mov	sl, r0
 8005ed2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005ed6:	2e00      	cmp	r6, #0
 8005ed8:	d158      	bne.n	8005f8c <_dtoa_r+0x4e4>
 8005eda:	4b7e      	ldr	r3, [pc, #504]	; (80060d4 <_dtoa_r+0x62c>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	4640      	mov	r0, r8
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	f7fa f9d9 	bl	8000298 <__aeabi_dsub>
 8005ee6:	4652      	mov	r2, sl
 8005ee8:	465b      	mov	r3, fp
 8005eea:	4680      	mov	r8, r0
 8005eec:	4689      	mov	r9, r1
 8005eee:	f7fa fe1b 	bl	8000b28 <__aeabi_dcmpgt>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	f040 8295 	bne.w	8006422 <_dtoa_r+0x97a>
 8005ef8:	4652      	mov	r2, sl
 8005efa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005efe:	4640      	mov	r0, r8
 8005f00:	4649      	mov	r1, r9
 8005f02:	f7fa fdf3 	bl	8000aec <__aeabi_dcmplt>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	f040 8289 	bne.w	800641e <_dtoa_r+0x976>
 8005f0c:	ec5b ab19 	vmov	sl, fp, d9
 8005f10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f2c0 8148 	blt.w	80061a8 <_dtoa_r+0x700>
 8005f18:	9a00      	ldr	r2, [sp, #0]
 8005f1a:	2a0e      	cmp	r2, #14
 8005f1c:	f300 8144 	bgt.w	80061a8 <_dtoa_r+0x700>
 8005f20:	4b67      	ldr	r3, [pc, #412]	; (80060c0 <_dtoa_r+0x618>)
 8005f22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f280 80d5 	bge.w	80060dc <_dtoa_r+0x634>
 8005f32:	9b03      	ldr	r3, [sp, #12]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f300 80d1 	bgt.w	80060dc <_dtoa_r+0x634>
 8005f3a:	f040 826f 	bne.w	800641c <_dtoa_r+0x974>
 8005f3e:	4b65      	ldr	r3, [pc, #404]	; (80060d4 <_dtoa_r+0x62c>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	4640      	mov	r0, r8
 8005f44:	4649      	mov	r1, r9
 8005f46:	f7fa fb5f 	bl	8000608 <__aeabi_dmul>
 8005f4a:	4652      	mov	r2, sl
 8005f4c:	465b      	mov	r3, fp
 8005f4e:	f7fa fde1 	bl	8000b14 <__aeabi_dcmpge>
 8005f52:	9e03      	ldr	r6, [sp, #12]
 8005f54:	4637      	mov	r7, r6
 8005f56:	2800      	cmp	r0, #0
 8005f58:	f040 8245 	bne.w	80063e6 <_dtoa_r+0x93e>
 8005f5c:	9d01      	ldr	r5, [sp, #4]
 8005f5e:	2331      	movs	r3, #49	; 0x31
 8005f60:	f805 3b01 	strb.w	r3, [r5], #1
 8005f64:	9b00      	ldr	r3, [sp, #0]
 8005f66:	3301      	adds	r3, #1
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	e240      	b.n	80063ee <_dtoa_r+0x946>
 8005f6c:	07f2      	lsls	r2, r6, #31
 8005f6e:	d505      	bpl.n	8005f7c <_dtoa_r+0x4d4>
 8005f70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f74:	f7fa fb48 	bl	8000608 <__aeabi_dmul>
 8005f78:	3501      	adds	r5, #1
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	1076      	asrs	r6, r6, #1
 8005f7e:	3708      	adds	r7, #8
 8005f80:	e777      	b.n	8005e72 <_dtoa_r+0x3ca>
 8005f82:	2502      	movs	r5, #2
 8005f84:	e779      	b.n	8005e7a <_dtoa_r+0x3d2>
 8005f86:	9f00      	ldr	r7, [sp, #0]
 8005f88:	9e03      	ldr	r6, [sp, #12]
 8005f8a:	e794      	b.n	8005eb6 <_dtoa_r+0x40e>
 8005f8c:	9901      	ldr	r1, [sp, #4]
 8005f8e:	4b4c      	ldr	r3, [pc, #304]	; (80060c0 <_dtoa_r+0x618>)
 8005f90:	4431      	add	r1, r6
 8005f92:	910d      	str	r1, [sp, #52]	; 0x34
 8005f94:	9908      	ldr	r1, [sp, #32]
 8005f96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f9e:	2900      	cmp	r1, #0
 8005fa0:	d043      	beq.n	800602a <_dtoa_r+0x582>
 8005fa2:	494d      	ldr	r1, [pc, #308]	; (80060d8 <_dtoa_r+0x630>)
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	f7fa fc59 	bl	800085c <__aeabi_ddiv>
 8005faa:	4652      	mov	r2, sl
 8005fac:	465b      	mov	r3, fp
 8005fae:	f7fa f973 	bl	8000298 <__aeabi_dsub>
 8005fb2:	9d01      	ldr	r5, [sp, #4]
 8005fb4:	4682      	mov	sl, r0
 8005fb6:	468b      	mov	fp, r1
 8005fb8:	4649      	mov	r1, r9
 8005fba:	4640      	mov	r0, r8
 8005fbc:	f7fa fdd4 	bl	8000b68 <__aeabi_d2iz>
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	f7fa fab7 	bl	8000534 <__aeabi_i2d>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	4640      	mov	r0, r8
 8005fcc:	4649      	mov	r1, r9
 8005fce:	f7fa f963 	bl	8000298 <__aeabi_dsub>
 8005fd2:	3630      	adds	r6, #48	; 0x30
 8005fd4:	f805 6b01 	strb.w	r6, [r5], #1
 8005fd8:	4652      	mov	r2, sl
 8005fda:	465b      	mov	r3, fp
 8005fdc:	4680      	mov	r8, r0
 8005fde:	4689      	mov	r9, r1
 8005fe0:	f7fa fd84 	bl	8000aec <__aeabi_dcmplt>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d163      	bne.n	80060b0 <_dtoa_r+0x608>
 8005fe8:	4642      	mov	r2, r8
 8005fea:	464b      	mov	r3, r9
 8005fec:	4936      	ldr	r1, [pc, #216]	; (80060c8 <_dtoa_r+0x620>)
 8005fee:	2000      	movs	r0, #0
 8005ff0:	f7fa f952 	bl	8000298 <__aeabi_dsub>
 8005ff4:	4652      	mov	r2, sl
 8005ff6:	465b      	mov	r3, fp
 8005ff8:	f7fa fd78 	bl	8000aec <__aeabi_dcmplt>
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	f040 80b5 	bne.w	800616c <_dtoa_r+0x6c4>
 8006002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006004:	429d      	cmp	r5, r3
 8006006:	d081      	beq.n	8005f0c <_dtoa_r+0x464>
 8006008:	4b30      	ldr	r3, [pc, #192]	; (80060cc <_dtoa_r+0x624>)
 800600a:	2200      	movs	r2, #0
 800600c:	4650      	mov	r0, sl
 800600e:	4659      	mov	r1, fp
 8006010:	f7fa fafa 	bl	8000608 <__aeabi_dmul>
 8006014:	4b2d      	ldr	r3, [pc, #180]	; (80060cc <_dtoa_r+0x624>)
 8006016:	4682      	mov	sl, r0
 8006018:	468b      	mov	fp, r1
 800601a:	4640      	mov	r0, r8
 800601c:	4649      	mov	r1, r9
 800601e:	2200      	movs	r2, #0
 8006020:	f7fa faf2 	bl	8000608 <__aeabi_dmul>
 8006024:	4680      	mov	r8, r0
 8006026:	4689      	mov	r9, r1
 8006028:	e7c6      	b.n	8005fb8 <_dtoa_r+0x510>
 800602a:	4650      	mov	r0, sl
 800602c:	4659      	mov	r1, fp
 800602e:	f7fa faeb 	bl	8000608 <__aeabi_dmul>
 8006032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006034:	9d01      	ldr	r5, [sp, #4]
 8006036:	930f      	str	r3, [sp, #60]	; 0x3c
 8006038:	4682      	mov	sl, r0
 800603a:	468b      	mov	fp, r1
 800603c:	4649      	mov	r1, r9
 800603e:	4640      	mov	r0, r8
 8006040:	f7fa fd92 	bl	8000b68 <__aeabi_d2iz>
 8006044:	4606      	mov	r6, r0
 8006046:	f7fa fa75 	bl	8000534 <__aeabi_i2d>
 800604a:	3630      	adds	r6, #48	; 0x30
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4640      	mov	r0, r8
 8006052:	4649      	mov	r1, r9
 8006054:	f7fa f920 	bl	8000298 <__aeabi_dsub>
 8006058:	f805 6b01 	strb.w	r6, [r5], #1
 800605c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800605e:	429d      	cmp	r5, r3
 8006060:	4680      	mov	r8, r0
 8006062:	4689      	mov	r9, r1
 8006064:	f04f 0200 	mov.w	r2, #0
 8006068:	d124      	bne.n	80060b4 <_dtoa_r+0x60c>
 800606a:	4b1b      	ldr	r3, [pc, #108]	; (80060d8 <_dtoa_r+0x630>)
 800606c:	4650      	mov	r0, sl
 800606e:	4659      	mov	r1, fp
 8006070:	f7fa f914 	bl	800029c <__adddf3>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4640      	mov	r0, r8
 800607a:	4649      	mov	r1, r9
 800607c:	f7fa fd54 	bl	8000b28 <__aeabi_dcmpgt>
 8006080:	2800      	cmp	r0, #0
 8006082:	d173      	bne.n	800616c <_dtoa_r+0x6c4>
 8006084:	4652      	mov	r2, sl
 8006086:	465b      	mov	r3, fp
 8006088:	4913      	ldr	r1, [pc, #76]	; (80060d8 <_dtoa_r+0x630>)
 800608a:	2000      	movs	r0, #0
 800608c:	f7fa f904 	bl	8000298 <__aeabi_dsub>
 8006090:	4602      	mov	r2, r0
 8006092:	460b      	mov	r3, r1
 8006094:	4640      	mov	r0, r8
 8006096:	4649      	mov	r1, r9
 8006098:	f7fa fd28 	bl	8000aec <__aeabi_dcmplt>
 800609c:	2800      	cmp	r0, #0
 800609e:	f43f af35 	beq.w	8005f0c <_dtoa_r+0x464>
 80060a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80060a4:	1e6b      	subs	r3, r5, #1
 80060a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80060a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060ac:	2b30      	cmp	r3, #48	; 0x30
 80060ae:	d0f8      	beq.n	80060a2 <_dtoa_r+0x5fa>
 80060b0:	9700      	str	r7, [sp, #0]
 80060b2:	e049      	b.n	8006148 <_dtoa_r+0x6a0>
 80060b4:	4b05      	ldr	r3, [pc, #20]	; (80060cc <_dtoa_r+0x624>)
 80060b6:	f7fa faa7 	bl	8000608 <__aeabi_dmul>
 80060ba:	4680      	mov	r8, r0
 80060bc:	4689      	mov	r9, r1
 80060be:	e7bd      	b.n	800603c <_dtoa_r+0x594>
 80060c0:	08007cd8 	.word	0x08007cd8
 80060c4:	08007cb0 	.word	0x08007cb0
 80060c8:	3ff00000 	.word	0x3ff00000
 80060cc:	40240000 	.word	0x40240000
 80060d0:	401c0000 	.word	0x401c0000
 80060d4:	40140000 	.word	0x40140000
 80060d8:	3fe00000 	.word	0x3fe00000
 80060dc:	9d01      	ldr	r5, [sp, #4]
 80060de:	4656      	mov	r6, sl
 80060e0:	465f      	mov	r7, fp
 80060e2:	4642      	mov	r2, r8
 80060e4:	464b      	mov	r3, r9
 80060e6:	4630      	mov	r0, r6
 80060e8:	4639      	mov	r1, r7
 80060ea:	f7fa fbb7 	bl	800085c <__aeabi_ddiv>
 80060ee:	f7fa fd3b 	bl	8000b68 <__aeabi_d2iz>
 80060f2:	4682      	mov	sl, r0
 80060f4:	f7fa fa1e 	bl	8000534 <__aeabi_i2d>
 80060f8:	4642      	mov	r2, r8
 80060fa:	464b      	mov	r3, r9
 80060fc:	f7fa fa84 	bl	8000608 <__aeabi_dmul>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4630      	mov	r0, r6
 8006106:	4639      	mov	r1, r7
 8006108:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800610c:	f7fa f8c4 	bl	8000298 <__aeabi_dsub>
 8006110:	f805 6b01 	strb.w	r6, [r5], #1
 8006114:	9e01      	ldr	r6, [sp, #4]
 8006116:	9f03      	ldr	r7, [sp, #12]
 8006118:	1bae      	subs	r6, r5, r6
 800611a:	42b7      	cmp	r7, r6
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	d135      	bne.n	800618e <_dtoa_r+0x6e6>
 8006122:	f7fa f8bb 	bl	800029c <__adddf3>
 8006126:	4642      	mov	r2, r8
 8006128:	464b      	mov	r3, r9
 800612a:	4606      	mov	r6, r0
 800612c:	460f      	mov	r7, r1
 800612e:	f7fa fcfb 	bl	8000b28 <__aeabi_dcmpgt>
 8006132:	b9d0      	cbnz	r0, 800616a <_dtoa_r+0x6c2>
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	4630      	mov	r0, r6
 800613a:	4639      	mov	r1, r7
 800613c:	f7fa fccc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006140:	b110      	cbz	r0, 8006148 <_dtoa_r+0x6a0>
 8006142:	f01a 0f01 	tst.w	sl, #1
 8006146:	d110      	bne.n	800616a <_dtoa_r+0x6c2>
 8006148:	4620      	mov	r0, r4
 800614a:	ee18 1a10 	vmov	r1, s16
 800614e:	f000 fbc5 	bl	80068dc <_Bfree>
 8006152:	2300      	movs	r3, #0
 8006154:	9800      	ldr	r0, [sp, #0]
 8006156:	702b      	strb	r3, [r5, #0]
 8006158:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800615a:	3001      	adds	r0, #1
 800615c:	6018      	str	r0, [r3, #0]
 800615e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006160:	2b00      	cmp	r3, #0
 8006162:	f43f acf1 	beq.w	8005b48 <_dtoa_r+0xa0>
 8006166:	601d      	str	r5, [r3, #0]
 8006168:	e4ee      	b.n	8005b48 <_dtoa_r+0xa0>
 800616a:	9f00      	ldr	r7, [sp, #0]
 800616c:	462b      	mov	r3, r5
 800616e:	461d      	mov	r5, r3
 8006170:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006174:	2a39      	cmp	r2, #57	; 0x39
 8006176:	d106      	bne.n	8006186 <_dtoa_r+0x6de>
 8006178:	9a01      	ldr	r2, [sp, #4]
 800617a:	429a      	cmp	r2, r3
 800617c:	d1f7      	bne.n	800616e <_dtoa_r+0x6c6>
 800617e:	9901      	ldr	r1, [sp, #4]
 8006180:	2230      	movs	r2, #48	; 0x30
 8006182:	3701      	adds	r7, #1
 8006184:	700a      	strb	r2, [r1, #0]
 8006186:	781a      	ldrb	r2, [r3, #0]
 8006188:	3201      	adds	r2, #1
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	e790      	b.n	80060b0 <_dtoa_r+0x608>
 800618e:	4ba6      	ldr	r3, [pc, #664]	; (8006428 <_dtoa_r+0x980>)
 8006190:	2200      	movs	r2, #0
 8006192:	f7fa fa39 	bl	8000608 <__aeabi_dmul>
 8006196:	2200      	movs	r2, #0
 8006198:	2300      	movs	r3, #0
 800619a:	4606      	mov	r6, r0
 800619c:	460f      	mov	r7, r1
 800619e:	f7fa fc9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80061a2:	2800      	cmp	r0, #0
 80061a4:	d09d      	beq.n	80060e2 <_dtoa_r+0x63a>
 80061a6:	e7cf      	b.n	8006148 <_dtoa_r+0x6a0>
 80061a8:	9a08      	ldr	r2, [sp, #32]
 80061aa:	2a00      	cmp	r2, #0
 80061ac:	f000 80d7 	beq.w	800635e <_dtoa_r+0x8b6>
 80061b0:	9a06      	ldr	r2, [sp, #24]
 80061b2:	2a01      	cmp	r2, #1
 80061b4:	f300 80ba 	bgt.w	800632c <_dtoa_r+0x884>
 80061b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061ba:	2a00      	cmp	r2, #0
 80061bc:	f000 80b2 	beq.w	8006324 <_dtoa_r+0x87c>
 80061c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061c4:	9e07      	ldr	r6, [sp, #28]
 80061c6:	9d04      	ldr	r5, [sp, #16]
 80061c8:	9a04      	ldr	r2, [sp, #16]
 80061ca:	441a      	add	r2, r3
 80061cc:	9204      	str	r2, [sp, #16]
 80061ce:	9a05      	ldr	r2, [sp, #20]
 80061d0:	2101      	movs	r1, #1
 80061d2:	441a      	add	r2, r3
 80061d4:	4620      	mov	r0, r4
 80061d6:	9205      	str	r2, [sp, #20]
 80061d8:	f000 fc38 	bl	8006a4c <__i2b>
 80061dc:	4607      	mov	r7, r0
 80061de:	2d00      	cmp	r5, #0
 80061e0:	dd0c      	ble.n	80061fc <_dtoa_r+0x754>
 80061e2:	9b05      	ldr	r3, [sp, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	dd09      	ble.n	80061fc <_dtoa_r+0x754>
 80061e8:	42ab      	cmp	r3, r5
 80061ea:	9a04      	ldr	r2, [sp, #16]
 80061ec:	bfa8      	it	ge
 80061ee:	462b      	movge	r3, r5
 80061f0:	1ad2      	subs	r2, r2, r3
 80061f2:	9204      	str	r2, [sp, #16]
 80061f4:	9a05      	ldr	r2, [sp, #20]
 80061f6:	1aed      	subs	r5, r5, r3
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	9305      	str	r3, [sp, #20]
 80061fc:	9b07      	ldr	r3, [sp, #28]
 80061fe:	b31b      	cbz	r3, 8006248 <_dtoa_r+0x7a0>
 8006200:	9b08      	ldr	r3, [sp, #32]
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 80af 	beq.w	8006366 <_dtoa_r+0x8be>
 8006208:	2e00      	cmp	r6, #0
 800620a:	dd13      	ble.n	8006234 <_dtoa_r+0x78c>
 800620c:	4639      	mov	r1, r7
 800620e:	4632      	mov	r2, r6
 8006210:	4620      	mov	r0, r4
 8006212:	f000 fcdb 	bl	8006bcc <__pow5mult>
 8006216:	ee18 2a10 	vmov	r2, s16
 800621a:	4601      	mov	r1, r0
 800621c:	4607      	mov	r7, r0
 800621e:	4620      	mov	r0, r4
 8006220:	f000 fc2a 	bl	8006a78 <__multiply>
 8006224:	ee18 1a10 	vmov	r1, s16
 8006228:	4680      	mov	r8, r0
 800622a:	4620      	mov	r0, r4
 800622c:	f000 fb56 	bl	80068dc <_Bfree>
 8006230:	ee08 8a10 	vmov	s16, r8
 8006234:	9b07      	ldr	r3, [sp, #28]
 8006236:	1b9a      	subs	r2, r3, r6
 8006238:	d006      	beq.n	8006248 <_dtoa_r+0x7a0>
 800623a:	ee18 1a10 	vmov	r1, s16
 800623e:	4620      	mov	r0, r4
 8006240:	f000 fcc4 	bl	8006bcc <__pow5mult>
 8006244:	ee08 0a10 	vmov	s16, r0
 8006248:	2101      	movs	r1, #1
 800624a:	4620      	mov	r0, r4
 800624c:	f000 fbfe 	bl	8006a4c <__i2b>
 8006250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006252:	2b00      	cmp	r3, #0
 8006254:	4606      	mov	r6, r0
 8006256:	f340 8088 	ble.w	800636a <_dtoa_r+0x8c2>
 800625a:	461a      	mov	r2, r3
 800625c:	4601      	mov	r1, r0
 800625e:	4620      	mov	r0, r4
 8006260:	f000 fcb4 	bl	8006bcc <__pow5mult>
 8006264:	9b06      	ldr	r3, [sp, #24]
 8006266:	2b01      	cmp	r3, #1
 8006268:	4606      	mov	r6, r0
 800626a:	f340 8081 	ble.w	8006370 <_dtoa_r+0x8c8>
 800626e:	f04f 0800 	mov.w	r8, #0
 8006272:	6933      	ldr	r3, [r6, #16]
 8006274:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006278:	6918      	ldr	r0, [r3, #16]
 800627a:	f000 fb97 	bl	80069ac <__hi0bits>
 800627e:	f1c0 0020 	rsb	r0, r0, #32
 8006282:	9b05      	ldr	r3, [sp, #20]
 8006284:	4418      	add	r0, r3
 8006286:	f010 001f 	ands.w	r0, r0, #31
 800628a:	f000 8092 	beq.w	80063b2 <_dtoa_r+0x90a>
 800628e:	f1c0 0320 	rsb	r3, r0, #32
 8006292:	2b04      	cmp	r3, #4
 8006294:	f340 808a 	ble.w	80063ac <_dtoa_r+0x904>
 8006298:	f1c0 001c 	rsb	r0, r0, #28
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	4403      	add	r3, r0
 80062a0:	9304      	str	r3, [sp, #16]
 80062a2:	9b05      	ldr	r3, [sp, #20]
 80062a4:	4403      	add	r3, r0
 80062a6:	4405      	add	r5, r0
 80062a8:	9305      	str	r3, [sp, #20]
 80062aa:	9b04      	ldr	r3, [sp, #16]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	dd07      	ble.n	80062c0 <_dtoa_r+0x818>
 80062b0:	ee18 1a10 	vmov	r1, s16
 80062b4:	461a      	mov	r2, r3
 80062b6:	4620      	mov	r0, r4
 80062b8:	f000 fce2 	bl	8006c80 <__lshift>
 80062bc:	ee08 0a10 	vmov	s16, r0
 80062c0:	9b05      	ldr	r3, [sp, #20]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	dd05      	ble.n	80062d2 <_dtoa_r+0x82a>
 80062c6:	4631      	mov	r1, r6
 80062c8:	461a      	mov	r2, r3
 80062ca:	4620      	mov	r0, r4
 80062cc:	f000 fcd8 	bl	8006c80 <__lshift>
 80062d0:	4606      	mov	r6, r0
 80062d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d06e      	beq.n	80063b6 <_dtoa_r+0x90e>
 80062d8:	ee18 0a10 	vmov	r0, s16
 80062dc:	4631      	mov	r1, r6
 80062de:	f000 fd3f 	bl	8006d60 <__mcmp>
 80062e2:	2800      	cmp	r0, #0
 80062e4:	da67      	bge.n	80063b6 <_dtoa_r+0x90e>
 80062e6:	9b00      	ldr	r3, [sp, #0]
 80062e8:	3b01      	subs	r3, #1
 80062ea:	ee18 1a10 	vmov	r1, s16
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	220a      	movs	r2, #10
 80062f2:	2300      	movs	r3, #0
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 fb13 	bl	8006920 <__multadd>
 80062fa:	9b08      	ldr	r3, [sp, #32]
 80062fc:	ee08 0a10 	vmov	s16, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 81b1 	beq.w	8006668 <_dtoa_r+0xbc0>
 8006306:	2300      	movs	r3, #0
 8006308:	4639      	mov	r1, r7
 800630a:	220a      	movs	r2, #10
 800630c:	4620      	mov	r0, r4
 800630e:	f000 fb07 	bl	8006920 <__multadd>
 8006312:	9b02      	ldr	r3, [sp, #8]
 8006314:	2b00      	cmp	r3, #0
 8006316:	4607      	mov	r7, r0
 8006318:	f300 808e 	bgt.w	8006438 <_dtoa_r+0x990>
 800631c:	9b06      	ldr	r3, [sp, #24]
 800631e:	2b02      	cmp	r3, #2
 8006320:	dc51      	bgt.n	80063c6 <_dtoa_r+0x91e>
 8006322:	e089      	b.n	8006438 <_dtoa_r+0x990>
 8006324:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006326:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800632a:	e74b      	b.n	80061c4 <_dtoa_r+0x71c>
 800632c:	9b03      	ldr	r3, [sp, #12]
 800632e:	1e5e      	subs	r6, r3, #1
 8006330:	9b07      	ldr	r3, [sp, #28]
 8006332:	42b3      	cmp	r3, r6
 8006334:	bfbf      	itttt	lt
 8006336:	9b07      	ldrlt	r3, [sp, #28]
 8006338:	9607      	strlt	r6, [sp, #28]
 800633a:	1af2      	sublt	r2, r6, r3
 800633c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800633e:	bfb6      	itet	lt
 8006340:	189b      	addlt	r3, r3, r2
 8006342:	1b9e      	subge	r6, r3, r6
 8006344:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006346:	9b03      	ldr	r3, [sp, #12]
 8006348:	bfb8      	it	lt
 800634a:	2600      	movlt	r6, #0
 800634c:	2b00      	cmp	r3, #0
 800634e:	bfb7      	itett	lt
 8006350:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006354:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006358:	1a9d      	sublt	r5, r3, r2
 800635a:	2300      	movlt	r3, #0
 800635c:	e734      	b.n	80061c8 <_dtoa_r+0x720>
 800635e:	9e07      	ldr	r6, [sp, #28]
 8006360:	9d04      	ldr	r5, [sp, #16]
 8006362:	9f08      	ldr	r7, [sp, #32]
 8006364:	e73b      	b.n	80061de <_dtoa_r+0x736>
 8006366:	9a07      	ldr	r2, [sp, #28]
 8006368:	e767      	b.n	800623a <_dtoa_r+0x792>
 800636a:	9b06      	ldr	r3, [sp, #24]
 800636c:	2b01      	cmp	r3, #1
 800636e:	dc18      	bgt.n	80063a2 <_dtoa_r+0x8fa>
 8006370:	f1ba 0f00 	cmp.w	sl, #0
 8006374:	d115      	bne.n	80063a2 <_dtoa_r+0x8fa>
 8006376:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800637a:	b993      	cbnz	r3, 80063a2 <_dtoa_r+0x8fa>
 800637c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006380:	0d1b      	lsrs	r3, r3, #20
 8006382:	051b      	lsls	r3, r3, #20
 8006384:	b183      	cbz	r3, 80063a8 <_dtoa_r+0x900>
 8006386:	9b04      	ldr	r3, [sp, #16]
 8006388:	3301      	adds	r3, #1
 800638a:	9304      	str	r3, [sp, #16]
 800638c:	9b05      	ldr	r3, [sp, #20]
 800638e:	3301      	adds	r3, #1
 8006390:	9305      	str	r3, [sp, #20]
 8006392:	f04f 0801 	mov.w	r8, #1
 8006396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006398:	2b00      	cmp	r3, #0
 800639a:	f47f af6a 	bne.w	8006272 <_dtoa_r+0x7ca>
 800639e:	2001      	movs	r0, #1
 80063a0:	e76f      	b.n	8006282 <_dtoa_r+0x7da>
 80063a2:	f04f 0800 	mov.w	r8, #0
 80063a6:	e7f6      	b.n	8006396 <_dtoa_r+0x8ee>
 80063a8:	4698      	mov	r8, r3
 80063aa:	e7f4      	b.n	8006396 <_dtoa_r+0x8ee>
 80063ac:	f43f af7d 	beq.w	80062aa <_dtoa_r+0x802>
 80063b0:	4618      	mov	r0, r3
 80063b2:	301c      	adds	r0, #28
 80063b4:	e772      	b.n	800629c <_dtoa_r+0x7f4>
 80063b6:	9b03      	ldr	r3, [sp, #12]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	dc37      	bgt.n	800642c <_dtoa_r+0x984>
 80063bc:	9b06      	ldr	r3, [sp, #24]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	dd34      	ble.n	800642c <_dtoa_r+0x984>
 80063c2:	9b03      	ldr	r3, [sp, #12]
 80063c4:	9302      	str	r3, [sp, #8]
 80063c6:	9b02      	ldr	r3, [sp, #8]
 80063c8:	b96b      	cbnz	r3, 80063e6 <_dtoa_r+0x93e>
 80063ca:	4631      	mov	r1, r6
 80063cc:	2205      	movs	r2, #5
 80063ce:	4620      	mov	r0, r4
 80063d0:	f000 faa6 	bl	8006920 <__multadd>
 80063d4:	4601      	mov	r1, r0
 80063d6:	4606      	mov	r6, r0
 80063d8:	ee18 0a10 	vmov	r0, s16
 80063dc:	f000 fcc0 	bl	8006d60 <__mcmp>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	f73f adbb 	bgt.w	8005f5c <_dtoa_r+0x4b4>
 80063e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e8:	9d01      	ldr	r5, [sp, #4]
 80063ea:	43db      	mvns	r3, r3
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	f04f 0800 	mov.w	r8, #0
 80063f2:	4631      	mov	r1, r6
 80063f4:	4620      	mov	r0, r4
 80063f6:	f000 fa71 	bl	80068dc <_Bfree>
 80063fa:	2f00      	cmp	r7, #0
 80063fc:	f43f aea4 	beq.w	8006148 <_dtoa_r+0x6a0>
 8006400:	f1b8 0f00 	cmp.w	r8, #0
 8006404:	d005      	beq.n	8006412 <_dtoa_r+0x96a>
 8006406:	45b8      	cmp	r8, r7
 8006408:	d003      	beq.n	8006412 <_dtoa_r+0x96a>
 800640a:	4641      	mov	r1, r8
 800640c:	4620      	mov	r0, r4
 800640e:	f000 fa65 	bl	80068dc <_Bfree>
 8006412:	4639      	mov	r1, r7
 8006414:	4620      	mov	r0, r4
 8006416:	f000 fa61 	bl	80068dc <_Bfree>
 800641a:	e695      	b.n	8006148 <_dtoa_r+0x6a0>
 800641c:	2600      	movs	r6, #0
 800641e:	4637      	mov	r7, r6
 8006420:	e7e1      	b.n	80063e6 <_dtoa_r+0x93e>
 8006422:	9700      	str	r7, [sp, #0]
 8006424:	4637      	mov	r7, r6
 8006426:	e599      	b.n	8005f5c <_dtoa_r+0x4b4>
 8006428:	40240000 	.word	0x40240000
 800642c:	9b08      	ldr	r3, [sp, #32]
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 80ca 	beq.w	80065c8 <_dtoa_r+0xb20>
 8006434:	9b03      	ldr	r3, [sp, #12]
 8006436:	9302      	str	r3, [sp, #8]
 8006438:	2d00      	cmp	r5, #0
 800643a:	dd05      	ble.n	8006448 <_dtoa_r+0x9a0>
 800643c:	4639      	mov	r1, r7
 800643e:	462a      	mov	r2, r5
 8006440:	4620      	mov	r0, r4
 8006442:	f000 fc1d 	bl	8006c80 <__lshift>
 8006446:	4607      	mov	r7, r0
 8006448:	f1b8 0f00 	cmp.w	r8, #0
 800644c:	d05b      	beq.n	8006506 <_dtoa_r+0xa5e>
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	4620      	mov	r0, r4
 8006452:	f000 fa03 	bl	800685c <_Balloc>
 8006456:	4605      	mov	r5, r0
 8006458:	b928      	cbnz	r0, 8006466 <_dtoa_r+0x9be>
 800645a:	4b87      	ldr	r3, [pc, #540]	; (8006678 <_dtoa_r+0xbd0>)
 800645c:	4602      	mov	r2, r0
 800645e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006462:	f7ff bb3b 	b.w	8005adc <_dtoa_r+0x34>
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	3202      	adds	r2, #2
 800646a:	0092      	lsls	r2, r2, #2
 800646c:	f107 010c 	add.w	r1, r7, #12
 8006470:	300c      	adds	r0, #12
 8006472:	f7fe fc76 	bl	8004d62 <memcpy>
 8006476:	2201      	movs	r2, #1
 8006478:	4629      	mov	r1, r5
 800647a:	4620      	mov	r0, r4
 800647c:	f000 fc00 	bl	8006c80 <__lshift>
 8006480:	9b01      	ldr	r3, [sp, #4]
 8006482:	f103 0901 	add.w	r9, r3, #1
 8006486:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800648a:	4413      	add	r3, r2
 800648c:	9305      	str	r3, [sp, #20]
 800648e:	f00a 0301 	and.w	r3, sl, #1
 8006492:	46b8      	mov	r8, r7
 8006494:	9304      	str	r3, [sp, #16]
 8006496:	4607      	mov	r7, r0
 8006498:	4631      	mov	r1, r6
 800649a:	ee18 0a10 	vmov	r0, s16
 800649e:	f7ff fa75 	bl	800598c <quorem>
 80064a2:	4641      	mov	r1, r8
 80064a4:	9002      	str	r0, [sp, #8]
 80064a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80064aa:	ee18 0a10 	vmov	r0, s16
 80064ae:	f000 fc57 	bl	8006d60 <__mcmp>
 80064b2:	463a      	mov	r2, r7
 80064b4:	9003      	str	r0, [sp, #12]
 80064b6:	4631      	mov	r1, r6
 80064b8:	4620      	mov	r0, r4
 80064ba:	f000 fc6d 	bl	8006d98 <__mdiff>
 80064be:	68c2      	ldr	r2, [r0, #12]
 80064c0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80064c4:	4605      	mov	r5, r0
 80064c6:	bb02      	cbnz	r2, 800650a <_dtoa_r+0xa62>
 80064c8:	4601      	mov	r1, r0
 80064ca:	ee18 0a10 	vmov	r0, s16
 80064ce:	f000 fc47 	bl	8006d60 <__mcmp>
 80064d2:	4602      	mov	r2, r0
 80064d4:	4629      	mov	r1, r5
 80064d6:	4620      	mov	r0, r4
 80064d8:	9207      	str	r2, [sp, #28]
 80064da:	f000 f9ff 	bl	80068dc <_Bfree>
 80064de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80064e2:	ea43 0102 	orr.w	r1, r3, r2
 80064e6:	9b04      	ldr	r3, [sp, #16]
 80064e8:	430b      	orrs	r3, r1
 80064ea:	464d      	mov	r5, r9
 80064ec:	d10f      	bne.n	800650e <_dtoa_r+0xa66>
 80064ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80064f2:	d02a      	beq.n	800654a <_dtoa_r+0xaa2>
 80064f4:	9b03      	ldr	r3, [sp, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	dd02      	ble.n	8006500 <_dtoa_r+0xa58>
 80064fa:	9b02      	ldr	r3, [sp, #8]
 80064fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006500:	f88b a000 	strb.w	sl, [fp]
 8006504:	e775      	b.n	80063f2 <_dtoa_r+0x94a>
 8006506:	4638      	mov	r0, r7
 8006508:	e7ba      	b.n	8006480 <_dtoa_r+0x9d8>
 800650a:	2201      	movs	r2, #1
 800650c:	e7e2      	b.n	80064d4 <_dtoa_r+0xa2c>
 800650e:	9b03      	ldr	r3, [sp, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	db04      	blt.n	800651e <_dtoa_r+0xa76>
 8006514:	9906      	ldr	r1, [sp, #24]
 8006516:	430b      	orrs	r3, r1
 8006518:	9904      	ldr	r1, [sp, #16]
 800651a:	430b      	orrs	r3, r1
 800651c:	d122      	bne.n	8006564 <_dtoa_r+0xabc>
 800651e:	2a00      	cmp	r2, #0
 8006520:	ddee      	ble.n	8006500 <_dtoa_r+0xa58>
 8006522:	ee18 1a10 	vmov	r1, s16
 8006526:	2201      	movs	r2, #1
 8006528:	4620      	mov	r0, r4
 800652a:	f000 fba9 	bl	8006c80 <__lshift>
 800652e:	4631      	mov	r1, r6
 8006530:	ee08 0a10 	vmov	s16, r0
 8006534:	f000 fc14 	bl	8006d60 <__mcmp>
 8006538:	2800      	cmp	r0, #0
 800653a:	dc03      	bgt.n	8006544 <_dtoa_r+0xa9c>
 800653c:	d1e0      	bne.n	8006500 <_dtoa_r+0xa58>
 800653e:	f01a 0f01 	tst.w	sl, #1
 8006542:	d0dd      	beq.n	8006500 <_dtoa_r+0xa58>
 8006544:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006548:	d1d7      	bne.n	80064fa <_dtoa_r+0xa52>
 800654a:	2339      	movs	r3, #57	; 0x39
 800654c:	f88b 3000 	strb.w	r3, [fp]
 8006550:	462b      	mov	r3, r5
 8006552:	461d      	mov	r5, r3
 8006554:	3b01      	subs	r3, #1
 8006556:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800655a:	2a39      	cmp	r2, #57	; 0x39
 800655c:	d071      	beq.n	8006642 <_dtoa_r+0xb9a>
 800655e:	3201      	adds	r2, #1
 8006560:	701a      	strb	r2, [r3, #0]
 8006562:	e746      	b.n	80063f2 <_dtoa_r+0x94a>
 8006564:	2a00      	cmp	r2, #0
 8006566:	dd07      	ble.n	8006578 <_dtoa_r+0xad0>
 8006568:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800656c:	d0ed      	beq.n	800654a <_dtoa_r+0xaa2>
 800656e:	f10a 0301 	add.w	r3, sl, #1
 8006572:	f88b 3000 	strb.w	r3, [fp]
 8006576:	e73c      	b.n	80063f2 <_dtoa_r+0x94a>
 8006578:	9b05      	ldr	r3, [sp, #20]
 800657a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800657e:	4599      	cmp	r9, r3
 8006580:	d047      	beq.n	8006612 <_dtoa_r+0xb6a>
 8006582:	ee18 1a10 	vmov	r1, s16
 8006586:	2300      	movs	r3, #0
 8006588:	220a      	movs	r2, #10
 800658a:	4620      	mov	r0, r4
 800658c:	f000 f9c8 	bl	8006920 <__multadd>
 8006590:	45b8      	cmp	r8, r7
 8006592:	ee08 0a10 	vmov	s16, r0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	f04f 020a 	mov.w	r2, #10
 800659e:	4641      	mov	r1, r8
 80065a0:	4620      	mov	r0, r4
 80065a2:	d106      	bne.n	80065b2 <_dtoa_r+0xb0a>
 80065a4:	f000 f9bc 	bl	8006920 <__multadd>
 80065a8:	4680      	mov	r8, r0
 80065aa:	4607      	mov	r7, r0
 80065ac:	f109 0901 	add.w	r9, r9, #1
 80065b0:	e772      	b.n	8006498 <_dtoa_r+0x9f0>
 80065b2:	f000 f9b5 	bl	8006920 <__multadd>
 80065b6:	4639      	mov	r1, r7
 80065b8:	4680      	mov	r8, r0
 80065ba:	2300      	movs	r3, #0
 80065bc:	220a      	movs	r2, #10
 80065be:	4620      	mov	r0, r4
 80065c0:	f000 f9ae 	bl	8006920 <__multadd>
 80065c4:	4607      	mov	r7, r0
 80065c6:	e7f1      	b.n	80065ac <_dtoa_r+0xb04>
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	9302      	str	r3, [sp, #8]
 80065cc:	9d01      	ldr	r5, [sp, #4]
 80065ce:	ee18 0a10 	vmov	r0, s16
 80065d2:	4631      	mov	r1, r6
 80065d4:	f7ff f9da 	bl	800598c <quorem>
 80065d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80065dc:	9b01      	ldr	r3, [sp, #4]
 80065de:	f805 ab01 	strb.w	sl, [r5], #1
 80065e2:	1aea      	subs	r2, r5, r3
 80065e4:	9b02      	ldr	r3, [sp, #8]
 80065e6:	4293      	cmp	r3, r2
 80065e8:	dd09      	ble.n	80065fe <_dtoa_r+0xb56>
 80065ea:	ee18 1a10 	vmov	r1, s16
 80065ee:	2300      	movs	r3, #0
 80065f0:	220a      	movs	r2, #10
 80065f2:	4620      	mov	r0, r4
 80065f4:	f000 f994 	bl	8006920 <__multadd>
 80065f8:	ee08 0a10 	vmov	s16, r0
 80065fc:	e7e7      	b.n	80065ce <_dtoa_r+0xb26>
 80065fe:	9b02      	ldr	r3, [sp, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	bfc8      	it	gt
 8006604:	461d      	movgt	r5, r3
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	bfd8      	it	le
 800660a:	2501      	movle	r5, #1
 800660c:	441d      	add	r5, r3
 800660e:	f04f 0800 	mov.w	r8, #0
 8006612:	ee18 1a10 	vmov	r1, s16
 8006616:	2201      	movs	r2, #1
 8006618:	4620      	mov	r0, r4
 800661a:	f000 fb31 	bl	8006c80 <__lshift>
 800661e:	4631      	mov	r1, r6
 8006620:	ee08 0a10 	vmov	s16, r0
 8006624:	f000 fb9c 	bl	8006d60 <__mcmp>
 8006628:	2800      	cmp	r0, #0
 800662a:	dc91      	bgt.n	8006550 <_dtoa_r+0xaa8>
 800662c:	d102      	bne.n	8006634 <_dtoa_r+0xb8c>
 800662e:	f01a 0f01 	tst.w	sl, #1
 8006632:	d18d      	bne.n	8006550 <_dtoa_r+0xaa8>
 8006634:	462b      	mov	r3, r5
 8006636:	461d      	mov	r5, r3
 8006638:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800663c:	2a30      	cmp	r2, #48	; 0x30
 800663e:	d0fa      	beq.n	8006636 <_dtoa_r+0xb8e>
 8006640:	e6d7      	b.n	80063f2 <_dtoa_r+0x94a>
 8006642:	9a01      	ldr	r2, [sp, #4]
 8006644:	429a      	cmp	r2, r3
 8006646:	d184      	bne.n	8006552 <_dtoa_r+0xaaa>
 8006648:	9b00      	ldr	r3, [sp, #0]
 800664a:	3301      	adds	r3, #1
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	2331      	movs	r3, #49	; 0x31
 8006650:	7013      	strb	r3, [r2, #0]
 8006652:	e6ce      	b.n	80063f2 <_dtoa_r+0x94a>
 8006654:	4b09      	ldr	r3, [pc, #36]	; (800667c <_dtoa_r+0xbd4>)
 8006656:	f7ff ba95 	b.w	8005b84 <_dtoa_r+0xdc>
 800665a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800665c:	2b00      	cmp	r3, #0
 800665e:	f47f aa6e 	bne.w	8005b3e <_dtoa_r+0x96>
 8006662:	4b07      	ldr	r3, [pc, #28]	; (8006680 <_dtoa_r+0xbd8>)
 8006664:	f7ff ba8e 	b.w	8005b84 <_dtoa_r+0xdc>
 8006668:	9b02      	ldr	r3, [sp, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	dcae      	bgt.n	80065cc <_dtoa_r+0xb24>
 800666e:	9b06      	ldr	r3, [sp, #24]
 8006670:	2b02      	cmp	r3, #2
 8006672:	f73f aea8 	bgt.w	80063c6 <_dtoa_r+0x91e>
 8006676:	e7a9      	b.n	80065cc <_dtoa_r+0xb24>
 8006678:	08007c3f 	.word	0x08007c3f
 800667c:	08007b9c 	.word	0x08007b9c
 8006680:	08007bc0 	.word	0x08007bc0

08006684 <__sflush_r>:
 8006684:	898a      	ldrh	r2, [r1, #12]
 8006686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800668a:	4605      	mov	r5, r0
 800668c:	0710      	lsls	r0, r2, #28
 800668e:	460c      	mov	r4, r1
 8006690:	d458      	bmi.n	8006744 <__sflush_r+0xc0>
 8006692:	684b      	ldr	r3, [r1, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	dc05      	bgt.n	80066a4 <__sflush_r+0x20>
 8006698:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800669a:	2b00      	cmp	r3, #0
 800669c:	dc02      	bgt.n	80066a4 <__sflush_r+0x20>
 800669e:	2000      	movs	r0, #0
 80066a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066a6:	2e00      	cmp	r6, #0
 80066a8:	d0f9      	beq.n	800669e <__sflush_r+0x1a>
 80066aa:	2300      	movs	r3, #0
 80066ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066b0:	682f      	ldr	r7, [r5, #0]
 80066b2:	602b      	str	r3, [r5, #0]
 80066b4:	d032      	beq.n	800671c <__sflush_r+0x98>
 80066b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	075a      	lsls	r2, r3, #29
 80066bc:	d505      	bpl.n	80066ca <__sflush_r+0x46>
 80066be:	6863      	ldr	r3, [r4, #4]
 80066c0:	1ac0      	subs	r0, r0, r3
 80066c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066c4:	b10b      	cbz	r3, 80066ca <__sflush_r+0x46>
 80066c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066c8:	1ac0      	subs	r0, r0, r3
 80066ca:	2300      	movs	r3, #0
 80066cc:	4602      	mov	r2, r0
 80066ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066d0:	6a21      	ldr	r1, [r4, #32]
 80066d2:	4628      	mov	r0, r5
 80066d4:	47b0      	blx	r6
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	89a3      	ldrh	r3, [r4, #12]
 80066da:	d106      	bne.n	80066ea <__sflush_r+0x66>
 80066dc:	6829      	ldr	r1, [r5, #0]
 80066de:	291d      	cmp	r1, #29
 80066e0:	d82c      	bhi.n	800673c <__sflush_r+0xb8>
 80066e2:	4a2a      	ldr	r2, [pc, #168]	; (800678c <__sflush_r+0x108>)
 80066e4:	40ca      	lsrs	r2, r1
 80066e6:	07d6      	lsls	r6, r2, #31
 80066e8:	d528      	bpl.n	800673c <__sflush_r+0xb8>
 80066ea:	2200      	movs	r2, #0
 80066ec:	6062      	str	r2, [r4, #4]
 80066ee:	04d9      	lsls	r1, r3, #19
 80066f0:	6922      	ldr	r2, [r4, #16]
 80066f2:	6022      	str	r2, [r4, #0]
 80066f4:	d504      	bpl.n	8006700 <__sflush_r+0x7c>
 80066f6:	1c42      	adds	r2, r0, #1
 80066f8:	d101      	bne.n	80066fe <__sflush_r+0x7a>
 80066fa:	682b      	ldr	r3, [r5, #0]
 80066fc:	b903      	cbnz	r3, 8006700 <__sflush_r+0x7c>
 80066fe:	6560      	str	r0, [r4, #84]	; 0x54
 8006700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006702:	602f      	str	r7, [r5, #0]
 8006704:	2900      	cmp	r1, #0
 8006706:	d0ca      	beq.n	800669e <__sflush_r+0x1a>
 8006708:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800670c:	4299      	cmp	r1, r3
 800670e:	d002      	beq.n	8006716 <__sflush_r+0x92>
 8006710:	4628      	mov	r0, r5
 8006712:	f000 fc3d 	bl	8006f90 <_free_r>
 8006716:	2000      	movs	r0, #0
 8006718:	6360      	str	r0, [r4, #52]	; 0x34
 800671a:	e7c1      	b.n	80066a0 <__sflush_r+0x1c>
 800671c:	6a21      	ldr	r1, [r4, #32]
 800671e:	2301      	movs	r3, #1
 8006720:	4628      	mov	r0, r5
 8006722:	47b0      	blx	r6
 8006724:	1c41      	adds	r1, r0, #1
 8006726:	d1c7      	bne.n	80066b8 <__sflush_r+0x34>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0c4      	beq.n	80066b8 <__sflush_r+0x34>
 800672e:	2b1d      	cmp	r3, #29
 8006730:	d001      	beq.n	8006736 <__sflush_r+0xb2>
 8006732:	2b16      	cmp	r3, #22
 8006734:	d101      	bne.n	800673a <__sflush_r+0xb6>
 8006736:	602f      	str	r7, [r5, #0]
 8006738:	e7b1      	b.n	800669e <__sflush_r+0x1a>
 800673a:	89a3      	ldrh	r3, [r4, #12]
 800673c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006740:	81a3      	strh	r3, [r4, #12]
 8006742:	e7ad      	b.n	80066a0 <__sflush_r+0x1c>
 8006744:	690f      	ldr	r7, [r1, #16]
 8006746:	2f00      	cmp	r7, #0
 8006748:	d0a9      	beq.n	800669e <__sflush_r+0x1a>
 800674a:	0793      	lsls	r3, r2, #30
 800674c:	680e      	ldr	r6, [r1, #0]
 800674e:	bf08      	it	eq
 8006750:	694b      	ldreq	r3, [r1, #20]
 8006752:	600f      	str	r7, [r1, #0]
 8006754:	bf18      	it	ne
 8006756:	2300      	movne	r3, #0
 8006758:	eba6 0807 	sub.w	r8, r6, r7
 800675c:	608b      	str	r3, [r1, #8]
 800675e:	f1b8 0f00 	cmp.w	r8, #0
 8006762:	dd9c      	ble.n	800669e <__sflush_r+0x1a>
 8006764:	6a21      	ldr	r1, [r4, #32]
 8006766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006768:	4643      	mov	r3, r8
 800676a:	463a      	mov	r2, r7
 800676c:	4628      	mov	r0, r5
 800676e:	47b0      	blx	r6
 8006770:	2800      	cmp	r0, #0
 8006772:	dc06      	bgt.n	8006782 <__sflush_r+0xfe>
 8006774:	89a3      	ldrh	r3, [r4, #12]
 8006776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800677a:	81a3      	strh	r3, [r4, #12]
 800677c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006780:	e78e      	b.n	80066a0 <__sflush_r+0x1c>
 8006782:	4407      	add	r7, r0
 8006784:	eba8 0800 	sub.w	r8, r8, r0
 8006788:	e7e9      	b.n	800675e <__sflush_r+0xda>
 800678a:	bf00      	nop
 800678c:	20400001 	.word	0x20400001

08006790 <_fflush_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	690b      	ldr	r3, [r1, #16]
 8006794:	4605      	mov	r5, r0
 8006796:	460c      	mov	r4, r1
 8006798:	b913      	cbnz	r3, 80067a0 <_fflush_r+0x10>
 800679a:	2500      	movs	r5, #0
 800679c:	4628      	mov	r0, r5
 800679e:	bd38      	pop	{r3, r4, r5, pc}
 80067a0:	b118      	cbz	r0, 80067aa <_fflush_r+0x1a>
 80067a2:	6983      	ldr	r3, [r0, #24]
 80067a4:	b90b      	cbnz	r3, 80067aa <_fflush_r+0x1a>
 80067a6:	f7fe fa17 	bl	8004bd8 <__sinit>
 80067aa:	4b14      	ldr	r3, [pc, #80]	; (80067fc <_fflush_r+0x6c>)
 80067ac:	429c      	cmp	r4, r3
 80067ae:	d11b      	bne.n	80067e8 <_fflush_r+0x58>
 80067b0:	686c      	ldr	r4, [r5, #4]
 80067b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0ef      	beq.n	800679a <_fflush_r+0xa>
 80067ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067bc:	07d0      	lsls	r0, r2, #31
 80067be:	d404      	bmi.n	80067ca <_fflush_r+0x3a>
 80067c0:	0599      	lsls	r1, r3, #22
 80067c2:	d402      	bmi.n	80067ca <_fflush_r+0x3a>
 80067c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067c6:	f7fe faca 	bl	8004d5e <__retarget_lock_acquire_recursive>
 80067ca:	4628      	mov	r0, r5
 80067cc:	4621      	mov	r1, r4
 80067ce:	f7ff ff59 	bl	8006684 <__sflush_r>
 80067d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067d4:	07da      	lsls	r2, r3, #31
 80067d6:	4605      	mov	r5, r0
 80067d8:	d4e0      	bmi.n	800679c <_fflush_r+0xc>
 80067da:	89a3      	ldrh	r3, [r4, #12]
 80067dc:	059b      	lsls	r3, r3, #22
 80067de:	d4dd      	bmi.n	800679c <_fflush_r+0xc>
 80067e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067e2:	f7fe fabd 	bl	8004d60 <__retarget_lock_release_recursive>
 80067e6:	e7d9      	b.n	800679c <_fflush_r+0xc>
 80067e8:	4b05      	ldr	r3, [pc, #20]	; (8006800 <_fflush_r+0x70>)
 80067ea:	429c      	cmp	r4, r3
 80067ec:	d101      	bne.n	80067f2 <_fflush_r+0x62>
 80067ee:	68ac      	ldr	r4, [r5, #8]
 80067f0:	e7df      	b.n	80067b2 <_fflush_r+0x22>
 80067f2:	4b04      	ldr	r3, [pc, #16]	; (8006804 <_fflush_r+0x74>)
 80067f4:	429c      	cmp	r4, r3
 80067f6:	bf08      	it	eq
 80067f8:	68ec      	ldreq	r4, [r5, #12]
 80067fa:	e7da      	b.n	80067b2 <_fflush_r+0x22>
 80067fc:	08007b48 	.word	0x08007b48
 8006800:	08007b68 	.word	0x08007b68
 8006804:	08007b28 	.word	0x08007b28

08006808 <_localeconv_r>:
 8006808:	4800      	ldr	r0, [pc, #0]	; (800680c <_localeconv_r+0x4>)
 800680a:	4770      	bx	lr
 800680c:	20000164 	.word	0x20000164

08006810 <_lseek_r>:
 8006810:	b538      	push	{r3, r4, r5, lr}
 8006812:	4d07      	ldr	r5, [pc, #28]	; (8006830 <_lseek_r+0x20>)
 8006814:	4604      	mov	r4, r0
 8006816:	4608      	mov	r0, r1
 8006818:	4611      	mov	r1, r2
 800681a:	2200      	movs	r2, #0
 800681c:	602a      	str	r2, [r5, #0]
 800681e:	461a      	mov	r2, r3
 8006820:	f7fa ff98 	bl	8001754 <_lseek>
 8006824:	1c43      	adds	r3, r0, #1
 8006826:	d102      	bne.n	800682e <_lseek_r+0x1e>
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	b103      	cbz	r3, 800682e <_lseek_r+0x1e>
 800682c:	6023      	str	r3, [r4, #0]
 800682e:	bd38      	pop	{r3, r4, r5, pc}
 8006830:	200043c8 	.word	0x200043c8

08006834 <malloc>:
 8006834:	4b02      	ldr	r3, [pc, #8]	; (8006840 <malloc+0xc>)
 8006836:	4601      	mov	r1, r0
 8006838:	6818      	ldr	r0, [r3, #0]
 800683a:	f7fe bac9 	b.w	8004dd0 <_malloc_r>
 800683e:	bf00      	nop
 8006840:	20000010 	.word	0x20000010

08006844 <__malloc_lock>:
 8006844:	4801      	ldr	r0, [pc, #4]	; (800684c <__malloc_lock+0x8>)
 8006846:	f7fe ba8a 	b.w	8004d5e <__retarget_lock_acquire_recursive>
 800684a:	bf00      	nop
 800684c:	200043bc 	.word	0x200043bc

08006850 <__malloc_unlock>:
 8006850:	4801      	ldr	r0, [pc, #4]	; (8006858 <__malloc_unlock+0x8>)
 8006852:	f7fe ba85 	b.w	8004d60 <__retarget_lock_release_recursive>
 8006856:	bf00      	nop
 8006858:	200043bc 	.word	0x200043bc

0800685c <_Balloc>:
 800685c:	b570      	push	{r4, r5, r6, lr}
 800685e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006860:	4604      	mov	r4, r0
 8006862:	460d      	mov	r5, r1
 8006864:	b976      	cbnz	r6, 8006884 <_Balloc+0x28>
 8006866:	2010      	movs	r0, #16
 8006868:	f7ff ffe4 	bl	8006834 <malloc>
 800686c:	4602      	mov	r2, r0
 800686e:	6260      	str	r0, [r4, #36]	; 0x24
 8006870:	b920      	cbnz	r0, 800687c <_Balloc+0x20>
 8006872:	4b18      	ldr	r3, [pc, #96]	; (80068d4 <_Balloc+0x78>)
 8006874:	4818      	ldr	r0, [pc, #96]	; (80068d8 <_Balloc+0x7c>)
 8006876:	2166      	movs	r1, #102	; 0x66
 8006878:	f000 fd44 	bl	8007304 <__assert_func>
 800687c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006880:	6006      	str	r6, [r0, #0]
 8006882:	60c6      	str	r6, [r0, #12]
 8006884:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006886:	68f3      	ldr	r3, [r6, #12]
 8006888:	b183      	cbz	r3, 80068ac <_Balloc+0x50>
 800688a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006892:	b9b8      	cbnz	r0, 80068c4 <_Balloc+0x68>
 8006894:	2101      	movs	r1, #1
 8006896:	fa01 f605 	lsl.w	r6, r1, r5
 800689a:	1d72      	adds	r2, r6, #5
 800689c:	0092      	lsls	r2, r2, #2
 800689e:	4620      	mov	r0, r4
 80068a0:	f000 fb60 	bl	8006f64 <_calloc_r>
 80068a4:	b160      	cbz	r0, 80068c0 <_Balloc+0x64>
 80068a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80068aa:	e00e      	b.n	80068ca <_Balloc+0x6e>
 80068ac:	2221      	movs	r2, #33	; 0x21
 80068ae:	2104      	movs	r1, #4
 80068b0:	4620      	mov	r0, r4
 80068b2:	f000 fb57 	bl	8006f64 <_calloc_r>
 80068b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068b8:	60f0      	str	r0, [r6, #12]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e4      	bne.n	800688a <_Balloc+0x2e>
 80068c0:	2000      	movs	r0, #0
 80068c2:	bd70      	pop	{r4, r5, r6, pc}
 80068c4:	6802      	ldr	r2, [r0, #0]
 80068c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80068ca:	2300      	movs	r3, #0
 80068cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80068d0:	e7f7      	b.n	80068c2 <_Balloc+0x66>
 80068d2:	bf00      	nop
 80068d4:	08007bcd 	.word	0x08007bcd
 80068d8:	08007c50 	.word	0x08007c50

080068dc <_Bfree>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068e0:	4605      	mov	r5, r0
 80068e2:	460c      	mov	r4, r1
 80068e4:	b976      	cbnz	r6, 8006904 <_Bfree+0x28>
 80068e6:	2010      	movs	r0, #16
 80068e8:	f7ff ffa4 	bl	8006834 <malloc>
 80068ec:	4602      	mov	r2, r0
 80068ee:	6268      	str	r0, [r5, #36]	; 0x24
 80068f0:	b920      	cbnz	r0, 80068fc <_Bfree+0x20>
 80068f2:	4b09      	ldr	r3, [pc, #36]	; (8006918 <_Bfree+0x3c>)
 80068f4:	4809      	ldr	r0, [pc, #36]	; (800691c <_Bfree+0x40>)
 80068f6:	218a      	movs	r1, #138	; 0x8a
 80068f8:	f000 fd04 	bl	8007304 <__assert_func>
 80068fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006900:	6006      	str	r6, [r0, #0]
 8006902:	60c6      	str	r6, [r0, #12]
 8006904:	b13c      	cbz	r4, 8006916 <_Bfree+0x3a>
 8006906:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006908:	6862      	ldr	r2, [r4, #4]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006910:	6021      	str	r1, [r4, #0]
 8006912:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	08007bcd 	.word	0x08007bcd
 800691c:	08007c50 	.word	0x08007c50

08006920 <__multadd>:
 8006920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006924:	690d      	ldr	r5, [r1, #16]
 8006926:	4607      	mov	r7, r0
 8006928:	460c      	mov	r4, r1
 800692a:	461e      	mov	r6, r3
 800692c:	f101 0c14 	add.w	ip, r1, #20
 8006930:	2000      	movs	r0, #0
 8006932:	f8dc 3000 	ldr.w	r3, [ip]
 8006936:	b299      	uxth	r1, r3
 8006938:	fb02 6101 	mla	r1, r2, r1, r6
 800693c:	0c1e      	lsrs	r6, r3, #16
 800693e:	0c0b      	lsrs	r3, r1, #16
 8006940:	fb02 3306 	mla	r3, r2, r6, r3
 8006944:	b289      	uxth	r1, r1
 8006946:	3001      	adds	r0, #1
 8006948:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800694c:	4285      	cmp	r5, r0
 800694e:	f84c 1b04 	str.w	r1, [ip], #4
 8006952:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006956:	dcec      	bgt.n	8006932 <__multadd+0x12>
 8006958:	b30e      	cbz	r6, 800699e <__multadd+0x7e>
 800695a:	68a3      	ldr	r3, [r4, #8]
 800695c:	42ab      	cmp	r3, r5
 800695e:	dc19      	bgt.n	8006994 <__multadd+0x74>
 8006960:	6861      	ldr	r1, [r4, #4]
 8006962:	4638      	mov	r0, r7
 8006964:	3101      	adds	r1, #1
 8006966:	f7ff ff79 	bl	800685c <_Balloc>
 800696a:	4680      	mov	r8, r0
 800696c:	b928      	cbnz	r0, 800697a <__multadd+0x5a>
 800696e:	4602      	mov	r2, r0
 8006970:	4b0c      	ldr	r3, [pc, #48]	; (80069a4 <__multadd+0x84>)
 8006972:	480d      	ldr	r0, [pc, #52]	; (80069a8 <__multadd+0x88>)
 8006974:	21b5      	movs	r1, #181	; 0xb5
 8006976:	f000 fcc5 	bl	8007304 <__assert_func>
 800697a:	6922      	ldr	r2, [r4, #16]
 800697c:	3202      	adds	r2, #2
 800697e:	f104 010c 	add.w	r1, r4, #12
 8006982:	0092      	lsls	r2, r2, #2
 8006984:	300c      	adds	r0, #12
 8006986:	f7fe f9ec 	bl	8004d62 <memcpy>
 800698a:	4621      	mov	r1, r4
 800698c:	4638      	mov	r0, r7
 800698e:	f7ff ffa5 	bl	80068dc <_Bfree>
 8006992:	4644      	mov	r4, r8
 8006994:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006998:	3501      	adds	r5, #1
 800699a:	615e      	str	r6, [r3, #20]
 800699c:	6125      	str	r5, [r4, #16]
 800699e:	4620      	mov	r0, r4
 80069a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069a4:	08007c3f 	.word	0x08007c3f
 80069a8:	08007c50 	.word	0x08007c50

080069ac <__hi0bits>:
 80069ac:	0c03      	lsrs	r3, r0, #16
 80069ae:	041b      	lsls	r3, r3, #16
 80069b0:	b9d3      	cbnz	r3, 80069e8 <__hi0bits+0x3c>
 80069b2:	0400      	lsls	r0, r0, #16
 80069b4:	2310      	movs	r3, #16
 80069b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80069ba:	bf04      	itt	eq
 80069bc:	0200      	lsleq	r0, r0, #8
 80069be:	3308      	addeq	r3, #8
 80069c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80069c4:	bf04      	itt	eq
 80069c6:	0100      	lsleq	r0, r0, #4
 80069c8:	3304      	addeq	r3, #4
 80069ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80069ce:	bf04      	itt	eq
 80069d0:	0080      	lsleq	r0, r0, #2
 80069d2:	3302      	addeq	r3, #2
 80069d4:	2800      	cmp	r0, #0
 80069d6:	db05      	blt.n	80069e4 <__hi0bits+0x38>
 80069d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80069dc:	f103 0301 	add.w	r3, r3, #1
 80069e0:	bf08      	it	eq
 80069e2:	2320      	moveq	r3, #32
 80069e4:	4618      	mov	r0, r3
 80069e6:	4770      	bx	lr
 80069e8:	2300      	movs	r3, #0
 80069ea:	e7e4      	b.n	80069b6 <__hi0bits+0xa>

080069ec <__lo0bits>:
 80069ec:	6803      	ldr	r3, [r0, #0]
 80069ee:	f013 0207 	ands.w	r2, r3, #7
 80069f2:	4601      	mov	r1, r0
 80069f4:	d00b      	beq.n	8006a0e <__lo0bits+0x22>
 80069f6:	07da      	lsls	r2, r3, #31
 80069f8:	d423      	bmi.n	8006a42 <__lo0bits+0x56>
 80069fa:	0798      	lsls	r0, r3, #30
 80069fc:	bf49      	itett	mi
 80069fe:	085b      	lsrmi	r3, r3, #1
 8006a00:	089b      	lsrpl	r3, r3, #2
 8006a02:	2001      	movmi	r0, #1
 8006a04:	600b      	strmi	r3, [r1, #0]
 8006a06:	bf5c      	itt	pl
 8006a08:	600b      	strpl	r3, [r1, #0]
 8006a0a:	2002      	movpl	r0, #2
 8006a0c:	4770      	bx	lr
 8006a0e:	b298      	uxth	r0, r3
 8006a10:	b9a8      	cbnz	r0, 8006a3e <__lo0bits+0x52>
 8006a12:	0c1b      	lsrs	r3, r3, #16
 8006a14:	2010      	movs	r0, #16
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	b90a      	cbnz	r2, 8006a1e <__lo0bits+0x32>
 8006a1a:	3008      	adds	r0, #8
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	071a      	lsls	r2, r3, #28
 8006a20:	bf04      	itt	eq
 8006a22:	091b      	lsreq	r3, r3, #4
 8006a24:	3004      	addeq	r0, #4
 8006a26:	079a      	lsls	r2, r3, #30
 8006a28:	bf04      	itt	eq
 8006a2a:	089b      	lsreq	r3, r3, #2
 8006a2c:	3002      	addeq	r0, #2
 8006a2e:	07da      	lsls	r2, r3, #31
 8006a30:	d403      	bmi.n	8006a3a <__lo0bits+0x4e>
 8006a32:	085b      	lsrs	r3, r3, #1
 8006a34:	f100 0001 	add.w	r0, r0, #1
 8006a38:	d005      	beq.n	8006a46 <__lo0bits+0x5a>
 8006a3a:	600b      	str	r3, [r1, #0]
 8006a3c:	4770      	bx	lr
 8006a3e:	4610      	mov	r0, r2
 8006a40:	e7e9      	b.n	8006a16 <__lo0bits+0x2a>
 8006a42:	2000      	movs	r0, #0
 8006a44:	4770      	bx	lr
 8006a46:	2020      	movs	r0, #32
 8006a48:	4770      	bx	lr
	...

08006a4c <__i2b>:
 8006a4c:	b510      	push	{r4, lr}
 8006a4e:	460c      	mov	r4, r1
 8006a50:	2101      	movs	r1, #1
 8006a52:	f7ff ff03 	bl	800685c <_Balloc>
 8006a56:	4602      	mov	r2, r0
 8006a58:	b928      	cbnz	r0, 8006a66 <__i2b+0x1a>
 8006a5a:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <__i2b+0x24>)
 8006a5c:	4805      	ldr	r0, [pc, #20]	; (8006a74 <__i2b+0x28>)
 8006a5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006a62:	f000 fc4f 	bl	8007304 <__assert_func>
 8006a66:	2301      	movs	r3, #1
 8006a68:	6144      	str	r4, [r0, #20]
 8006a6a:	6103      	str	r3, [r0, #16]
 8006a6c:	bd10      	pop	{r4, pc}
 8006a6e:	bf00      	nop
 8006a70:	08007c3f 	.word	0x08007c3f
 8006a74:	08007c50 	.word	0x08007c50

08006a78 <__multiply>:
 8006a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a7c:	4691      	mov	r9, r2
 8006a7e:	690a      	ldr	r2, [r1, #16]
 8006a80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	bfb8      	it	lt
 8006a88:	460b      	movlt	r3, r1
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	bfbc      	itt	lt
 8006a8e:	464c      	movlt	r4, r9
 8006a90:	4699      	movlt	r9, r3
 8006a92:	6927      	ldr	r7, [r4, #16]
 8006a94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a98:	68a3      	ldr	r3, [r4, #8]
 8006a9a:	6861      	ldr	r1, [r4, #4]
 8006a9c:	eb07 060a 	add.w	r6, r7, sl
 8006aa0:	42b3      	cmp	r3, r6
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	bfb8      	it	lt
 8006aa6:	3101      	addlt	r1, #1
 8006aa8:	f7ff fed8 	bl	800685c <_Balloc>
 8006aac:	b930      	cbnz	r0, 8006abc <__multiply+0x44>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	4b44      	ldr	r3, [pc, #272]	; (8006bc4 <__multiply+0x14c>)
 8006ab2:	4845      	ldr	r0, [pc, #276]	; (8006bc8 <__multiply+0x150>)
 8006ab4:	f240 115d 	movw	r1, #349	; 0x15d
 8006ab8:	f000 fc24 	bl	8007304 <__assert_func>
 8006abc:	f100 0514 	add.w	r5, r0, #20
 8006ac0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	4543      	cmp	r3, r8
 8006aca:	d321      	bcc.n	8006b10 <__multiply+0x98>
 8006acc:	f104 0314 	add.w	r3, r4, #20
 8006ad0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ad4:	f109 0314 	add.w	r3, r9, #20
 8006ad8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006adc:	9202      	str	r2, [sp, #8]
 8006ade:	1b3a      	subs	r2, r7, r4
 8006ae0:	3a15      	subs	r2, #21
 8006ae2:	f022 0203 	bic.w	r2, r2, #3
 8006ae6:	3204      	adds	r2, #4
 8006ae8:	f104 0115 	add.w	r1, r4, #21
 8006aec:	428f      	cmp	r7, r1
 8006aee:	bf38      	it	cc
 8006af0:	2204      	movcc	r2, #4
 8006af2:	9201      	str	r2, [sp, #4]
 8006af4:	9a02      	ldr	r2, [sp, #8]
 8006af6:	9303      	str	r3, [sp, #12]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d80c      	bhi.n	8006b16 <__multiply+0x9e>
 8006afc:	2e00      	cmp	r6, #0
 8006afe:	dd03      	ble.n	8006b08 <__multiply+0x90>
 8006b00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d05a      	beq.n	8006bbe <__multiply+0x146>
 8006b08:	6106      	str	r6, [r0, #16]
 8006b0a:	b005      	add	sp, #20
 8006b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b10:	f843 2b04 	str.w	r2, [r3], #4
 8006b14:	e7d8      	b.n	8006ac8 <__multiply+0x50>
 8006b16:	f8b3 a000 	ldrh.w	sl, [r3]
 8006b1a:	f1ba 0f00 	cmp.w	sl, #0
 8006b1e:	d024      	beq.n	8006b6a <__multiply+0xf2>
 8006b20:	f104 0e14 	add.w	lr, r4, #20
 8006b24:	46a9      	mov	r9, r5
 8006b26:	f04f 0c00 	mov.w	ip, #0
 8006b2a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006b2e:	f8d9 1000 	ldr.w	r1, [r9]
 8006b32:	fa1f fb82 	uxth.w	fp, r2
 8006b36:	b289      	uxth	r1, r1
 8006b38:	fb0a 110b 	mla	r1, sl, fp, r1
 8006b3c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006b40:	f8d9 2000 	ldr.w	r2, [r9]
 8006b44:	4461      	add	r1, ip
 8006b46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b4a:	fb0a c20b 	mla	r2, sl, fp, ip
 8006b4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006b52:	b289      	uxth	r1, r1
 8006b54:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006b58:	4577      	cmp	r7, lr
 8006b5a:	f849 1b04 	str.w	r1, [r9], #4
 8006b5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b62:	d8e2      	bhi.n	8006b2a <__multiply+0xb2>
 8006b64:	9a01      	ldr	r2, [sp, #4]
 8006b66:	f845 c002 	str.w	ip, [r5, r2]
 8006b6a:	9a03      	ldr	r2, [sp, #12]
 8006b6c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006b70:	3304      	adds	r3, #4
 8006b72:	f1b9 0f00 	cmp.w	r9, #0
 8006b76:	d020      	beq.n	8006bba <__multiply+0x142>
 8006b78:	6829      	ldr	r1, [r5, #0]
 8006b7a:	f104 0c14 	add.w	ip, r4, #20
 8006b7e:	46ae      	mov	lr, r5
 8006b80:	f04f 0a00 	mov.w	sl, #0
 8006b84:	f8bc b000 	ldrh.w	fp, [ip]
 8006b88:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006b8c:	fb09 220b 	mla	r2, r9, fp, r2
 8006b90:	4492      	add	sl, r2
 8006b92:	b289      	uxth	r1, r1
 8006b94:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006b98:	f84e 1b04 	str.w	r1, [lr], #4
 8006b9c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006ba0:	f8be 1000 	ldrh.w	r1, [lr]
 8006ba4:	0c12      	lsrs	r2, r2, #16
 8006ba6:	fb09 1102 	mla	r1, r9, r2, r1
 8006baa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006bae:	4567      	cmp	r7, ip
 8006bb0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006bb4:	d8e6      	bhi.n	8006b84 <__multiply+0x10c>
 8006bb6:	9a01      	ldr	r2, [sp, #4]
 8006bb8:	50a9      	str	r1, [r5, r2]
 8006bba:	3504      	adds	r5, #4
 8006bbc:	e79a      	b.n	8006af4 <__multiply+0x7c>
 8006bbe:	3e01      	subs	r6, #1
 8006bc0:	e79c      	b.n	8006afc <__multiply+0x84>
 8006bc2:	bf00      	nop
 8006bc4:	08007c3f 	.word	0x08007c3f
 8006bc8:	08007c50 	.word	0x08007c50

08006bcc <__pow5mult>:
 8006bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bd0:	4615      	mov	r5, r2
 8006bd2:	f012 0203 	ands.w	r2, r2, #3
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	460f      	mov	r7, r1
 8006bda:	d007      	beq.n	8006bec <__pow5mult+0x20>
 8006bdc:	4c25      	ldr	r4, [pc, #148]	; (8006c74 <__pow5mult+0xa8>)
 8006bde:	3a01      	subs	r2, #1
 8006be0:	2300      	movs	r3, #0
 8006be2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006be6:	f7ff fe9b 	bl	8006920 <__multadd>
 8006bea:	4607      	mov	r7, r0
 8006bec:	10ad      	asrs	r5, r5, #2
 8006bee:	d03d      	beq.n	8006c6c <__pow5mult+0xa0>
 8006bf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006bf2:	b97c      	cbnz	r4, 8006c14 <__pow5mult+0x48>
 8006bf4:	2010      	movs	r0, #16
 8006bf6:	f7ff fe1d 	bl	8006834 <malloc>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	6270      	str	r0, [r6, #36]	; 0x24
 8006bfe:	b928      	cbnz	r0, 8006c0c <__pow5mult+0x40>
 8006c00:	4b1d      	ldr	r3, [pc, #116]	; (8006c78 <__pow5mult+0xac>)
 8006c02:	481e      	ldr	r0, [pc, #120]	; (8006c7c <__pow5mult+0xb0>)
 8006c04:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006c08:	f000 fb7c 	bl	8007304 <__assert_func>
 8006c0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c10:	6004      	str	r4, [r0, #0]
 8006c12:	60c4      	str	r4, [r0, #12]
 8006c14:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006c18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c1c:	b94c      	cbnz	r4, 8006c32 <__pow5mult+0x66>
 8006c1e:	f240 2171 	movw	r1, #625	; 0x271
 8006c22:	4630      	mov	r0, r6
 8006c24:	f7ff ff12 	bl	8006a4c <__i2b>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c2e:	4604      	mov	r4, r0
 8006c30:	6003      	str	r3, [r0, #0]
 8006c32:	f04f 0900 	mov.w	r9, #0
 8006c36:	07eb      	lsls	r3, r5, #31
 8006c38:	d50a      	bpl.n	8006c50 <__pow5mult+0x84>
 8006c3a:	4639      	mov	r1, r7
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	4630      	mov	r0, r6
 8006c40:	f7ff ff1a 	bl	8006a78 <__multiply>
 8006c44:	4639      	mov	r1, r7
 8006c46:	4680      	mov	r8, r0
 8006c48:	4630      	mov	r0, r6
 8006c4a:	f7ff fe47 	bl	80068dc <_Bfree>
 8006c4e:	4647      	mov	r7, r8
 8006c50:	106d      	asrs	r5, r5, #1
 8006c52:	d00b      	beq.n	8006c6c <__pow5mult+0xa0>
 8006c54:	6820      	ldr	r0, [r4, #0]
 8006c56:	b938      	cbnz	r0, 8006c68 <__pow5mult+0x9c>
 8006c58:	4622      	mov	r2, r4
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	f7ff ff0b 	bl	8006a78 <__multiply>
 8006c62:	6020      	str	r0, [r4, #0]
 8006c64:	f8c0 9000 	str.w	r9, [r0]
 8006c68:	4604      	mov	r4, r0
 8006c6a:	e7e4      	b.n	8006c36 <__pow5mult+0x6a>
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c72:	bf00      	nop
 8006c74:	08007da0 	.word	0x08007da0
 8006c78:	08007bcd 	.word	0x08007bcd
 8006c7c:	08007c50 	.word	0x08007c50

08006c80 <__lshift>:
 8006c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c84:	460c      	mov	r4, r1
 8006c86:	6849      	ldr	r1, [r1, #4]
 8006c88:	6923      	ldr	r3, [r4, #16]
 8006c8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c8e:	68a3      	ldr	r3, [r4, #8]
 8006c90:	4607      	mov	r7, r0
 8006c92:	4691      	mov	r9, r2
 8006c94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c98:	f108 0601 	add.w	r6, r8, #1
 8006c9c:	42b3      	cmp	r3, r6
 8006c9e:	db0b      	blt.n	8006cb8 <__lshift+0x38>
 8006ca0:	4638      	mov	r0, r7
 8006ca2:	f7ff fddb 	bl	800685c <_Balloc>
 8006ca6:	4605      	mov	r5, r0
 8006ca8:	b948      	cbnz	r0, 8006cbe <__lshift+0x3e>
 8006caa:	4602      	mov	r2, r0
 8006cac:	4b2a      	ldr	r3, [pc, #168]	; (8006d58 <__lshift+0xd8>)
 8006cae:	482b      	ldr	r0, [pc, #172]	; (8006d5c <__lshift+0xdc>)
 8006cb0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006cb4:	f000 fb26 	bl	8007304 <__assert_func>
 8006cb8:	3101      	adds	r1, #1
 8006cba:	005b      	lsls	r3, r3, #1
 8006cbc:	e7ee      	b.n	8006c9c <__lshift+0x1c>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	f100 0114 	add.w	r1, r0, #20
 8006cc4:	f100 0210 	add.w	r2, r0, #16
 8006cc8:	4618      	mov	r0, r3
 8006cca:	4553      	cmp	r3, sl
 8006ccc:	db37      	blt.n	8006d3e <__lshift+0xbe>
 8006cce:	6920      	ldr	r0, [r4, #16]
 8006cd0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006cd4:	f104 0314 	add.w	r3, r4, #20
 8006cd8:	f019 091f 	ands.w	r9, r9, #31
 8006cdc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ce0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006ce4:	d02f      	beq.n	8006d46 <__lshift+0xc6>
 8006ce6:	f1c9 0e20 	rsb	lr, r9, #32
 8006cea:	468a      	mov	sl, r1
 8006cec:	f04f 0c00 	mov.w	ip, #0
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	fa02 f209 	lsl.w	r2, r2, r9
 8006cf6:	ea42 020c 	orr.w	r2, r2, ip
 8006cfa:	f84a 2b04 	str.w	r2, [sl], #4
 8006cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d02:	4298      	cmp	r0, r3
 8006d04:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006d08:	d8f2      	bhi.n	8006cf0 <__lshift+0x70>
 8006d0a:	1b03      	subs	r3, r0, r4
 8006d0c:	3b15      	subs	r3, #21
 8006d0e:	f023 0303 	bic.w	r3, r3, #3
 8006d12:	3304      	adds	r3, #4
 8006d14:	f104 0215 	add.w	r2, r4, #21
 8006d18:	4290      	cmp	r0, r2
 8006d1a:	bf38      	it	cc
 8006d1c:	2304      	movcc	r3, #4
 8006d1e:	f841 c003 	str.w	ip, [r1, r3]
 8006d22:	f1bc 0f00 	cmp.w	ip, #0
 8006d26:	d001      	beq.n	8006d2c <__lshift+0xac>
 8006d28:	f108 0602 	add.w	r6, r8, #2
 8006d2c:	3e01      	subs	r6, #1
 8006d2e:	4638      	mov	r0, r7
 8006d30:	612e      	str	r6, [r5, #16]
 8006d32:	4621      	mov	r1, r4
 8006d34:	f7ff fdd2 	bl	80068dc <_Bfree>
 8006d38:	4628      	mov	r0, r5
 8006d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d42:	3301      	adds	r3, #1
 8006d44:	e7c1      	b.n	8006cca <__lshift+0x4a>
 8006d46:	3904      	subs	r1, #4
 8006d48:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d50:	4298      	cmp	r0, r3
 8006d52:	d8f9      	bhi.n	8006d48 <__lshift+0xc8>
 8006d54:	e7ea      	b.n	8006d2c <__lshift+0xac>
 8006d56:	bf00      	nop
 8006d58:	08007c3f 	.word	0x08007c3f
 8006d5c:	08007c50 	.word	0x08007c50

08006d60 <__mcmp>:
 8006d60:	b530      	push	{r4, r5, lr}
 8006d62:	6902      	ldr	r2, [r0, #16]
 8006d64:	690c      	ldr	r4, [r1, #16]
 8006d66:	1b12      	subs	r2, r2, r4
 8006d68:	d10e      	bne.n	8006d88 <__mcmp+0x28>
 8006d6a:	f100 0314 	add.w	r3, r0, #20
 8006d6e:	3114      	adds	r1, #20
 8006d70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006d74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006d78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006d7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006d80:	42a5      	cmp	r5, r4
 8006d82:	d003      	beq.n	8006d8c <__mcmp+0x2c>
 8006d84:	d305      	bcc.n	8006d92 <__mcmp+0x32>
 8006d86:	2201      	movs	r2, #1
 8006d88:	4610      	mov	r0, r2
 8006d8a:	bd30      	pop	{r4, r5, pc}
 8006d8c:	4283      	cmp	r3, r0
 8006d8e:	d3f3      	bcc.n	8006d78 <__mcmp+0x18>
 8006d90:	e7fa      	b.n	8006d88 <__mcmp+0x28>
 8006d92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d96:	e7f7      	b.n	8006d88 <__mcmp+0x28>

08006d98 <__mdiff>:
 8006d98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d9c:	460c      	mov	r4, r1
 8006d9e:	4606      	mov	r6, r0
 8006da0:	4611      	mov	r1, r2
 8006da2:	4620      	mov	r0, r4
 8006da4:	4690      	mov	r8, r2
 8006da6:	f7ff ffdb 	bl	8006d60 <__mcmp>
 8006daa:	1e05      	subs	r5, r0, #0
 8006dac:	d110      	bne.n	8006dd0 <__mdiff+0x38>
 8006dae:	4629      	mov	r1, r5
 8006db0:	4630      	mov	r0, r6
 8006db2:	f7ff fd53 	bl	800685c <_Balloc>
 8006db6:	b930      	cbnz	r0, 8006dc6 <__mdiff+0x2e>
 8006db8:	4b3a      	ldr	r3, [pc, #232]	; (8006ea4 <__mdiff+0x10c>)
 8006dba:	4602      	mov	r2, r0
 8006dbc:	f240 2132 	movw	r1, #562	; 0x232
 8006dc0:	4839      	ldr	r0, [pc, #228]	; (8006ea8 <__mdiff+0x110>)
 8006dc2:	f000 fa9f 	bl	8007304 <__assert_func>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006dcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd0:	bfa4      	itt	ge
 8006dd2:	4643      	movge	r3, r8
 8006dd4:	46a0      	movge	r8, r4
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ddc:	bfa6      	itte	ge
 8006dde:	461c      	movge	r4, r3
 8006de0:	2500      	movge	r5, #0
 8006de2:	2501      	movlt	r5, #1
 8006de4:	f7ff fd3a 	bl	800685c <_Balloc>
 8006de8:	b920      	cbnz	r0, 8006df4 <__mdiff+0x5c>
 8006dea:	4b2e      	ldr	r3, [pc, #184]	; (8006ea4 <__mdiff+0x10c>)
 8006dec:	4602      	mov	r2, r0
 8006dee:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006df2:	e7e5      	b.n	8006dc0 <__mdiff+0x28>
 8006df4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006df8:	6926      	ldr	r6, [r4, #16]
 8006dfa:	60c5      	str	r5, [r0, #12]
 8006dfc:	f104 0914 	add.w	r9, r4, #20
 8006e00:	f108 0514 	add.w	r5, r8, #20
 8006e04:	f100 0e14 	add.w	lr, r0, #20
 8006e08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e10:	f108 0210 	add.w	r2, r8, #16
 8006e14:	46f2      	mov	sl, lr
 8006e16:	2100      	movs	r1, #0
 8006e18:	f859 3b04 	ldr.w	r3, [r9], #4
 8006e1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006e20:	fa1f f883 	uxth.w	r8, r3
 8006e24:	fa11 f18b 	uxtah	r1, r1, fp
 8006e28:	0c1b      	lsrs	r3, r3, #16
 8006e2a:	eba1 0808 	sub.w	r8, r1, r8
 8006e2e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006e32:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006e36:	fa1f f888 	uxth.w	r8, r8
 8006e3a:	1419      	asrs	r1, r3, #16
 8006e3c:	454e      	cmp	r6, r9
 8006e3e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006e42:	f84a 3b04 	str.w	r3, [sl], #4
 8006e46:	d8e7      	bhi.n	8006e18 <__mdiff+0x80>
 8006e48:	1b33      	subs	r3, r6, r4
 8006e4a:	3b15      	subs	r3, #21
 8006e4c:	f023 0303 	bic.w	r3, r3, #3
 8006e50:	3304      	adds	r3, #4
 8006e52:	3415      	adds	r4, #21
 8006e54:	42a6      	cmp	r6, r4
 8006e56:	bf38      	it	cc
 8006e58:	2304      	movcc	r3, #4
 8006e5a:	441d      	add	r5, r3
 8006e5c:	4473      	add	r3, lr
 8006e5e:	469e      	mov	lr, r3
 8006e60:	462e      	mov	r6, r5
 8006e62:	4566      	cmp	r6, ip
 8006e64:	d30e      	bcc.n	8006e84 <__mdiff+0xec>
 8006e66:	f10c 0203 	add.w	r2, ip, #3
 8006e6a:	1b52      	subs	r2, r2, r5
 8006e6c:	f022 0203 	bic.w	r2, r2, #3
 8006e70:	3d03      	subs	r5, #3
 8006e72:	45ac      	cmp	ip, r5
 8006e74:	bf38      	it	cc
 8006e76:	2200      	movcc	r2, #0
 8006e78:	441a      	add	r2, r3
 8006e7a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006e7e:	b17b      	cbz	r3, 8006ea0 <__mdiff+0x108>
 8006e80:	6107      	str	r7, [r0, #16]
 8006e82:	e7a3      	b.n	8006dcc <__mdiff+0x34>
 8006e84:	f856 8b04 	ldr.w	r8, [r6], #4
 8006e88:	fa11 f288 	uxtah	r2, r1, r8
 8006e8c:	1414      	asrs	r4, r2, #16
 8006e8e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006e92:	b292      	uxth	r2, r2
 8006e94:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006e98:	f84e 2b04 	str.w	r2, [lr], #4
 8006e9c:	1421      	asrs	r1, r4, #16
 8006e9e:	e7e0      	b.n	8006e62 <__mdiff+0xca>
 8006ea0:	3f01      	subs	r7, #1
 8006ea2:	e7ea      	b.n	8006e7a <__mdiff+0xe2>
 8006ea4:	08007c3f 	.word	0x08007c3f
 8006ea8:	08007c50 	.word	0x08007c50

08006eac <__d2b>:
 8006eac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006eb0:	4689      	mov	r9, r1
 8006eb2:	2101      	movs	r1, #1
 8006eb4:	ec57 6b10 	vmov	r6, r7, d0
 8006eb8:	4690      	mov	r8, r2
 8006eba:	f7ff fccf 	bl	800685c <_Balloc>
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	b930      	cbnz	r0, 8006ed0 <__d2b+0x24>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	4b25      	ldr	r3, [pc, #148]	; (8006f5c <__d2b+0xb0>)
 8006ec6:	4826      	ldr	r0, [pc, #152]	; (8006f60 <__d2b+0xb4>)
 8006ec8:	f240 310a 	movw	r1, #778	; 0x30a
 8006ecc:	f000 fa1a 	bl	8007304 <__assert_func>
 8006ed0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006ed4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ed8:	bb35      	cbnz	r5, 8006f28 <__d2b+0x7c>
 8006eda:	2e00      	cmp	r6, #0
 8006edc:	9301      	str	r3, [sp, #4]
 8006ede:	d028      	beq.n	8006f32 <__d2b+0x86>
 8006ee0:	4668      	mov	r0, sp
 8006ee2:	9600      	str	r6, [sp, #0]
 8006ee4:	f7ff fd82 	bl	80069ec <__lo0bits>
 8006ee8:	9900      	ldr	r1, [sp, #0]
 8006eea:	b300      	cbz	r0, 8006f2e <__d2b+0x82>
 8006eec:	9a01      	ldr	r2, [sp, #4]
 8006eee:	f1c0 0320 	rsb	r3, r0, #32
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	430b      	orrs	r3, r1
 8006ef8:	40c2      	lsrs	r2, r0
 8006efa:	6163      	str	r3, [r4, #20]
 8006efc:	9201      	str	r2, [sp, #4]
 8006efe:	9b01      	ldr	r3, [sp, #4]
 8006f00:	61a3      	str	r3, [r4, #24]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	bf14      	ite	ne
 8006f06:	2202      	movne	r2, #2
 8006f08:	2201      	moveq	r2, #1
 8006f0a:	6122      	str	r2, [r4, #16]
 8006f0c:	b1d5      	cbz	r5, 8006f44 <__d2b+0x98>
 8006f0e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f12:	4405      	add	r5, r0
 8006f14:	f8c9 5000 	str.w	r5, [r9]
 8006f18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006f1c:	f8c8 0000 	str.w	r0, [r8]
 8006f20:	4620      	mov	r0, r4
 8006f22:	b003      	add	sp, #12
 8006f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f2c:	e7d5      	b.n	8006eda <__d2b+0x2e>
 8006f2e:	6161      	str	r1, [r4, #20]
 8006f30:	e7e5      	b.n	8006efe <__d2b+0x52>
 8006f32:	a801      	add	r0, sp, #4
 8006f34:	f7ff fd5a 	bl	80069ec <__lo0bits>
 8006f38:	9b01      	ldr	r3, [sp, #4]
 8006f3a:	6163      	str	r3, [r4, #20]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	6122      	str	r2, [r4, #16]
 8006f40:	3020      	adds	r0, #32
 8006f42:	e7e3      	b.n	8006f0c <__d2b+0x60>
 8006f44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006f4c:	f8c9 0000 	str.w	r0, [r9]
 8006f50:	6918      	ldr	r0, [r3, #16]
 8006f52:	f7ff fd2b 	bl	80069ac <__hi0bits>
 8006f56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f5a:	e7df      	b.n	8006f1c <__d2b+0x70>
 8006f5c:	08007c3f 	.word	0x08007c3f
 8006f60:	08007c50 	.word	0x08007c50

08006f64 <_calloc_r>:
 8006f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f66:	fba1 2402 	umull	r2, r4, r1, r2
 8006f6a:	b94c      	cbnz	r4, 8006f80 <_calloc_r+0x1c>
 8006f6c:	4611      	mov	r1, r2
 8006f6e:	9201      	str	r2, [sp, #4]
 8006f70:	f7fd ff2e 	bl	8004dd0 <_malloc_r>
 8006f74:	9a01      	ldr	r2, [sp, #4]
 8006f76:	4605      	mov	r5, r0
 8006f78:	b930      	cbnz	r0, 8006f88 <_calloc_r+0x24>
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	b003      	add	sp, #12
 8006f7e:	bd30      	pop	{r4, r5, pc}
 8006f80:	220c      	movs	r2, #12
 8006f82:	6002      	str	r2, [r0, #0]
 8006f84:	2500      	movs	r5, #0
 8006f86:	e7f8      	b.n	8006f7a <_calloc_r+0x16>
 8006f88:	4621      	mov	r1, r4
 8006f8a:	f7fd fef8 	bl	8004d7e <memset>
 8006f8e:	e7f4      	b.n	8006f7a <_calloc_r+0x16>

08006f90 <_free_r>:
 8006f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f92:	2900      	cmp	r1, #0
 8006f94:	d044      	beq.n	8007020 <_free_r+0x90>
 8006f96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f9a:	9001      	str	r0, [sp, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f1a1 0404 	sub.w	r4, r1, #4
 8006fa2:	bfb8      	it	lt
 8006fa4:	18e4      	addlt	r4, r4, r3
 8006fa6:	f7ff fc4d 	bl	8006844 <__malloc_lock>
 8006faa:	4a1e      	ldr	r2, [pc, #120]	; (8007024 <_free_r+0x94>)
 8006fac:	9801      	ldr	r0, [sp, #4]
 8006fae:	6813      	ldr	r3, [r2, #0]
 8006fb0:	b933      	cbnz	r3, 8006fc0 <_free_r+0x30>
 8006fb2:	6063      	str	r3, [r4, #4]
 8006fb4:	6014      	str	r4, [r2, #0]
 8006fb6:	b003      	add	sp, #12
 8006fb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006fbc:	f7ff bc48 	b.w	8006850 <__malloc_unlock>
 8006fc0:	42a3      	cmp	r3, r4
 8006fc2:	d908      	bls.n	8006fd6 <_free_r+0x46>
 8006fc4:	6825      	ldr	r5, [r4, #0]
 8006fc6:	1961      	adds	r1, r4, r5
 8006fc8:	428b      	cmp	r3, r1
 8006fca:	bf01      	itttt	eq
 8006fcc:	6819      	ldreq	r1, [r3, #0]
 8006fce:	685b      	ldreq	r3, [r3, #4]
 8006fd0:	1949      	addeq	r1, r1, r5
 8006fd2:	6021      	streq	r1, [r4, #0]
 8006fd4:	e7ed      	b.n	8006fb2 <_free_r+0x22>
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	b10b      	cbz	r3, 8006fe0 <_free_r+0x50>
 8006fdc:	42a3      	cmp	r3, r4
 8006fde:	d9fa      	bls.n	8006fd6 <_free_r+0x46>
 8006fe0:	6811      	ldr	r1, [r2, #0]
 8006fe2:	1855      	adds	r5, r2, r1
 8006fe4:	42a5      	cmp	r5, r4
 8006fe6:	d10b      	bne.n	8007000 <_free_r+0x70>
 8006fe8:	6824      	ldr	r4, [r4, #0]
 8006fea:	4421      	add	r1, r4
 8006fec:	1854      	adds	r4, r2, r1
 8006fee:	42a3      	cmp	r3, r4
 8006ff0:	6011      	str	r1, [r2, #0]
 8006ff2:	d1e0      	bne.n	8006fb6 <_free_r+0x26>
 8006ff4:	681c      	ldr	r4, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	6053      	str	r3, [r2, #4]
 8006ffa:	4421      	add	r1, r4
 8006ffc:	6011      	str	r1, [r2, #0]
 8006ffe:	e7da      	b.n	8006fb6 <_free_r+0x26>
 8007000:	d902      	bls.n	8007008 <_free_r+0x78>
 8007002:	230c      	movs	r3, #12
 8007004:	6003      	str	r3, [r0, #0]
 8007006:	e7d6      	b.n	8006fb6 <_free_r+0x26>
 8007008:	6825      	ldr	r5, [r4, #0]
 800700a:	1961      	adds	r1, r4, r5
 800700c:	428b      	cmp	r3, r1
 800700e:	bf04      	itt	eq
 8007010:	6819      	ldreq	r1, [r3, #0]
 8007012:	685b      	ldreq	r3, [r3, #4]
 8007014:	6063      	str	r3, [r4, #4]
 8007016:	bf04      	itt	eq
 8007018:	1949      	addeq	r1, r1, r5
 800701a:	6021      	streq	r1, [r4, #0]
 800701c:	6054      	str	r4, [r2, #4]
 800701e:	e7ca      	b.n	8006fb6 <_free_r+0x26>
 8007020:	b003      	add	sp, #12
 8007022:	bd30      	pop	{r4, r5, pc}
 8007024:	200043c0 	.word	0x200043c0

08007028 <__ssputs_r>:
 8007028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800702c:	688e      	ldr	r6, [r1, #8]
 800702e:	429e      	cmp	r6, r3
 8007030:	4682      	mov	sl, r0
 8007032:	460c      	mov	r4, r1
 8007034:	4690      	mov	r8, r2
 8007036:	461f      	mov	r7, r3
 8007038:	d838      	bhi.n	80070ac <__ssputs_r+0x84>
 800703a:	898a      	ldrh	r2, [r1, #12]
 800703c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007040:	d032      	beq.n	80070a8 <__ssputs_r+0x80>
 8007042:	6825      	ldr	r5, [r4, #0]
 8007044:	6909      	ldr	r1, [r1, #16]
 8007046:	eba5 0901 	sub.w	r9, r5, r1
 800704a:	6965      	ldr	r5, [r4, #20]
 800704c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007050:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007054:	3301      	adds	r3, #1
 8007056:	444b      	add	r3, r9
 8007058:	106d      	asrs	r5, r5, #1
 800705a:	429d      	cmp	r5, r3
 800705c:	bf38      	it	cc
 800705e:	461d      	movcc	r5, r3
 8007060:	0553      	lsls	r3, r2, #21
 8007062:	d531      	bpl.n	80070c8 <__ssputs_r+0xa0>
 8007064:	4629      	mov	r1, r5
 8007066:	f7fd feb3 	bl	8004dd0 <_malloc_r>
 800706a:	4606      	mov	r6, r0
 800706c:	b950      	cbnz	r0, 8007084 <__ssputs_r+0x5c>
 800706e:	230c      	movs	r3, #12
 8007070:	f8ca 3000 	str.w	r3, [sl]
 8007074:	89a3      	ldrh	r3, [r4, #12]
 8007076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800707a:	81a3      	strh	r3, [r4, #12]
 800707c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007084:	6921      	ldr	r1, [r4, #16]
 8007086:	464a      	mov	r2, r9
 8007088:	f7fd fe6b 	bl	8004d62 <memcpy>
 800708c:	89a3      	ldrh	r3, [r4, #12]
 800708e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007096:	81a3      	strh	r3, [r4, #12]
 8007098:	6126      	str	r6, [r4, #16]
 800709a:	6165      	str	r5, [r4, #20]
 800709c:	444e      	add	r6, r9
 800709e:	eba5 0509 	sub.w	r5, r5, r9
 80070a2:	6026      	str	r6, [r4, #0]
 80070a4:	60a5      	str	r5, [r4, #8]
 80070a6:	463e      	mov	r6, r7
 80070a8:	42be      	cmp	r6, r7
 80070aa:	d900      	bls.n	80070ae <__ssputs_r+0x86>
 80070ac:	463e      	mov	r6, r7
 80070ae:	6820      	ldr	r0, [r4, #0]
 80070b0:	4632      	mov	r2, r6
 80070b2:	4641      	mov	r1, r8
 80070b4:	f000 f968 	bl	8007388 <memmove>
 80070b8:	68a3      	ldr	r3, [r4, #8]
 80070ba:	1b9b      	subs	r3, r3, r6
 80070bc:	60a3      	str	r3, [r4, #8]
 80070be:	6823      	ldr	r3, [r4, #0]
 80070c0:	4433      	add	r3, r6
 80070c2:	6023      	str	r3, [r4, #0]
 80070c4:	2000      	movs	r0, #0
 80070c6:	e7db      	b.n	8007080 <__ssputs_r+0x58>
 80070c8:	462a      	mov	r2, r5
 80070ca:	f000 f977 	bl	80073bc <_realloc_r>
 80070ce:	4606      	mov	r6, r0
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d1e1      	bne.n	8007098 <__ssputs_r+0x70>
 80070d4:	6921      	ldr	r1, [r4, #16]
 80070d6:	4650      	mov	r0, sl
 80070d8:	f7ff ff5a 	bl	8006f90 <_free_r>
 80070dc:	e7c7      	b.n	800706e <__ssputs_r+0x46>
	...

080070e0 <_svfiprintf_r>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	4698      	mov	r8, r3
 80070e6:	898b      	ldrh	r3, [r1, #12]
 80070e8:	061b      	lsls	r3, r3, #24
 80070ea:	b09d      	sub	sp, #116	; 0x74
 80070ec:	4607      	mov	r7, r0
 80070ee:	460d      	mov	r5, r1
 80070f0:	4614      	mov	r4, r2
 80070f2:	d50e      	bpl.n	8007112 <_svfiprintf_r+0x32>
 80070f4:	690b      	ldr	r3, [r1, #16]
 80070f6:	b963      	cbnz	r3, 8007112 <_svfiprintf_r+0x32>
 80070f8:	2140      	movs	r1, #64	; 0x40
 80070fa:	f7fd fe69 	bl	8004dd0 <_malloc_r>
 80070fe:	6028      	str	r0, [r5, #0]
 8007100:	6128      	str	r0, [r5, #16]
 8007102:	b920      	cbnz	r0, 800710e <_svfiprintf_r+0x2e>
 8007104:	230c      	movs	r3, #12
 8007106:	603b      	str	r3, [r7, #0]
 8007108:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800710c:	e0d1      	b.n	80072b2 <_svfiprintf_r+0x1d2>
 800710e:	2340      	movs	r3, #64	; 0x40
 8007110:	616b      	str	r3, [r5, #20]
 8007112:	2300      	movs	r3, #0
 8007114:	9309      	str	r3, [sp, #36]	; 0x24
 8007116:	2320      	movs	r3, #32
 8007118:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800711c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007120:	2330      	movs	r3, #48	; 0x30
 8007122:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80072cc <_svfiprintf_r+0x1ec>
 8007126:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800712a:	f04f 0901 	mov.w	r9, #1
 800712e:	4623      	mov	r3, r4
 8007130:	469a      	mov	sl, r3
 8007132:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007136:	b10a      	cbz	r2, 800713c <_svfiprintf_r+0x5c>
 8007138:	2a25      	cmp	r2, #37	; 0x25
 800713a:	d1f9      	bne.n	8007130 <_svfiprintf_r+0x50>
 800713c:	ebba 0b04 	subs.w	fp, sl, r4
 8007140:	d00b      	beq.n	800715a <_svfiprintf_r+0x7a>
 8007142:	465b      	mov	r3, fp
 8007144:	4622      	mov	r2, r4
 8007146:	4629      	mov	r1, r5
 8007148:	4638      	mov	r0, r7
 800714a:	f7ff ff6d 	bl	8007028 <__ssputs_r>
 800714e:	3001      	adds	r0, #1
 8007150:	f000 80aa 	beq.w	80072a8 <_svfiprintf_r+0x1c8>
 8007154:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007156:	445a      	add	r2, fp
 8007158:	9209      	str	r2, [sp, #36]	; 0x24
 800715a:	f89a 3000 	ldrb.w	r3, [sl]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 80a2 	beq.w	80072a8 <_svfiprintf_r+0x1c8>
 8007164:	2300      	movs	r3, #0
 8007166:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800716a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800716e:	f10a 0a01 	add.w	sl, sl, #1
 8007172:	9304      	str	r3, [sp, #16]
 8007174:	9307      	str	r3, [sp, #28]
 8007176:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800717a:	931a      	str	r3, [sp, #104]	; 0x68
 800717c:	4654      	mov	r4, sl
 800717e:	2205      	movs	r2, #5
 8007180:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007184:	4851      	ldr	r0, [pc, #324]	; (80072cc <_svfiprintf_r+0x1ec>)
 8007186:	f7f9 f833 	bl	80001f0 <memchr>
 800718a:	9a04      	ldr	r2, [sp, #16]
 800718c:	b9d8      	cbnz	r0, 80071c6 <_svfiprintf_r+0xe6>
 800718e:	06d0      	lsls	r0, r2, #27
 8007190:	bf44      	itt	mi
 8007192:	2320      	movmi	r3, #32
 8007194:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007198:	0711      	lsls	r1, r2, #28
 800719a:	bf44      	itt	mi
 800719c:	232b      	movmi	r3, #43	; 0x2b
 800719e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071a2:	f89a 3000 	ldrb.w	r3, [sl]
 80071a6:	2b2a      	cmp	r3, #42	; 0x2a
 80071a8:	d015      	beq.n	80071d6 <_svfiprintf_r+0xf6>
 80071aa:	9a07      	ldr	r2, [sp, #28]
 80071ac:	4654      	mov	r4, sl
 80071ae:	2000      	movs	r0, #0
 80071b0:	f04f 0c0a 	mov.w	ip, #10
 80071b4:	4621      	mov	r1, r4
 80071b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071ba:	3b30      	subs	r3, #48	; 0x30
 80071bc:	2b09      	cmp	r3, #9
 80071be:	d94e      	bls.n	800725e <_svfiprintf_r+0x17e>
 80071c0:	b1b0      	cbz	r0, 80071f0 <_svfiprintf_r+0x110>
 80071c2:	9207      	str	r2, [sp, #28]
 80071c4:	e014      	b.n	80071f0 <_svfiprintf_r+0x110>
 80071c6:	eba0 0308 	sub.w	r3, r0, r8
 80071ca:	fa09 f303 	lsl.w	r3, r9, r3
 80071ce:	4313      	orrs	r3, r2
 80071d0:	9304      	str	r3, [sp, #16]
 80071d2:	46a2      	mov	sl, r4
 80071d4:	e7d2      	b.n	800717c <_svfiprintf_r+0x9c>
 80071d6:	9b03      	ldr	r3, [sp, #12]
 80071d8:	1d19      	adds	r1, r3, #4
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	9103      	str	r1, [sp, #12]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bfbb      	ittet	lt
 80071e2:	425b      	neglt	r3, r3
 80071e4:	f042 0202 	orrlt.w	r2, r2, #2
 80071e8:	9307      	strge	r3, [sp, #28]
 80071ea:	9307      	strlt	r3, [sp, #28]
 80071ec:	bfb8      	it	lt
 80071ee:	9204      	strlt	r2, [sp, #16]
 80071f0:	7823      	ldrb	r3, [r4, #0]
 80071f2:	2b2e      	cmp	r3, #46	; 0x2e
 80071f4:	d10c      	bne.n	8007210 <_svfiprintf_r+0x130>
 80071f6:	7863      	ldrb	r3, [r4, #1]
 80071f8:	2b2a      	cmp	r3, #42	; 0x2a
 80071fa:	d135      	bne.n	8007268 <_svfiprintf_r+0x188>
 80071fc:	9b03      	ldr	r3, [sp, #12]
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	9203      	str	r2, [sp, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	bfb8      	it	lt
 8007208:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800720c:	3402      	adds	r4, #2
 800720e:	9305      	str	r3, [sp, #20]
 8007210:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80072dc <_svfiprintf_r+0x1fc>
 8007214:	7821      	ldrb	r1, [r4, #0]
 8007216:	2203      	movs	r2, #3
 8007218:	4650      	mov	r0, sl
 800721a:	f7f8 ffe9 	bl	80001f0 <memchr>
 800721e:	b140      	cbz	r0, 8007232 <_svfiprintf_r+0x152>
 8007220:	2340      	movs	r3, #64	; 0x40
 8007222:	eba0 000a 	sub.w	r0, r0, sl
 8007226:	fa03 f000 	lsl.w	r0, r3, r0
 800722a:	9b04      	ldr	r3, [sp, #16]
 800722c:	4303      	orrs	r3, r0
 800722e:	3401      	adds	r4, #1
 8007230:	9304      	str	r3, [sp, #16]
 8007232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007236:	4826      	ldr	r0, [pc, #152]	; (80072d0 <_svfiprintf_r+0x1f0>)
 8007238:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800723c:	2206      	movs	r2, #6
 800723e:	f7f8 ffd7 	bl	80001f0 <memchr>
 8007242:	2800      	cmp	r0, #0
 8007244:	d038      	beq.n	80072b8 <_svfiprintf_r+0x1d8>
 8007246:	4b23      	ldr	r3, [pc, #140]	; (80072d4 <_svfiprintf_r+0x1f4>)
 8007248:	bb1b      	cbnz	r3, 8007292 <_svfiprintf_r+0x1b2>
 800724a:	9b03      	ldr	r3, [sp, #12]
 800724c:	3307      	adds	r3, #7
 800724e:	f023 0307 	bic.w	r3, r3, #7
 8007252:	3308      	adds	r3, #8
 8007254:	9303      	str	r3, [sp, #12]
 8007256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007258:	4433      	add	r3, r6
 800725a:	9309      	str	r3, [sp, #36]	; 0x24
 800725c:	e767      	b.n	800712e <_svfiprintf_r+0x4e>
 800725e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007262:	460c      	mov	r4, r1
 8007264:	2001      	movs	r0, #1
 8007266:	e7a5      	b.n	80071b4 <_svfiprintf_r+0xd4>
 8007268:	2300      	movs	r3, #0
 800726a:	3401      	adds	r4, #1
 800726c:	9305      	str	r3, [sp, #20]
 800726e:	4619      	mov	r1, r3
 8007270:	f04f 0c0a 	mov.w	ip, #10
 8007274:	4620      	mov	r0, r4
 8007276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800727a:	3a30      	subs	r2, #48	; 0x30
 800727c:	2a09      	cmp	r2, #9
 800727e:	d903      	bls.n	8007288 <_svfiprintf_r+0x1a8>
 8007280:	2b00      	cmp	r3, #0
 8007282:	d0c5      	beq.n	8007210 <_svfiprintf_r+0x130>
 8007284:	9105      	str	r1, [sp, #20]
 8007286:	e7c3      	b.n	8007210 <_svfiprintf_r+0x130>
 8007288:	fb0c 2101 	mla	r1, ip, r1, r2
 800728c:	4604      	mov	r4, r0
 800728e:	2301      	movs	r3, #1
 8007290:	e7f0      	b.n	8007274 <_svfiprintf_r+0x194>
 8007292:	ab03      	add	r3, sp, #12
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	462a      	mov	r2, r5
 8007298:	4b0f      	ldr	r3, [pc, #60]	; (80072d8 <_svfiprintf_r+0x1f8>)
 800729a:	a904      	add	r1, sp, #16
 800729c:	4638      	mov	r0, r7
 800729e:	f7fd feab 	bl	8004ff8 <_printf_float>
 80072a2:	1c42      	adds	r2, r0, #1
 80072a4:	4606      	mov	r6, r0
 80072a6:	d1d6      	bne.n	8007256 <_svfiprintf_r+0x176>
 80072a8:	89ab      	ldrh	r3, [r5, #12]
 80072aa:	065b      	lsls	r3, r3, #25
 80072ac:	f53f af2c 	bmi.w	8007108 <_svfiprintf_r+0x28>
 80072b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072b2:	b01d      	add	sp, #116	; 0x74
 80072b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b8:	ab03      	add	r3, sp, #12
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	462a      	mov	r2, r5
 80072be:	4b06      	ldr	r3, [pc, #24]	; (80072d8 <_svfiprintf_r+0x1f8>)
 80072c0:	a904      	add	r1, sp, #16
 80072c2:	4638      	mov	r0, r7
 80072c4:	f7fe f93c 	bl	8005540 <_printf_i>
 80072c8:	e7eb      	b.n	80072a2 <_svfiprintf_r+0x1c2>
 80072ca:	bf00      	nop
 80072cc:	08007dac 	.word	0x08007dac
 80072d0:	08007db6 	.word	0x08007db6
 80072d4:	08004ff9 	.word	0x08004ff9
 80072d8:	08007029 	.word	0x08007029
 80072dc:	08007db2 	.word	0x08007db2

080072e0 <_read_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4d07      	ldr	r5, [pc, #28]	; (8007300 <_read_r+0x20>)
 80072e4:	4604      	mov	r4, r0
 80072e6:	4608      	mov	r0, r1
 80072e8:	4611      	mov	r1, r2
 80072ea:	2200      	movs	r2, #0
 80072ec:	602a      	str	r2, [r5, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	f7fa f9d0 	bl	8001694 <_read>
 80072f4:	1c43      	adds	r3, r0, #1
 80072f6:	d102      	bne.n	80072fe <_read_r+0x1e>
 80072f8:	682b      	ldr	r3, [r5, #0]
 80072fa:	b103      	cbz	r3, 80072fe <_read_r+0x1e>
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	bd38      	pop	{r3, r4, r5, pc}
 8007300:	200043c8 	.word	0x200043c8

08007304 <__assert_func>:
 8007304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007306:	4614      	mov	r4, r2
 8007308:	461a      	mov	r2, r3
 800730a:	4b09      	ldr	r3, [pc, #36]	; (8007330 <__assert_func+0x2c>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4605      	mov	r5, r0
 8007310:	68d8      	ldr	r0, [r3, #12]
 8007312:	b14c      	cbz	r4, 8007328 <__assert_func+0x24>
 8007314:	4b07      	ldr	r3, [pc, #28]	; (8007334 <__assert_func+0x30>)
 8007316:	9100      	str	r1, [sp, #0]
 8007318:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800731c:	4906      	ldr	r1, [pc, #24]	; (8007338 <__assert_func+0x34>)
 800731e:	462b      	mov	r3, r5
 8007320:	f000 f80e 	bl	8007340 <fiprintf>
 8007324:	f000 faa0 	bl	8007868 <abort>
 8007328:	4b04      	ldr	r3, [pc, #16]	; (800733c <__assert_func+0x38>)
 800732a:	461c      	mov	r4, r3
 800732c:	e7f3      	b.n	8007316 <__assert_func+0x12>
 800732e:	bf00      	nop
 8007330:	20000010 	.word	0x20000010
 8007334:	08007dbd 	.word	0x08007dbd
 8007338:	08007dca 	.word	0x08007dca
 800733c:	08007df8 	.word	0x08007df8

08007340 <fiprintf>:
 8007340:	b40e      	push	{r1, r2, r3}
 8007342:	b503      	push	{r0, r1, lr}
 8007344:	4601      	mov	r1, r0
 8007346:	ab03      	add	r3, sp, #12
 8007348:	4805      	ldr	r0, [pc, #20]	; (8007360 <fiprintf+0x20>)
 800734a:	f853 2b04 	ldr.w	r2, [r3], #4
 800734e:	6800      	ldr	r0, [r0, #0]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	f000 f88b 	bl	800746c <_vfiprintf_r>
 8007356:	b002      	add	sp, #8
 8007358:	f85d eb04 	ldr.w	lr, [sp], #4
 800735c:	b003      	add	sp, #12
 800735e:	4770      	bx	lr
 8007360:	20000010 	.word	0x20000010

08007364 <__ascii_mbtowc>:
 8007364:	b082      	sub	sp, #8
 8007366:	b901      	cbnz	r1, 800736a <__ascii_mbtowc+0x6>
 8007368:	a901      	add	r1, sp, #4
 800736a:	b142      	cbz	r2, 800737e <__ascii_mbtowc+0x1a>
 800736c:	b14b      	cbz	r3, 8007382 <__ascii_mbtowc+0x1e>
 800736e:	7813      	ldrb	r3, [r2, #0]
 8007370:	600b      	str	r3, [r1, #0]
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	1e10      	subs	r0, r2, #0
 8007376:	bf18      	it	ne
 8007378:	2001      	movne	r0, #1
 800737a:	b002      	add	sp, #8
 800737c:	4770      	bx	lr
 800737e:	4610      	mov	r0, r2
 8007380:	e7fb      	b.n	800737a <__ascii_mbtowc+0x16>
 8007382:	f06f 0001 	mvn.w	r0, #1
 8007386:	e7f8      	b.n	800737a <__ascii_mbtowc+0x16>

08007388 <memmove>:
 8007388:	4288      	cmp	r0, r1
 800738a:	b510      	push	{r4, lr}
 800738c:	eb01 0402 	add.w	r4, r1, r2
 8007390:	d902      	bls.n	8007398 <memmove+0x10>
 8007392:	4284      	cmp	r4, r0
 8007394:	4623      	mov	r3, r4
 8007396:	d807      	bhi.n	80073a8 <memmove+0x20>
 8007398:	1e43      	subs	r3, r0, #1
 800739a:	42a1      	cmp	r1, r4
 800739c:	d008      	beq.n	80073b0 <memmove+0x28>
 800739e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073a6:	e7f8      	b.n	800739a <memmove+0x12>
 80073a8:	4402      	add	r2, r0
 80073aa:	4601      	mov	r1, r0
 80073ac:	428a      	cmp	r2, r1
 80073ae:	d100      	bne.n	80073b2 <memmove+0x2a>
 80073b0:	bd10      	pop	{r4, pc}
 80073b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80073ba:	e7f7      	b.n	80073ac <memmove+0x24>

080073bc <_realloc_r>:
 80073bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c0:	4680      	mov	r8, r0
 80073c2:	4614      	mov	r4, r2
 80073c4:	460e      	mov	r6, r1
 80073c6:	b921      	cbnz	r1, 80073d2 <_realloc_r+0x16>
 80073c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073cc:	4611      	mov	r1, r2
 80073ce:	f7fd bcff 	b.w	8004dd0 <_malloc_r>
 80073d2:	b92a      	cbnz	r2, 80073e0 <_realloc_r+0x24>
 80073d4:	f7ff fddc 	bl	8006f90 <_free_r>
 80073d8:	4625      	mov	r5, r4
 80073da:	4628      	mov	r0, r5
 80073dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073e0:	f000 faae 	bl	8007940 <_malloc_usable_size_r>
 80073e4:	4284      	cmp	r4, r0
 80073e6:	4607      	mov	r7, r0
 80073e8:	d802      	bhi.n	80073f0 <_realloc_r+0x34>
 80073ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073ee:	d812      	bhi.n	8007416 <_realloc_r+0x5a>
 80073f0:	4621      	mov	r1, r4
 80073f2:	4640      	mov	r0, r8
 80073f4:	f7fd fcec 	bl	8004dd0 <_malloc_r>
 80073f8:	4605      	mov	r5, r0
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d0ed      	beq.n	80073da <_realloc_r+0x1e>
 80073fe:	42bc      	cmp	r4, r7
 8007400:	4622      	mov	r2, r4
 8007402:	4631      	mov	r1, r6
 8007404:	bf28      	it	cs
 8007406:	463a      	movcs	r2, r7
 8007408:	f7fd fcab 	bl	8004d62 <memcpy>
 800740c:	4631      	mov	r1, r6
 800740e:	4640      	mov	r0, r8
 8007410:	f7ff fdbe 	bl	8006f90 <_free_r>
 8007414:	e7e1      	b.n	80073da <_realloc_r+0x1e>
 8007416:	4635      	mov	r5, r6
 8007418:	e7df      	b.n	80073da <_realloc_r+0x1e>

0800741a <__sfputc_r>:
 800741a:	6893      	ldr	r3, [r2, #8]
 800741c:	3b01      	subs	r3, #1
 800741e:	2b00      	cmp	r3, #0
 8007420:	b410      	push	{r4}
 8007422:	6093      	str	r3, [r2, #8]
 8007424:	da08      	bge.n	8007438 <__sfputc_r+0x1e>
 8007426:	6994      	ldr	r4, [r2, #24]
 8007428:	42a3      	cmp	r3, r4
 800742a:	db01      	blt.n	8007430 <__sfputc_r+0x16>
 800742c:	290a      	cmp	r1, #10
 800742e:	d103      	bne.n	8007438 <__sfputc_r+0x1e>
 8007430:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007434:	f000 b94a 	b.w	80076cc <__swbuf_r>
 8007438:	6813      	ldr	r3, [r2, #0]
 800743a:	1c58      	adds	r0, r3, #1
 800743c:	6010      	str	r0, [r2, #0]
 800743e:	7019      	strb	r1, [r3, #0]
 8007440:	4608      	mov	r0, r1
 8007442:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007446:	4770      	bx	lr

08007448 <__sfputs_r>:
 8007448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744a:	4606      	mov	r6, r0
 800744c:	460f      	mov	r7, r1
 800744e:	4614      	mov	r4, r2
 8007450:	18d5      	adds	r5, r2, r3
 8007452:	42ac      	cmp	r4, r5
 8007454:	d101      	bne.n	800745a <__sfputs_r+0x12>
 8007456:	2000      	movs	r0, #0
 8007458:	e007      	b.n	800746a <__sfputs_r+0x22>
 800745a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800745e:	463a      	mov	r2, r7
 8007460:	4630      	mov	r0, r6
 8007462:	f7ff ffda 	bl	800741a <__sfputc_r>
 8007466:	1c43      	adds	r3, r0, #1
 8007468:	d1f3      	bne.n	8007452 <__sfputs_r+0xa>
 800746a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800746c <_vfiprintf_r>:
 800746c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007470:	460d      	mov	r5, r1
 8007472:	b09d      	sub	sp, #116	; 0x74
 8007474:	4614      	mov	r4, r2
 8007476:	4698      	mov	r8, r3
 8007478:	4606      	mov	r6, r0
 800747a:	b118      	cbz	r0, 8007484 <_vfiprintf_r+0x18>
 800747c:	6983      	ldr	r3, [r0, #24]
 800747e:	b90b      	cbnz	r3, 8007484 <_vfiprintf_r+0x18>
 8007480:	f7fd fbaa 	bl	8004bd8 <__sinit>
 8007484:	4b89      	ldr	r3, [pc, #548]	; (80076ac <_vfiprintf_r+0x240>)
 8007486:	429d      	cmp	r5, r3
 8007488:	d11b      	bne.n	80074c2 <_vfiprintf_r+0x56>
 800748a:	6875      	ldr	r5, [r6, #4]
 800748c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800748e:	07d9      	lsls	r1, r3, #31
 8007490:	d405      	bmi.n	800749e <_vfiprintf_r+0x32>
 8007492:	89ab      	ldrh	r3, [r5, #12]
 8007494:	059a      	lsls	r2, r3, #22
 8007496:	d402      	bmi.n	800749e <_vfiprintf_r+0x32>
 8007498:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800749a:	f7fd fc60 	bl	8004d5e <__retarget_lock_acquire_recursive>
 800749e:	89ab      	ldrh	r3, [r5, #12]
 80074a0:	071b      	lsls	r3, r3, #28
 80074a2:	d501      	bpl.n	80074a8 <_vfiprintf_r+0x3c>
 80074a4:	692b      	ldr	r3, [r5, #16]
 80074a6:	b9eb      	cbnz	r3, 80074e4 <_vfiprintf_r+0x78>
 80074a8:	4629      	mov	r1, r5
 80074aa:	4630      	mov	r0, r6
 80074ac:	f000 f96e 	bl	800778c <__swsetup_r>
 80074b0:	b1c0      	cbz	r0, 80074e4 <_vfiprintf_r+0x78>
 80074b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b4:	07dc      	lsls	r4, r3, #31
 80074b6:	d50e      	bpl.n	80074d6 <_vfiprintf_r+0x6a>
 80074b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074bc:	b01d      	add	sp, #116	; 0x74
 80074be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c2:	4b7b      	ldr	r3, [pc, #492]	; (80076b0 <_vfiprintf_r+0x244>)
 80074c4:	429d      	cmp	r5, r3
 80074c6:	d101      	bne.n	80074cc <_vfiprintf_r+0x60>
 80074c8:	68b5      	ldr	r5, [r6, #8]
 80074ca:	e7df      	b.n	800748c <_vfiprintf_r+0x20>
 80074cc:	4b79      	ldr	r3, [pc, #484]	; (80076b4 <_vfiprintf_r+0x248>)
 80074ce:	429d      	cmp	r5, r3
 80074d0:	bf08      	it	eq
 80074d2:	68f5      	ldreq	r5, [r6, #12]
 80074d4:	e7da      	b.n	800748c <_vfiprintf_r+0x20>
 80074d6:	89ab      	ldrh	r3, [r5, #12]
 80074d8:	0598      	lsls	r0, r3, #22
 80074da:	d4ed      	bmi.n	80074b8 <_vfiprintf_r+0x4c>
 80074dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074de:	f7fd fc3f 	bl	8004d60 <__retarget_lock_release_recursive>
 80074e2:	e7e9      	b.n	80074b8 <_vfiprintf_r+0x4c>
 80074e4:	2300      	movs	r3, #0
 80074e6:	9309      	str	r3, [sp, #36]	; 0x24
 80074e8:	2320      	movs	r3, #32
 80074ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80074f2:	2330      	movs	r3, #48	; 0x30
 80074f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80076b8 <_vfiprintf_r+0x24c>
 80074f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074fc:	f04f 0901 	mov.w	r9, #1
 8007500:	4623      	mov	r3, r4
 8007502:	469a      	mov	sl, r3
 8007504:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007508:	b10a      	cbz	r2, 800750e <_vfiprintf_r+0xa2>
 800750a:	2a25      	cmp	r2, #37	; 0x25
 800750c:	d1f9      	bne.n	8007502 <_vfiprintf_r+0x96>
 800750e:	ebba 0b04 	subs.w	fp, sl, r4
 8007512:	d00b      	beq.n	800752c <_vfiprintf_r+0xc0>
 8007514:	465b      	mov	r3, fp
 8007516:	4622      	mov	r2, r4
 8007518:	4629      	mov	r1, r5
 800751a:	4630      	mov	r0, r6
 800751c:	f7ff ff94 	bl	8007448 <__sfputs_r>
 8007520:	3001      	adds	r0, #1
 8007522:	f000 80aa 	beq.w	800767a <_vfiprintf_r+0x20e>
 8007526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007528:	445a      	add	r2, fp
 800752a:	9209      	str	r2, [sp, #36]	; 0x24
 800752c:	f89a 3000 	ldrb.w	r3, [sl]
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 80a2 	beq.w	800767a <_vfiprintf_r+0x20e>
 8007536:	2300      	movs	r3, #0
 8007538:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800753c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007540:	f10a 0a01 	add.w	sl, sl, #1
 8007544:	9304      	str	r3, [sp, #16]
 8007546:	9307      	str	r3, [sp, #28]
 8007548:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800754c:	931a      	str	r3, [sp, #104]	; 0x68
 800754e:	4654      	mov	r4, sl
 8007550:	2205      	movs	r2, #5
 8007552:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007556:	4858      	ldr	r0, [pc, #352]	; (80076b8 <_vfiprintf_r+0x24c>)
 8007558:	f7f8 fe4a 	bl	80001f0 <memchr>
 800755c:	9a04      	ldr	r2, [sp, #16]
 800755e:	b9d8      	cbnz	r0, 8007598 <_vfiprintf_r+0x12c>
 8007560:	06d1      	lsls	r1, r2, #27
 8007562:	bf44      	itt	mi
 8007564:	2320      	movmi	r3, #32
 8007566:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800756a:	0713      	lsls	r3, r2, #28
 800756c:	bf44      	itt	mi
 800756e:	232b      	movmi	r3, #43	; 0x2b
 8007570:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007574:	f89a 3000 	ldrb.w	r3, [sl]
 8007578:	2b2a      	cmp	r3, #42	; 0x2a
 800757a:	d015      	beq.n	80075a8 <_vfiprintf_r+0x13c>
 800757c:	9a07      	ldr	r2, [sp, #28]
 800757e:	4654      	mov	r4, sl
 8007580:	2000      	movs	r0, #0
 8007582:	f04f 0c0a 	mov.w	ip, #10
 8007586:	4621      	mov	r1, r4
 8007588:	f811 3b01 	ldrb.w	r3, [r1], #1
 800758c:	3b30      	subs	r3, #48	; 0x30
 800758e:	2b09      	cmp	r3, #9
 8007590:	d94e      	bls.n	8007630 <_vfiprintf_r+0x1c4>
 8007592:	b1b0      	cbz	r0, 80075c2 <_vfiprintf_r+0x156>
 8007594:	9207      	str	r2, [sp, #28]
 8007596:	e014      	b.n	80075c2 <_vfiprintf_r+0x156>
 8007598:	eba0 0308 	sub.w	r3, r0, r8
 800759c:	fa09 f303 	lsl.w	r3, r9, r3
 80075a0:	4313      	orrs	r3, r2
 80075a2:	9304      	str	r3, [sp, #16]
 80075a4:	46a2      	mov	sl, r4
 80075a6:	e7d2      	b.n	800754e <_vfiprintf_r+0xe2>
 80075a8:	9b03      	ldr	r3, [sp, #12]
 80075aa:	1d19      	adds	r1, r3, #4
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	9103      	str	r1, [sp, #12]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	bfbb      	ittet	lt
 80075b4:	425b      	neglt	r3, r3
 80075b6:	f042 0202 	orrlt.w	r2, r2, #2
 80075ba:	9307      	strge	r3, [sp, #28]
 80075bc:	9307      	strlt	r3, [sp, #28]
 80075be:	bfb8      	it	lt
 80075c0:	9204      	strlt	r2, [sp, #16]
 80075c2:	7823      	ldrb	r3, [r4, #0]
 80075c4:	2b2e      	cmp	r3, #46	; 0x2e
 80075c6:	d10c      	bne.n	80075e2 <_vfiprintf_r+0x176>
 80075c8:	7863      	ldrb	r3, [r4, #1]
 80075ca:	2b2a      	cmp	r3, #42	; 0x2a
 80075cc:	d135      	bne.n	800763a <_vfiprintf_r+0x1ce>
 80075ce:	9b03      	ldr	r3, [sp, #12]
 80075d0:	1d1a      	adds	r2, r3, #4
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	9203      	str	r2, [sp, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	bfb8      	it	lt
 80075da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80075de:	3402      	adds	r4, #2
 80075e0:	9305      	str	r3, [sp, #20]
 80075e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80076c8 <_vfiprintf_r+0x25c>
 80075e6:	7821      	ldrb	r1, [r4, #0]
 80075e8:	2203      	movs	r2, #3
 80075ea:	4650      	mov	r0, sl
 80075ec:	f7f8 fe00 	bl	80001f0 <memchr>
 80075f0:	b140      	cbz	r0, 8007604 <_vfiprintf_r+0x198>
 80075f2:	2340      	movs	r3, #64	; 0x40
 80075f4:	eba0 000a 	sub.w	r0, r0, sl
 80075f8:	fa03 f000 	lsl.w	r0, r3, r0
 80075fc:	9b04      	ldr	r3, [sp, #16]
 80075fe:	4303      	orrs	r3, r0
 8007600:	3401      	adds	r4, #1
 8007602:	9304      	str	r3, [sp, #16]
 8007604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007608:	482c      	ldr	r0, [pc, #176]	; (80076bc <_vfiprintf_r+0x250>)
 800760a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800760e:	2206      	movs	r2, #6
 8007610:	f7f8 fdee 	bl	80001f0 <memchr>
 8007614:	2800      	cmp	r0, #0
 8007616:	d03f      	beq.n	8007698 <_vfiprintf_r+0x22c>
 8007618:	4b29      	ldr	r3, [pc, #164]	; (80076c0 <_vfiprintf_r+0x254>)
 800761a:	bb1b      	cbnz	r3, 8007664 <_vfiprintf_r+0x1f8>
 800761c:	9b03      	ldr	r3, [sp, #12]
 800761e:	3307      	adds	r3, #7
 8007620:	f023 0307 	bic.w	r3, r3, #7
 8007624:	3308      	adds	r3, #8
 8007626:	9303      	str	r3, [sp, #12]
 8007628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800762a:	443b      	add	r3, r7
 800762c:	9309      	str	r3, [sp, #36]	; 0x24
 800762e:	e767      	b.n	8007500 <_vfiprintf_r+0x94>
 8007630:	fb0c 3202 	mla	r2, ip, r2, r3
 8007634:	460c      	mov	r4, r1
 8007636:	2001      	movs	r0, #1
 8007638:	e7a5      	b.n	8007586 <_vfiprintf_r+0x11a>
 800763a:	2300      	movs	r3, #0
 800763c:	3401      	adds	r4, #1
 800763e:	9305      	str	r3, [sp, #20]
 8007640:	4619      	mov	r1, r3
 8007642:	f04f 0c0a 	mov.w	ip, #10
 8007646:	4620      	mov	r0, r4
 8007648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800764c:	3a30      	subs	r2, #48	; 0x30
 800764e:	2a09      	cmp	r2, #9
 8007650:	d903      	bls.n	800765a <_vfiprintf_r+0x1ee>
 8007652:	2b00      	cmp	r3, #0
 8007654:	d0c5      	beq.n	80075e2 <_vfiprintf_r+0x176>
 8007656:	9105      	str	r1, [sp, #20]
 8007658:	e7c3      	b.n	80075e2 <_vfiprintf_r+0x176>
 800765a:	fb0c 2101 	mla	r1, ip, r1, r2
 800765e:	4604      	mov	r4, r0
 8007660:	2301      	movs	r3, #1
 8007662:	e7f0      	b.n	8007646 <_vfiprintf_r+0x1da>
 8007664:	ab03      	add	r3, sp, #12
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	462a      	mov	r2, r5
 800766a:	4b16      	ldr	r3, [pc, #88]	; (80076c4 <_vfiprintf_r+0x258>)
 800766c:	a904      	add	r1, sp, #16
 800766e:	4630      	mov	r0, r6
 8007670:	f7fd fcc2 	bl	8004ff8 <_printf_float>
 8007674:	4607      	mov	r7, r0
 8007676:	1c78      	adds	r0, r7, #1
 8007678:	d1d6      	bne.n	8007628 <_vfiprintf_r+0x1bc>
 800767a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800767c:	07d9      	lsls	r1, r3, #31
 800767e:	d405      	bmi.n	800768c <_vfiprintf_r+0x220>
 8007680:	89ab      	ldrh	r3, [r5, #12]
 8007682:	059a      	lsls	r2, r3, #22
 8007684:	d402      	bmi.n	800768c <_vfiprintf_r+0x220>
 8007686:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007688:	f7fd fb6a 	bl	8004d60 <__retarget_lock_release_recursive>
 800768c:	89ab      	ldrh	r3, [r5, #12]
 800768e:	065b      	lsls	r3, r3, #25
 8007690:	f53f af12 	bmi.w	80074b8 <_vfiprintf_r+0x4c>
 8007694:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007696:	e711      	b.n	80074bc <_vfiprintf_r+0x50>
 8007698:	ab03      	add	r3, sp, #12
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	462a      	mov	r2, r5
 800769e:	4b09      	ldr	r3, [pc, #36]	; (80076c4 <_vfiprintf_r+0x258>)
 80076a0:	a904      	add	r1, sp, #16
 80076a2:	4630      	mov	r0, r6
 80076a4:	f7fd ff4c 	bl	8005540 <_printf_i>
 80076a8:	e7e4      	b.n	8007674 <_vfiprintf_r+0x208>
 80076aa:	bf00      	nop
 80076ac:	08007b48 	.word	0x08007b48
 80076b0:	08007b68 	.word	0x08007b68
 80076b4:	08007b28 	.word	0x08007b28
 80076b8:	08007dac 	.word	0x08007dac
 80076bc:	08007db6 	.word	0x08007db6
 80076c0:	08004ff9 	.word	0x08004ff9
 80076c4:	08007449 	.word	0x08007449
 80076c8:	08007db2 	.word	0x08007db2

080076cc <__swbuf_r>:
 80076cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ce:	460e      	mov	r6, r1
 80076d0:	4614      	mov	r4, r2
 80076d2:	4605      	mov	r5, r0
 80076d4:	b118      	cbz	r0, 80076de <__swbuf_r+0x12>
 80076d6:	6983      	ldr	r3, [r0, #24]
 80076d8:	b90b      	cbnz	r3, 80076de <__swbuf_r+0x12>
 80076da:	f7fd fa7d 	bl	8004bd8 <__sinit>
 80076de:	4b21      	ldr	r3, [pc, #132]	; (8007764 <__swbuf_r+0x98>)
 80076e0:	429c      	cmp	r4, r3
 80076e2:	d12b      	bne.n	800773c <__swbuf_r+0x70>
 80076e4:	686c      	ldr	r4, [r5, #4]
 80076e6:	69a3      	ldr	r3, [r4, #24]
 80076e8:	60a3      	str	r3, [r4, #8]
 80076ea:	89a3      	ldrh	r3, [r4, #12]
 80076ec:	071a      	lsls	r2, r3, #28
 80076ee:	d52f      	bpl.n	8007750 <__swbuf_r+0x84>
 80076f0:	6923      	ldr	r3, [r4, #16]
 80076f2:	b36b      	cbz	r3, 8007750 <__swbuf_r+0x84>
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	6820      	ldr	r0, [r4, #0]
 80076f8:	1ac0      	subs	r0, r0, r3
 80076fa:	6963      	ldr	r3, [r4, #20]
 80076fc:	b2f6      	uxtb	r6, r6
 80076fe:	4283      	cmp	r3, r0
 8007700:	4637      	mov	r7, r6
 8007702:	dc04      	bgt.n	800770e <__swbuf_r+0x42>
 8007704:	4621      	mov	r1, r4
 8007706:	4628      	mov	r0, r5
 8007708:	f7ff f842 	bl	8006790 <_fflush_r>
 800770c:	bb30      	cbnz	r0, 800775c <__swbuf_r+0x90>
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	3b01      	subs	r3, #1
 8007712:	60a3      	str	r3, [r4, #8]
 8007714:	6823      	ldr	r3, [r4, #0]
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	6022      	str	r2, [r4, #0]
 800771a:	701e      	strb	r6, [r3, #0]
 800771c:	6963      	ldr	r3, [r4, #20]
 800771e:	3001      	adds	r0, #1
 8007720:	4283      	cmp	r3, r0
 8007722:	d004      	beq.n	800772e <__swbuf_r+0x62>
 8007724:	89a3      	ldrh	r3, [r4, #12]
 8007726:	07db      	lsls	r3, r3, #31
 8007728:	d506      	bpl.n	8007738 <__swbuf_r+0x6c>
 800772a:	2e0a      	cmp	r6, #10
 800772c:	d104      	bne.n	8007738 <__swbuf_r+0x6c>
 800772e:	4621      	mov	r1, r4
 8007730:	4628      	mov	r0, r5
 8007732:	f7ff f82d 	bl	8006790 <_fflush_r>
 8007736:	b988      	cbnz	r0, 800775c <__swbuf_r+0x90>
 8007738:	4638      	mov	r0, r7
 800773a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800773c:	4b0a      	ldr	r3, [pc, #40]	; (8007768 <__swbuf_r+0x9c>)
 800773e:	429c      	cmp	r4, r3
 8007740:	d101      	bne.n	8007746 <__swbuf_r+0x7a>
 8007742:	68ac      	ldr	r4, [r5, #8]
 8007744:	e7cf      	b.n	80076e6 <__swbuf_r+0x1a>
 8007746:	4b09      	ldr	r3, [pc, #36]	; (800776c <__swbuf_r+0xa0>)
 8007748:	429c      	cmp	r4, r3
 800774a:	bf08      	it	eq
 800774c:	68ec      	ldreq	r4, [r5, #12]
 800774e:	e7ca      	b.n	80076e6 <__swbuf_r+0x1a>
 8007750:	4621      	mov	r1, r4
 8007752:	4628      	mov	r0, r5
 8007754:	f000 f81a 	bl	800778c <__swsetup_r>
 8007758:	2800      	cmp	r0, #0
 800775a:	d0cb      	beq.n	80076f4 <__swbuf_r+0x28>
 800775c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007760:	e7ea      	b.n	8007738 <__swbuf_r+0x6c>
 8007762:	bf00      	nop
 8007764:	08007b48 	.word	0x08007b48
 8007768:	08007b68 	.word	0x08007b68
 800776c:	08007b28 	.word	0x08007b28

08007770 <__ascii_wctomb>:
 8007770:	b149      	cbz	r1, 8007786 <__ascii_wctomb+0x16>
 8007772:	2aff      	cmp	r2, #255	; 0xff
 8007774:	bf85      	ittet	hi
 8007776:	238a      	movhi	r3, #138	; 0x8a
 8007778:	6003      	strhi	r3, [r0, #0]
 800777a:	700a      	strbls	r2, [r1, #0]
 800777c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007780:	bf98      	it	ls
 8007782:	2001      	movls	r0, #1
 8007784:	4770      	bx	lr
 8007786:	4608      	mov	r0, r1
 8007788:	4770      	bx	lr
	...

0800778c <__swsetup_r>:
 800778c:	4b32      	ldr	r3, [pc, #200]	; (8007858 <__swsetup_r+0xcc>)
 800778e:	b570      	push	{r4, r5, r6, lr}
 8007790:	681d      	ldr	r5, [r3, #0]
 8007792:	4606      	mov	r6, r0
 8007794:	460c      	mov	r4, r1
 8007796:	b125      	cbz	r5, 80077a2 <__swsetup_r+0x16>
 8007798:	69ab      	ldr	r3, [r5, #24]
 800779a:	b913      	cbnz	r3, 80077a2 <__swsetup_r+0x16>
 800779c:	4628      	mov	r0, r5
 800779e:	f7fd fa1b 	bl	8004bd8 <__sinit>
 80077a2:	4b2e      	ldr	r3, [pc, #184]	; (800785c <__swsetup_r+0xd0>)
 80077a4:	429c      	cmp	r4, r3
 80077a6:	d10f      	bne.n	80077c8 <__swsetup_r+0x3c>
 80077a8:	686c      	ldr	r4, [r5, #4]
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077b0:	0719      	lsls	r1, r3, #28
 80077b2:	d42c      	bmi.n	800780e <__swsetup_r+0x82>
 80077b4:	06dd      	lsls	r5, r3, #27
 80077b6:	d411      	bmi.n	80077dc <__swsetup_r+0x50>
 80077b8:	2309      	movs	r3, #9
 80077ba:	6033      	str	r3, [r6, #0]
 80077bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80077c0:	81a3      	strh	r3, [r4, #12]
 80077c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077c6:	e03e      	b.n	8007846 <__swsetup_r+0xba>
 80077c8:	4b25      	ldr	r3, [pc, #148]	; (8007860 <__swsetup_r+0xd4>)
 80077ca:	429c      	cmp	r4, r3
 80077cc:	d101      	bne.n	80077d2 <__swsetup_r+0x46>
 80077ce:	68ac      	ldr	r4, [r5, #8]
 80077d0:	e7eb      	b.n	80077aa <__swsetup_r+0x1e>
 80077d2:	4b24      	ldr	r3, [pc, #144]	; (8007864 <__swsetup_r+0xd8>)
 80077d4:	429c      	cmp	r4, r3
 80077d6:	bf08      	it	eq
 80077d8:	68ec      	ldreq	r4, [r5, #12]
 80077da:	e7e6      	b.n	80077aa <__swsetup_r+0x1e>
 80077dc:	0758      	lsls	r0, r3, #29
 80077de:	d512      	bpl.n	8007806 <__swsetup_r+0x7a>
 80077e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077e2:	b141      	cbz	r1, 80077f6 <__swsetup_r+0x6a>
 80077e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077e8:	4299      	cmp	r1, r3
 80077ea:	d002      	beq.n	80077f2 <__swsetup_r+0x66>
 80077ec:	4630      	mov	r0, r6
 80077ee:	f7ff fbcf 	bl	8006f90 <_free_r>
 80077f2:	2300      	movs	r3, #0
 80077f4:	6363      	str	r3, [r4, #52]	; 0x34
 80077f6:	89a3      	ldrh	r3, [r4, #12]
 80077f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80077fc:	81a3      	strh	r3, [r4, #12]
 80077fe:	2300      	movs	r3, #0
 8007800:	6063      	str	r3, [r4, #4]
 8007802:	6923      	ldr	r3, [r4, #16]
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	89a3      	ldrh	r3, [r4, #12]
 8007808:	f043 0308 	orr.w	r3, r3, #8
 800780c:	81a3      	strh	r3, [r4, #12]
 800780e:	6923      	ldr	r3, [r4, #16]
 8007810:	b94b      	cbnz	r3, 8007826 <__swsetup_r+0x9a>
 8007812:	89a3      	ldrh	r3, [r4, #12]
 8007814:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800781c:	d003      	beq.n	8007826 <__swsetup_r+0x9a>
 800781e:	4621      	mov	r1, r4
 8007820:	4630      	mov	r0, r6
 8007822:	f000 f84d 	bl	80078c0 <__smakebuf_r>
 8007826:	89a0      	ldrh	r0, [r4, #12]
 8007828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800782c:	f010 0301 	ands.w	r3, r0, #1
 8007830:	d00a      	beq.n	8007848 <__swsetup_r+0xbc>
 8007832:	2300      	movs	r3, #0
 8007834:	60a3      	str	r3, [r4, #8]
 8007836:	6963      	ldr	r3, [r4, #20]
 8007838:	425b      	negs	r3, r3
 800783a:	61a3      	str	r3, [r4, #24]
 800783c:	6923      	ldr	r3, [r4, #16]
 800783e:	b943      	cbnz	r3, 8007852 <__swsetup_r+0xc6>
 8007840:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007844:	d1ba      	bne.n	80077bc <__swsetup_r+0x30>
 8007846:	bd70      	pop	{r4, r5, r6, pc}
 8007848:	0781      	lsls	r1, r0, #30
 800784a:	bf58      	it	pl
 800784c:	6963      	ldrpl	r3, [r4, #20]
 800784e:	60a3      	str	r3, [r4, #8]
 8007850:	e7f4      	b.n	800783c <__swsetup_r+0xb0>
 8007852:	2000      	movs	r0, #0
 8007854:	e7f7      	b.n	8007846 <__swsetup_r+0xba>
 8007856:	bf00      	nop
 8007858:	20000010 	.word	0x20000010
 800785c:	08007b48 	.word	0x08007b48
 8007860:	08007b68 	.word	0x08007b68
 8007864:	08007b28 	.word	0x08007b28

08007868 <abort>:
 8007868:	b508      	push	{r3, lr}
 800786a:	2006      	movs	r0, #6
 800786c:	f000 f898 	bl	80079a0 <raise>
 8007870:	2001      	movs	r0, #1
 8007872:	f7f9 ff05 	bl	8001680 <_exit>

08007876 <__swhatbuf_r>:
 8007876:	b570      	push	{r4, r5, r6, lr}
 8007878:	460e      	mov	r6, r1
 800787a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787e:	2900      	cmp	r1, #0
 8007880:	b096      	sub	sp, #88	; 0x58
 8007882:	4614      	mov	r4, r2
 8007884:	461d      	mov	r5, r3
 8007886:	da08      	bge.n	800789a <__swhatbuf_r+0x24>
 8007888:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	602a      	str	r2, [r5, #0]
 8007890:	061a      	lsls	r2, r3, #24
 8007892:	d410      	bmi.n	80078b6 <__swhatbuf_r+0x40>
 8007894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007898:	e00e      	b.n	80078b8 <__swhatbuf_r+0x42>
 800789a:	466a      	mov	r2, sp
 800789c:	f000 f89c 	bl	80079d8 <_fstat_r>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	dbf1      	blt.n	8007888 <__swhatbuf_r+0x12>
 80078a4:	9a01      	ldr	r2, [sp, #4]
 80078a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80078aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80078ae:	425a      	negs	r2, r3
 80078b0:	415a      	adcs	r2, r3
 80078b2:	602a      	str	r2, [r5, #0]
 80078b4:	e7ee      	b.n	8007894 <__swhatbuf_r+0x1e>
 80078b6:	2340      	movs	r3, #64	; 0x40
 80078b8:	2000      	movs	r0, #0
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	b016      	add	sp, #88	; 0x58
 80078be:	bd70      	pop	{r4, r5, r6, pc}

080078c0 <__smakebuf_r>:
 80078c0:	898b      	ldrh	r3, [r1, #12]
 80078c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80078c4:	079d      	lsls	r5, r3, #30
 80078c6:	4606      	mov	r6, r0
 80078c8:	460c      	mov	r4, r1
 80078ca:	d507      	bpl.n	80078dc <__smakebuf_r+0x1c>
 80078cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	6123      	str	r3, [r4, #16]
 80078d4:	2301      	movs	r3, #1
 80078d6:	6163      	str	r3, [r4, #20]
 80078d8:	b002      	add	sp, #8
 80078da:	bd70      	pop	{r4, r5, r6, pc}
 80078dc:	ab01      	add	r3, sp, #4
 80078de:	466a      	mov	r2, sp
 80078e0:	f7ff ffc9 	bl	8007876 <__swhatbuf_r>
 80078e4:	9900      	ldr	r1, [sp, #0]
 80078e6:	4605      	mov	r5, r0
 80078e8:	4630      	mov	r0, r6
 80078ea:	f7fd fa71 	bl	8004dd0 <_malloc_r>
 80078ee:	b948      	cbnz	r0, 8007904 <__smakebuf_r+0x44>
 80078f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078f4:	059a      	lsls	r2, r3, #22
 80078f6:	d4ef      	bmi.n	80078d8 <__smakebuf_r+0x18>
 80078f8:	f023 0303 	bic.w	r3, r3, #3
 80078fc:	f043 0302 	orr.w	r3, r3, #2
 8007900:	81a3      	strh	r3, [r4, #12]
 8007902:	e7e3      	b.n	80078cc <__smakebuf_r+0xc>
 8007904:	4b0d      	ldr	r3, [pc, #52]	; (800793c <__smakebuf_r+0x7c>)
 8007906:	62b3      	str	r3, [r6, #40]	; 0x28
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	6020      	str	r0, [r4, #0]
 800790c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007910:	81a3      	strh	r3, [r4, #12]
 8007912:	9b00      	ldr	r3, [sp, #0]
 8007914:	6163      	str	r3, [r4, #20]
 8007916:	9b01      	ldr	r3, [sp, #4]
 8007918:	6120      	str	r0, [r4, #16]
 800791a:	b15b      	cbz	r3, 8007934 <__smakebuf_r+0x74>
 800791c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007920:	4630      	mov	r0, r6
 8007922:	f000 f86b 	bl	80079fc <_isatty_r>
 8007926:	b128      	cbz	r0, 8007934 <__smakebuf_r+0x74>
 8007928:	89a3      	ldrh	r3, [r4, #12]
 800792a:	f023 0303 	bic.w	r3, r3, #3
 800792e:	f043 0301 	orr.w	r3, r3, #1
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	89a0      	ldrh	r0, [r4, #12]
 8007936:	4305      	orrs	r5, r0
 8007938:	81a5      	strh	r5, [r4, #12]
 800793a:	e7cd      	b.n	80078d8 <__smakebuf_r+0x18>
 800793c:	08004b71 	.word	0x08004b71

08007940 <_malloc_usable_size_r>:
 8007940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007944:	1f18      	subs	r0, r3, #4
 8007946:	2b00      	cmp	r3, #0
 8007948:	bfbc      	itt	lt
 800794a:	580b      	ldrlt	r3, [r1, r0]
 800794c:	18c0      	addlt	r0, r0, r3
 800794e:	4770      	bx	lr

08007950 <_raise_r>:
 8007950:	291f      	cmp	r1, #31
 8007952:	b538      	push	{r3, r4, r5, lr}
 8007954:	4604      	mov	r4, r0
 8007956:	460d      	mov	r5, r1
 8007958:	d904      	bls.n	8007964 <_raise_r+0x14>
 800795a:	2316      	movs	r3, #22
 800795c:	6003      	str	r3, [r0, #0]
 800795e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007962:	bd38      	pop	{r3, r4, r5, pc}
 8007964:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007966:	b112      	cbz	r2, 800796e <_raise_r+0x1e>
 8007968:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800796c:	b94b      	cbnz	r3, 8007982 <_raise_r+0x32>
 800796e:	4620      	mov	r0, r4
 8007970:	f000 f830 	bl	80079d4 <_getpid_r>
 8007974:	462a      	mov	r2, r5
 8007976:	4601      	mov	r1, r0
 8007978:	4620      	mov	r0, r4
 800797a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800797e:	f000 b817 	b.w	80079b0 <_kill_r>
 8007982:	2b01      	cmp	r3, #1
 8007984:	d00a      	beq.n	800799c <_raise_r+0x4c>
 8007986:	1c59      	adds	r1, r3, #1
 8007988:	d103      	bne.n	8007992 <_raise_r+0x42>
 800798a:	2316      	movs	r3, #22
 800798c:	6003      	str	r3, [r0, #0]
 800798e:	2001      	movs	r0, #1
 8007990:	e7e7      	b.n	8007962 <_raise_r+0x12>
 8007992:	2400      	movs	r4, #0
 8007994:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007998:	4628      	mov	r0, r5
 800799a:	4798      	blx	r3
 800799c:	2000      	movs	r0, #0
 800799e:	e7e0      	b.n	8007962 <_raise_r+0x12>

080079a0 <raise>:
 80079a0:	4b02      	ldr	r3, [pc, #8]	; (80079ac <raise+0xc>)
 80079a2:	4601      	mov	r1, r0
 80079a4:	6818      	ldr	r0, [r3, #0]
 80079a6:	f7ff bfd3 	b.w	8007950 <_raise_r>
 80079aa:	bf00      	nop
 80079ac:	20000010 	.word	0x20000010

080079b0 <_kill_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4d07      	ldr	r5, [pc, #28]	; (80079d0 <_kill_r+0x20>)
 80079b4:	2300      	movs	r3, #0
 80079b6:	4604      	mov	r4, r0
 80079b8:	4608      	mov	r0, r1
 80079ba:	4611      	mov	r1, r2
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	f7f9 fe4f 	bl	8001660 <_kill>
 80079c2:	1c43      	adds	r3, r0, #1
 80079c4:	d102      	bne.n	80079cc <_kill_r+0x1c>
 80079c6:	682b      	ldr	r3, [r5, #0]
 80079c8:	b103      	cbz	r3, 80079cc <_kill_r+0x1c>
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	bd38      	pop	{r3, r4, r5, pc}
 80079ce:	bf00      	nop
 80079d0:	200043c8 	.word	0x200043c8

080079d4 <_getpid_r>:
 80079d4:	f7f9 be3c 	b.w	8001650 <_getpid>

080079d8 <_fstat_r>:
 80079d8:	b538      	push	{r3, r4, r5, lr}
 80079da:	4d07      	ldr	r5, [pc, #28]	; (80079f8 <_fstat_r+0x20>)
 80079dc:	2300      	movs	r3, #0
 80079de:	4604      	mov	r4, r0
 80079e0:	4608      	mov	r0, r1
 80079e2:	4611      	mov	r1, r2
 80079e4:	602b      	str	r3, [r5, #0]
 80079e6:	f7f9 fe9a 	bl	800171e <_fstat>
 80079ea:	1c43      	adds	r3, r0, #1
 80079ec:	d102      	bne.n	80079f4 <_fstat_r+0x1c>
 80079ee:	682b      	ldr	r3, [r5, #0]
 80079f0:	b103      	cbz	r3, 80079f4 <_fstat_r+0x1c>
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	bd38      	pop	{r3, r4, r5, pc}
 80079f6:	bf00      	nop
 80079f8:	200043c8 	.word	0x200043c8

080079fc <_isatty_r>:
 80079fc:	b538      	push	{r3, r4, r5, lr}
 80079fe:	4d06      	ldr	r5, [pc, #24]	; (8007a18 <_isatty_r+0x1c>)
 8007a00:	2300      	movs	r3, #0
 8007a02:	4604      	mov	r4, r0
 8007a04:	4608      	mov	r0, r1
 8007a06:	602b      	str	r3, [r5, #0]
 8007a08:	f7f9 fe99 	bl	800173e <_isatty>
 8007a0c:	1c43      	adds	r3, r0, #1
 8007a0e:	d102      	bne.n	8007a16 <_isatty_r+0x1a>
 8007a10:	682b      	ldr	r3, [r5, #0]
 8007a12:	b103      	cbz	r3, 8007a16 <_isatty_r+0x1a>
 8007a14:	6023      	str	r3, [r4, #0]
 8007a16:	bd38      	pop	{r3, r4, r5, pc}
 8007a18:	200043c8 	.word	0x200043c8

08007a1c <_init>:
 8007a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a1e:	bf00      	nop
 8007a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a22:	bc08      	pop	{r3}
 8007a24:	469e      	mov	lr, r3
 8007a26:	4770      	bx	lr

08007a28 <_fini>:
 8007a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2a:	bf00      	nop
 8007a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a2e:	bc08      	pop	{r3}
 8007a30:	469e      	mov	lr, r3
 8007a32:	4770      	bx	lr
