{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 21:22:24 2020 " "Info: Processing started: Thu Jul 09 21:22:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Info: Found entity 1: lab4_1" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rom_char " "Info: Found entity 2: rom_char" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 idx_gen " "Info: Found entity 3: idx_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 row_gen " "Info: Found entity 4: row_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_idx lab4_1.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(13): created implicit net for \"clk_idx\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_row lab4_1.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(15): created implicit net for \"clk_row\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_1 " "Info: Elaborating entity \"lab4_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M1\"" {  } { { "lab4_1.v" "M1" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(182) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(182): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M2\"" {  } { { "lab4_1.v" "M2" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(182) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(182): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_gen idx_gen:M3 " "Info: Elaborating entity \"idx_gen\" for hierarchy \"idx_gen:M3\"" {  } { { "lab4_1.v" "M3" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_gen row_gen:M4 " "Info: Elaborating entity \"row_gen\" for hierarchy \"row_gen:M4\"" {  } { { "lab4_1.v" "M4" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_char rom_char:M5 " "Info: Elaborating entity \"rom_char\" for hierarchy \"rom_char:M5\"" {  } { { "lab4_1.v" "M5" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_1.v(28) " "Warning (10270): Verilog HDL Case Statement warning at lab4_1.v(28): incomplete case statement has no default case item" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data lab4_1.v(26) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(26): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[0\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[1\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[2\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[3\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[4\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[5\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[6\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[7\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[1\] " "Warning: Latch rom_char:M5\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[2\] " "Warning: Latch rom_char:M5\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[3\] " "Warning: Latch rom_char:M5\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[4\] " "Warning: Latch rom_char:M5\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[5\] " "Warning: Latch rom_char:M5\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[6\] " "Warning: Latch rom_char:M5\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[0\] GND " "Warning (13410): Pin \"column_green\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[7\] GND " "Warning (13410): Pin \"column_green\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[0\] GND " "Warning (13410): Pin \"column_red\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[7\] GND " "Warning (13410): Pin \"column_red\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 21:22:26 2020 " "Info: Processing ended: Thu Jul 09 21:22:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 21:22:27 2020 " "Info: Processing started: Thu Jul 09 21:22:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4_1 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab4_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jul 09 2020 21:22:28 " "Info: Started fitting attempt 1 on Thu Jul 09 2020 at 21:22:28" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 21:22:31 2020 " "Info: Processing ended: Thu Jul 09 21:22:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 21:22:33 2020 " "Info: Processing started: Thu Jul 09 21:22:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 21:22:34 2020 " "Info: Processing ended: Thu Jul 09 21:22:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 21:22:35 2020 " "Info: Processing started: Thu Jul 09 21:22:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[1\] " "Warning: Node \"rom_char:M5\|data\[1\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[2\] " "Warning: Node \"rom_char:M5\|data\[2\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[3\] " "Warning: Node \"rom_char:M5\|data\[3\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[4\] " "Warning: Node \"rom_char:M5\|data\[4\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[5\] " "Warning: Node \"rom_char:M5\|data\[5\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom_char:M5\|data\[6\] " "Warning: Node \"rom_char:M5\|data\[6\]\" is a latch" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:M1\|divider\[1\] " "Info: Detected ripple clock \"freq_div:M1\|divider\[1\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M1\|divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "row_gen:M4\|idx_cnt\[3\] " "Info: Detected ripple clock \"row_gen:M4\|idx_cnt\[3\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row_gen:M4\|idx_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "row_gen:M4\|idx_cnt\[4\] " "Info: Detected ripple clock \"row_gen:M4\|idx_cnt\[4\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row_gen:M4\|idx_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "row_gen:M4\|idx_cnt\[5\] " "Info: Detected ripple clock \"row_gen:M4\|idx_cnt\[5\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row_gen:M4\|idx_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "row_gen:M4\|idx_cnt\[6\] " "Info: Detected ripple clock \"row_gen:M4\|idx_cnt\[6\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row_gen:M4\|idx_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom_char:M5\|WideOr0~0 " "Info: Detected gated clock \"rom_char:M5\|WideOr0~0\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_char:M5\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:M2\|divider\[0\] " "Info: Detected ripple clock \"freq_div:M2\|divider\[0\]\" as buffer" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M2\|divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register row_gen:M4\|idx_cnt\[3\] register rom_char:M5\|data\[1\] 71.94 MHz 13.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 71.94 MHz between source register \"row_gen:M4\|idx_cnt\[3\]\" and destination register \"rom_char:M5\|data\[1\]\" (period= 13.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.200 ns + Longest register register " "Info: + Longest register to register delay is 16.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns row_gen:M4\|idx_cnt\[3\] 1 REG LC1_B3 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B3; Fanout = 27; REG Node = 'row_gen:M4\|idx_cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.300 ns) 4.800 ns rom_char:M5\|WideOr12~6 2 COMB LC6_B9 1 " "Info: 2: + IC(2.500 ns) + CELL(2.300 ns) = 4.800 ns; Loc. = LC6_B9; Fanout = 1; COMB Node = 'rom_char:M5\|WideOr12~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { row_gen:M4|idx_cnt[3] rom_char:M5|WideOr12~6 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 7.300 ns rom_char:M5\|WideOr12~7 3 COMB LC7_B9 1 " "Info: 3: + IC(0.200 ns) + CELL(2.300 ns) = 7.300 ns; Loc. = LC7_B9; Fanout = 1; COMB Node = 'rom_char:M5\|WideOr12~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { rom_char:M5|WideOr12~6 rom_char:M5|WideOr12~7 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 9.700 ns rom_char:M5\|WideOr12~9 4 COMB LC1_B9 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 9.700 ns; Loc. = LC1_B9; Fanout = 1; COMB Node = 'rom_char:M5\|WideOr12~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { rom_char:M5|WideOr12~7 rom_char:M5|WideOr12~9 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 13.800 ns rom_char:M5\|WideOr12~10 5 COMB LC8_B13 1 " "Info: 5: + IC(1.900 ns) + CELL(2.200 ns) = 13.800 ns; Loc. = LC8_B13; Fanout = 1; COMB Node = 'rom_char:M5\|WideOr12~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { rom_char:M5|WideOr12~9 rom_char:M5|WideOr12~10 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 16.200 ns rom_char:M5\|data\[1\] 6 REG LC1_B13 2 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 16.200 ns; Loc. = LC1_B13; Fanout = 2; REG Node = 'rom_char:M5\|data\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { rom_char:M5|WideOr12~10 rom_char:M5|data[1] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.200 ns ( 69.14 % ) " "Info: Total cell delay = 11.200 ns ( 69.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 30.86 % ) " "Info: Total interconnect delay = 5.000 ns ( 30.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { row_gen:M4|idx_cnt[3] rom_char:M5|WideOr12~6 rom_char:M5|WideOr12~7 rom_char:M5|WideOr12~9 rom_char:M5|WideOr12~10 rom_char:M5|data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { row_gen:M4|idx_cnt[3] {} rom_char:M5|WideOr12~6 {} rom_char:M5|WideOr12~7 {} rom_char:M5|WideOr12~9 {} rom_char:M5|WideOr12~10 {} rom_char:M5|data[1] {} } { 0.000ns 2.500ns 0.200ns 0.200ns 1.900ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 2.200ns 2.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.600 ns - Smallest " "Info: - Smallest clock skew is 7.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|divider\[0\] 2 REG LC1_E30 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 17; REG Node = 'freq_div:M2\|divider\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|divider[0] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.700 ns) 11.200 ns row_gen:M4\|idx_cnt\[4\] 3 REG LC2_B9 23 " "Info: 3: + IC(6.200 ns) + CELL(0.700 ns) = 11.200 ns; Loc. = LC2_B9; Fanout = 23; REG Node = 'row_gen:M4\|idx_cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { freq_div:M2|divider[0] row_gen:M4|idx_cnt[4] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.200 ns) 15.700 ns rom_char:M5\|WideOr0~0 4 COMB LC2_B13 6 " "Info: 4: + IC(2.300 ns) + CELL(2.200 ns) = 15.700 ns; Loc. = LC2_B13; Fanout = 6; COMB Node = 'rom_char:M5\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { row_gen:M4|idx_cnt[4] rom_char:M5|WideOr0~0 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 18.100 ns rom_char:M5\|data\[1\] 5 REG LC1_B13 2 " "Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 18.100 ns; Loc. = LC1_B13; Fanout = 2; REG Node = 'rom_char:M5\|data\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { rom_char:M5|WideOr0~0 rom_char:M5|data[1] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 39.78 % ) " "Info: Total cell delay = 7.200 ns ( 39.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 60.22 % ) " "Info: Total interconnect delay = 10.900 ns ( 60.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[4] rom_char:M5|WideOr0~0 rom_char:M5|data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[4] {} rom_char:M5|WideOr0~0 {} rom_char:M5|data[1] {} } { 0.000ns 0.000ns 2.200ns 6.200ns 2.300ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 2.200ns 2.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|divider\[0\] 2 REG LC1_E30 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 17; REG Node = 'freq_div:M2\|divider\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|divider[0] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 10.500 ns row_gen:M4\|idx_cnt\[3\] 3 REG LC1_B3 27 " "Info: 3: + IC(6.200 ns) + CELL(0.000 ns) = 10.500 ns; Loc. = LC1_B3; Fanout = 27; REG Node = 'row_gen:M4\|idx_cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.00 % ) " "Info: Total cell delay = 2.100 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 80.00 % ) " "Info: Total interconnect delay = 8.400 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[3] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[4] rom_char:M5|WideOr0~0 rom_char:M5|data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[4] {} rom_char:M5|WideOr0~0 {} rom_char:M5|data[1] {} } { 0.000ns 0.000ns 2.200ns 6.200ns 2.300ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 2.200ns 2.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[3] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.600 ns + " "Info: + Micro setup delay of destination is 4.600 ns" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { row_gen:M4|idx_cnt[3] rom_char:M5|WideOr12~6 rom_char:M5|WideOr12~7 rom_char:M5|WideOr12~9 rom_char:M5|WideOr12~10 rom_char:M5|data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { row_gen:M4|idx_cnt[3] {} rom_char:M5|WideOr12~6 {} rom_char:M5|WideOr12~7 {} rom_char:M5|WideOr12~9 {} rom_char:M5|WideOr12~10 {} rom_char:M5|data[1] {} } { 0.000ns 2.500ns 0.200ns 0.200ns 1.900ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 2.200ns 2.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[4] rom_char:M5|WideOr0~0 rom_char:M5|data[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[4] {} rom_char:M5|WideOr0~0 {} rom_char:M5|data[1] {} } { 0.000ns 0.000ns 2.200ns 6.200ns 2.300ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 2.200ns 2.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[3] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "idx_gen:M3\|idx\[6\] row_gen:M4\|idx_cnt\[6\] clk 2.8 ns " "Info: Found hold time violation between source  pin or register \"idx_gen:M3\|idx\[6\]\" and destination pin or register \"row_gen:M4\|idx_cnt\[6\]\" for clock \"clk\" (Hold time is 2.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.400 ns + Largest " "Info: + Largest clock skew is 3.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|divider\[0\] 2 REG LC1_E30 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 17; REG Node = 'freq_div:M2\|divider\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|divider[0] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 10.500 ns row_gen:M4\|idx_cnt\[6\] 3 REG LC4_B11 13 " "Info: 3: + IC(6.200 ns) + CELL(0.000 ns) = 10.500 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'row_gen:M4\|idx_cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { freq_div:M2|divider[0] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.00 % ) " "Info: Total cell delay = 2.100 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 80.00 % ) " "Info: Total interconnect delay = 8.400 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M1\|divider\[1\] 2 REG LC1_B29 5 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B29; Fanout = 5; REG Node = 'freq_div:M1\|divider\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M1|divider[1] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 7.100 ns idx_gen:M3\|idx\[6\] 3 REG LC2_B11 4 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 7.100 ns; Loc. = LC2_B11; Fanout = 4; REG Node = 'idx_gen:M3\|idx\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { freq_div:M1|divider[1] idx_gen:M3|idx[6] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 29.58 % ) " "Info: Total cell delay = 2.100 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 70.42 % ) " "Info: Total interconnect delay = 5.000 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { clk freq_div:M1|divider[1] idx_gen:M3|idx[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { clk {} clk~out {} freq_div:M1|divider[1] {} idx_gen:M3|idx[6] {} } { 0.000ns 0.000ns 2.200ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { clk freq_div:M1|divider[1] idx_gen:M3|idx[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { clk {} clk~out {} freq_div:M1|divider[1] {} idx_gen:M3|idx[6] {} } { 0.000ns 0.000ns 2.200ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 141 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.600 ns - Shortest register register " "Info: - Shortest register to register delay is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns idx_gen:M3\|idx\[6\] 1 REG LC2_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B11; Fanout = 4; REG Node = 'idx_gen:M3\|idx\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { idx_gen:M3|idx[6] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 1.600 ns row_gen:M4\|idx_cnt\[6\] 2 REG LC4_B11 13 " "Info: 2: + IC(0.200 ns) + CELL(1.400 ns) = 1.600 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'row_gen:M4\|idx_cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { idx_gen:M3|idx[6] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 87.50 % ) " "Info: Total cell delay = 1.400 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 12.50 % ) " "Info: Total interconnect delay = 0.200 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { idx_gen:M3|idx[6] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { idx_gen:M3|idx[6] {} row_gen:M4|idx_cnt[6] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { clk freq_div:M1|divider[1] idx_gen:M3|idx[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { clk {} clk~out {} freq_div:M1|divider[1] {} idx_gen:M3|idx[6] {} } { 0.000ns 0.000ns 2.200ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { idx_gen:M3|idx[6] row_gen:M4|idx_cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { idx_gen:M3|idx[6] {} row_gen:M4|idx_cnt[6] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column_red\[3\] rom_char:M5\|data\[3\] 34.200 ns register " "Info: tco from clock \"clk\" to destination pin \"column_red\[3\]\" through register \"rom_char:M5\|data\[3\]\" is 34.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|divider\[0\] 2 REG LC1_E30 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 17; REG Node = 'freq_div:M2\|divider\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|divider[0] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.700 ns) 11.200 ns row_gen:M4\|idx_cnt\[3\] 3 REG LC1_B3 27 " "Info: 3: + IC(6.200 ns) + CELL(0.700 ns) = 11.200 ns; Loc. = LC1_B3; Fanout = 27; REG Node = 'row_gen:M4\|idx_cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 16.100 ns rom_char:M5\|WideOr0~0 4 COMB LC2_B13 6 " "Info: 4: + IC(2.700 ns) + CELL(2.200 ns) = 16.100 ns; Loc. = LC2_B13; Fanout = 6; COMB Node = 'rom_char:M5\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { row_gen:M4|idx_cnt[3] rom_char:M5|WideOr0~0 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.200 ns) 20.500 ns rom_char:M5\|data\[3\] 5 REG LC1_B15 2 " "Info: 5: + IC(2.200 ns) + CELL(2.200 ns) = 20.500 ns; Loc. = LC1_B15; Fanout = 2; REG Node = 'rom_char:M5\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { rom_char:M5|WideOr0~0 rom_char:M5|data[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 35.12 % ) " "Info: Total cell delay = 7.200 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.300 ns ( 64.88 % ) " "Info: Total interconnect delay = 13.300 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] rom_char:M5|WideOr0~0 rom_char:M5|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[3] {} rom_char:M5|WideOr0~0 {} rom_char:M5|data[3] {} } { 0.000ns 0.000ns 2.200ns 6.200ns 2.700ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 2.200ns 2.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest register pin " "Info: + Longest register to pin delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom_char:M5\|data\[3\] 1 REG LC1_B15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B15; Fanout = 2; REG Node = 'rom_char:M5\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_char:M5|data[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.200 ns) 4.500 ns column_red~11 2 COMB LC1_B6 1 " "Info: 2: + IC(2.300 ns) + CELL(2.200 ns) = 4.500 ns; Loc. = LC1_B6; Fanout = 1; COMB Node = 'column_red~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { rom_char:M5|data[3] column_red~11 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(6.300 ns) 13.700 ns column_red\[3\] 3 PIN PIN_102 0 " "Info: 3: + IC(2.900 ns) + CELL(6.300 ns) = 13.700 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'column_red\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { column_red~11 column_red[3] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 62.04 % ) " "Info: Total cell delay = 8.500 ns ( 62.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 37.96 % ) " "Info: Total interconnect delay = 5.200 ns ( 37.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { rom_char:M5|data[3] column_red~11 column_red[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { rom_char:M5|data[3] {} column_red~11 {} column_red[3] {} } { 0.000ns 2.300ns 2.900ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk freq_div:M2|divider[0] row_gen:M4|idx_cnt[3] rom_char:M5|WideOr0~0 rom_char:M5|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk {} clk~out {} freq_div:M2|divider[0] {} row_gen:M4|idx_cnt[3] {} rom_char:M5|WideOr0~0 {} rom_char:M5|data[3] {} } { 0.000ns 0.000ns 2.200ns 6.200ns 2.700ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 2.200ns 2.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { rom_char:M5|data[3] column_red~11 column_red[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { rom_char:M5|data[3] {} column_red~11 {} column_red[3] {} } { 0.000ns 2.300ns 2.900ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[1\] column_red\[5\] 22.100 ns Longest " "Info: Longest tpd from source pin \"sel\[1\]\" to destination pin \"column_red\[5\]\" is 22.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns sel\[1\] 1 PIN PIN_47 6 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 6; PIN Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.200 ns) 12.900 ns column_red~13 2 COMB LC8_B6 1 " "Info: 2: + IC(4.800 ns) + CELL(2.200 ns) = 12.900 ns; Loc. = LC8_B6; Fanout = 1; COMB Node = 'column_red~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { sel[1] column_red~13 } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(6.300 ns) 22.100 ns column_red\[5\] 3 PIN PIN_100 0 " "Info: 3: + IC(2.900 ns) + CELL(6.300 ns) = 22.100 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'column_red\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { column_red~13 column_red[5] } "NODE_NAME" } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.400 ns ( 65.16 % ) " "Info: Total cell delay = 14.400 ns ( 65.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 34.84 % ) " "Info: Total interconnect delay = 7.700 ns ( 34.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { sel[1] column_red~13 column_red[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { sel[1] {} sel[1]~out {} column_red~13 {} column_red[5] {} } { 0.000ns 0.000ns 4.800ns 2.900ns } { 0.000ns 5.900ns 2.200ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 21:22:37 2020 " "Info: Processing ended: Thu Jul 09 21:22:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
