<stg><name>eth_dest_filter</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %mac_addr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_addr)

]]></Node>
<StgValue><ssdm name="mac_addr_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
:15  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %stream_in_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
:0  %tmp22 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_tdest_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp22, i32 65, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_tdest_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_2 = zext i8 %tmp_tdest_V to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mac_table_V_addr = getelementptr [256 x i32]* %mac_table_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mac_table_V_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
:4  %mac_addr_in = load i32* %mac_table_V_addr, align 4

]]></Node>
<StgValue><ssdm name="mac_addr_in"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
:4  %mac_addr_in = load i32* %mac_table_V_addr, align 4

]]></Node>
<StgValue><ssdm name="mac_addr_in"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %inFPGA = icmp eq i32 %mac_addr_in, %mac_addr_read

]]></Node>
<StgValue><ssdm name="inFPGA"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %inFPGA, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_network_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_switch_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i81* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="81">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_network_V), !map !35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="81">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_switch_V), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="81">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_in_V), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %mac_table_V), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mac_addr), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @eth_dest_filter_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_in_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_switch_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_network_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="inFPGA" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="81">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_network_V, i81 %tmp22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="inFPGA" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="inFPGA" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="81">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_switch_V, i81 %tmp22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="inFPGA" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="mac_table_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mac_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="mac_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mac_addr"/></StgValue>
</port>
<port id="46" name="stream_in_V" dir="0" iftype="3">
<core>AXI4Stream</core><StgValue><ssdm name="stream_in_V"/></StgValue>
</port>
<port id="47" name="stream_out_switch_V" dir="1" iftype="3">
<core>AXI4Stream</core><StgValue><ssdm name="stream_out_switch_V"/></StgValue>
</port>
<port id="48" name="stream_out_network_V" dir="1" iftype="3">
<core>AXI4Stream</core><StgValue><ssdm name="stream_out_network_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i32" to="mac_addr_read" fromId="49" toId="4">
</dataflow>
<dataflow id="51" from="mac_addr" to="mac_addr_read" fromId="45" toId="4">
</dataflow>
<dataflow id="53" from="_ssdm_op_NbReadReq.ap_fifo.i81P" to="tmp" fromId="52" toId="5">
</dataflow>
<dataflow id="54" from="stream_in_V" to="tmp" fromId="46" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_55" to="tmp" fromId="55" toId="5">
</dataflow>
<dataflow id="57" from="tmp" to="StgValue_6" fromId="5" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_fifo.volatile.i81P" to="tmp22" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="stream_in_V" to="tmp22" fromId="46" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_PartSelect.i8.i81.i32.i32" to="tmp_tdest_V" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="tmp22" to="tmp_tdest_V" fromId="7" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp_tdest_V" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="tmp_tdest_V" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="tmp_tdest_V" to="tmp_2" fromId="8" toId="9">
</dataflow>
<dataflow id="69" from="mac_table_V" to="mac_table_V_addr" fromId="44" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="mac_table_V_addr" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="tmp_2" to="mac_table_V_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="73" from="mac_table_V_addr" to="mac_addr_in" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="mac_table_V_addr" to="mac_addr_in" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="mac_addr_in" to="inFPGA" fromId="12" toId="13">
</dataflow>
<dataflow id="76" from="mac_addr_read" to="inFPGA" fromId="4" toId="13">
</dataflow>
<dataflow id="77" from="inFPGA" to="StgValue_14" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="StgValue_15" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="stream_out_network_V" to="StgValue_15" fromId="48" toId="15">
</dataflow>
<dataflow id="82" from="ap_fifo_str" to="StgValue_15" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_83" to="StgValue_15" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_83" to="StgValue_15" fromId="83" toId="15">
</dataflow>
<dataflow id="87" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_83" to="StgValue_15" fromId="83" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_83" to="StgValue_15" fromId="83" toId="15">
</dataflow>
<dataflow id="90" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="91" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="92" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="StgValue_15" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_93" to="StgValue_15" fromId="93" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="StgValue_15" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_96" to="StgValue_15" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="100" from="p_str" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="StgValue_16" fromId="78" toId="16">
</dataflow>
<dataflow id="102" from="stream_out_switch_V" to="StgValue_16" fromId="47" toId="16">
</dataflow>
<dataflow id="103" from="ap_fifo_str" to="StgValue_16" fromId="81" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_83" to="StgValue_16" fromId="83" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_83" to="StgValue_16" fromId="83" toId="16">
</dataflow>
<dataflow id="106" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_83" to="StgValue_16" fromId="83" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_83" to="StgValue_16" fromId="83" toId="16">
</dataflow>
<dataflow id="109" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="110" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="111" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_93" to="StgValue_16" fromId="93" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_93" to="StgValue_16" fromId="93" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_96" to="StgValue_16" fromId="96" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_96" to="StgValue_16" fromId="96" toId="16">
</dataflow>
<dataflow id="116" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="117" from="p_str" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecInterface" to="StgValue_17" fromId="78" toId="17">
</dataflow>
<dataflow id="119" from="stream_in_V" to="StgValue_17" fromId="46" toId="17">
</dataflow>
<dataflow id="120" from="ap_fifo_str" to="StgValue_17" fromId="81" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_83" to="StgValue_17" fromId="83" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_83" to="StgValue_17" fromId="83" toId="17">
</dataflow>
<dataflow id="123" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_83" to="StgValue_17" fromId="83" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_83" to="StgValue_17" fromId="83" toId="17">
</dataflow>
<dataflow id="126" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="127" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="128" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_93" to="StgValue_17" fromId="93" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_93" to="StgValue_17" fromId="93" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_96" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_96" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="133" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="134" from="p_str" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="135" toId="18">
</dataflow>
<dataflow id="137" from="stream_out_network_V" to="StgValue_18" fromId="48" toId="18">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="135" toId="19">
</dataflow>
<dataflow id="139" from="stream_out_switch_V" to="StgValue_19" fromId="47" toId="19">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="135" toId="20">
</dataflow>
<dataflow id="141" from="stream_in_V" to="StgValue_20" fromId="46" toId="20">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="135" toId="21">
</dataflow>
<dataflow id="143" from="mac_table_V" to="StgValue_21" fromId="44" toId="21">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecBitsMap" to="StgValue_22" fromId="135" toId="22">
</dataflow>
<dataflow id="145" from="mac_addr" to="StgValue_22" fromId="45" toId="22">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecTopModule" to="StgValue_23" fromId="146" toId="23">
</dataflow>
<dataflow id="149" from="eth_dest_filter_str" to="StgValue_23" fromId="148" toId="23">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecIFCore" to="StgValue_24" fromId="150" toId="24">
</dataflow>
<dataflow id="152" from="stream_in_V" to="StgValue_24" fromId="46" toId="24">
</dataflow>
<dataflow id="153" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="155" from="p_str1" to="StgValue_24" fromId="154" toId="24">
</dataflow>
<dataflow id="156" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="158" from="StgValue_157" to="StgValue_24" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="160" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="161" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="162" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="163" from="p_str" to="StgValue_24" fromId="86" toId="24">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecIFCore" to="StgValue_25" fromId="150" toId="25">
</dataflow>
<dataflow id="165" from="stream_out_switch_V" to="StgValue_25" fromId="47" toId="25">
</dataflow>
<dataflow id="166" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="167" from="p_str1" to="StgValue_25" fromId="154" toId="25">
</dataflow>
<dataflow id="168" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_157" to="StgValue_25" fromId="157" toId="25">
</dataflow>
<dataflow id="170" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="171" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="172" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="173" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="174" from="p_str" to="StgValue_25" fromId="86" toId="25">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecIFCore" to="StgValue_26" fromId="150" toId="26">
</dataflow>
<dataflow id="176" from="stream_out_network_V" to="StgValue_26" fromId="48" toId="26">
</dataflow>
<dataflow id="177" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="178" from="p_str1" to="StgValue_26" fromId="154" toId="26">
</dataflow>
<dataflow id="179" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_157" to="StgValue_26" fromId="157" toId="26">
</dataflow>
<dataflow id="181" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="182" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="183" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="184" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="185" from="p_str" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecInterface" to="StgValue_27" fromId="78" toId="27">
</dataflow>
<dataflow id="187" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="189" from="p_str2" to="StgValue_27" fromId="188" toId="27">
</dataflow>
<dataflow id="190" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="191" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="192" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="193" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="194" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="195" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="196" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="197" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="198" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="199" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="200" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="201" from="StgValue_83" to="StgValue_27" fromId="83" toId="27">
</dataflow>
<dataflow id="202" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="203" from="p_str" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecPipeline" to="StgValue_28" fromId="204" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_157" to="StgValue_28" fromId="157" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_55" to="StgValue_28" fromId="55" toId="28">
</dataflow>
<dataflow id="208" from="StgValue_55" to="StgValue_28" fromId="55" toId="28">
</dataflow>
<dataflow id="209" from="StgValue_83" to="StgValue_28" fromId="83" toId="28">
</dataflow>
<dataflow id="210" from="p_str" to="StgValue_28" fromId="86" toId="28">
</dataflow>
<dataflow id="212" from="_ssdm_op_Write.ap_fifo.volatile.i81P" to="StgValue_29" fromId="211" toId="29">
</dataflow>
<dataflow id="213" from="stream_out_network_V" to="StgValue_29" fromId="48" toId="29">
</dataflow>
<dataflow id="214" from="tmp22" to="StgValue_29" fromId="7" toId="29">
</dataflow>
<dataflow id="215" from="_ssdm_op_Write.ap_fifo.volatile.i81P" to="StgValue_31" fromId="211" toId="31">
</dataflow>
<dataflow id="216" from="stream_out_switch_V" to="StgValue_31" fromId="47" toId="31">
</dataflow>
<dataflow id="217" from="tmp22" to="StgValue_31" fromId="7" toId="31">
</dataflow>
<dataflow id="218" from="tmp" to="StgValue_1" fromId="5" toId="1">
</dataflow>
<dataflow id="219" from="tmp" to="StgValue_2" fromId="5" toId="2">
</dataflow>
<dataflow id="220" from="tmp" to="StgValue_3" fromId="5" toId="3">
</dataflow>
<dataflow id="221" from="inFPGA" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
