module \DDR_MEM_1_ipgen_common_logic_2s_2  (
    input \PLL_1_clkos_o ,
    output \eclkout_w ,
    output \sclk_o ,
    input \GND_net ,
    input \VCC_net ,
    output [8:0] \code_w );

    wire [8:0] \u0_DDRDLL.CODE ;

    wire [8:0] \u0_DDRDLL.DCNTL ;

    (* \GSR ="ENABLED" ,
       \ENA_ROUNDOFF ="ENABLED" ,
       \FORCE_MAX_DELAY ="CODE_OR_LOCK_FROM_DLL_LOOP" ,
       \dm:primitive ="DDRDLL_CORE" ,
       \dm:programming ="GSR:#ON ENA_ROUNDOFF:#ON FORCE_MAX_DELAY:#ON" ,
       \dm:user ="0" *)
    \DDRDLL_CORE  \u0_DDRDLL.DDRDLL_inst (
      .\CODE8 (\code_w [8]),
      .\CODE7 (\code_w [7]),
      .\CODE6 (\code_w [6]),
      .\CODE5 (\code_w [5]),
      .\CODE4 (\code_w [4]),
      .\CODE3 (\code_w [3]),
      .\CODE2 (\code_w [2]),
      .\CODE1 (\code_w [1]),
      .\CODE0 (\code_w [0]),
      .\FREEZE (\GND_net ),
      .\CLKIN (\eclkout_w ),
      .\RST (\GND_net ),
      .\UDDCNTL_N (\VCC_net ));
    defparam \u0_DDRDLL.DDRDLL_inst .GSR = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .ENA_ROUNDOFF = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .FORCE_MAX_DELAY = "CODE_OR_LOCK_FROM_DLL_LOOP";

    (* \STOP_EN ="ENABLE" ,
       \dm:primitive ="ECLKSYNC_CORE" ,
       \dm:programming ="STOP_EN:::STOP_EN=ENABLE" ,
       \dm:user ="0" *)
    \ECLKSYNC_CORE  \u0_ECLKSYNC.ECLKSYNC_inst (
      .\ECLKIN (\PLL_1_clkos_o ),
      .\ECLKOUT (\eclkout_w ),
      .\STOP (\GND_net ));
    defparam \u0_ECLKSYNC.ECLKSYNC_inst .STOP_EN = "ENABLE";

    (* \ECLK_DIV ="2" ,
       \GSR ="DISABLED" ,
       \dm:primitive ="ECLKDIV_CORE" ,
       \dm:programming ="ECLK_DIV:::ECLK_DIV=2 GSR:::GSR=DISABLED" ,
       \dm:user ="0" *)
    \ECLKDIV_CORE  \u0_ECLKDIV.ECLKDIV_inst (
      .\DIVOUT (\sclk_o ),
      .\DIVRST (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\SLIP (\GND_net ),
      .\TESTINP3 (\VCC_net ),
      .\TESTINP2 (\VCC_net ),
      .\TESTINP1 (\VCC_net ),
      .\TESTINP0 (\VCC_net ));
    defparam \u0_ECLKDIV.ECLKDIV_inst .ECLK_DIV = "2";
    defparam \u0_ECLKDIV.ECLKDIV_inst .GSR = "DISABLED";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  (
    output \dm_dqs1_o_c ,
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs1_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs1_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs1_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs1_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs1_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs1_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs1_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs1_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs1_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs1_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dm_dqs1_o_c ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  (
    output \dm_dqs0_o_c ,
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs0_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs0_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs0_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs0_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs0_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs0_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs0_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs0_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs0_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs0_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dm_dqs0_o_c ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  (
    output \DDR_MEM_1_csn_o_c_0 ,
    input \sclk_o ,
    input \eclkout_w ,
    input \GND_net );

    wire [0:0] \q_out_csn_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="OSHX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \OSHX2  \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_csn_w [0]));
    defparam \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CSN[0].u_DELAYB (
      .\A (\q_out_csn_w [0]),
      .\Z (\DDR_MEM_1_csn_o_c_0 ));
    defparam \DDR_CSN[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CSN[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CSN[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  (
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \sclk_o ,
    input \GND_net ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_cke_o_c_0 ));
    defparam \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_odt_o_c_0 ));
    defparam \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_wen_o_c ));
    defparam \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_rasn_o_c ));
    defparam \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_casn_o_c ));
    defparam \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [1]));
    defparam \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [2]));
    defparam \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [0]));
    defparam \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [12]));
    defparam \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [4]));
    defparam \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [10]));
    defparam \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [3]));
    defparam \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [0]));
    defparam \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [6]));
    defparam \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [1]));
    defparam \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [5]));
    defparam \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [11]));
    defparam \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [8]));
    defparam \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [2]));
    defparam \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [9]));
    defparam \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [7]));
    defparam \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[13].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [13]));
    defparam \DDR_ADDR[13].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  (
    output \DDR_MEM_1_ck_o_c_0 ,
    input \eclkout_w ,
    input \sclk_o ,
    input \GND_net ,
    input \VCC_net );

    wire [0:0] \q_out_clk_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2  \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 (
      .\D0 (\GND_net ),
      .\D1 (\VCC_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_clk_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\VCC_net ),
      .\ECLK (\eclkout_w ));
    defparam \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CLK[0].u_DELAYB (
      .\A (\q_out_clk_w [0]),
      .\Z (\DDR_MEM_1_ck_o_c_0 ));
    defparam \DDR_CLK[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CLK[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CLK[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  (
    output \DDR_MEM_1_ck_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_wen_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_casn_o_c ,
    inout \dqs0_io ,
    output \dm_dqs0_o_c ,
    inout \dqs1_io ,
    output \dm_dqs1_o_c ,
    input \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net ,
    output [2:0] \DDR_MEM_1_ba_o_c ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \eclkout_w ;

    wire \sclk_o ;

    wire [8:0] \code_w ;

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_common_logic_2s_2  \u1_common_logic (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  \DW_16.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\dm_dqs1_o_c (\dm_dqs1_o_c ),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs1_io (\dqs1_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  \DW_8.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\dm_dqs0_o_c (\dm_dqs0_o_c ),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs0_io (\dqs0_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn (
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt (
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \DDR_MEM_1  (
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_ck_o_c_0 ,
    input \PLL_1_clkos_o ,
    output \dm_dqs1_o_c ,
    inout \dqs1_io ,
    output \dm_dqs0_o_c ,
    inout \dqs0_io ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    output [13:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  \lscc_ddr_mem_inst (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\dqs0_io (\dqs0_io ),
      .\dm_dqs0_o_c (\dm_dqs0_o_c ),
      .\dqs1_io (\dqs1_io ),
      .\dm_dqs1_o_c (\dm_dqs1_o_c ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    wire [4:0] \HARD_IP.CIL.u_dphy_cil.LMMIOFFSET ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIWDATA ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIRDATA ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3VALID ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.DCTSTOUT ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.URXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.URXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.UTXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.UTXWVDHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U1RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U1RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U1TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U2RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U2RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U2TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U3RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U3RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U3TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3TXWVHS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b00000000" ,
       \CN ="0b00000" ,
       \CO ="0b000" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="CSI2_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="SLAVE" ,
       \PLLCLKBYPASS ="BYPASSED" ,
       \RSEL ="0b00" ,
       \RXCDRP ="0b01" ,
       \RXDATAWIDTHHS ="0b00" ,
       \RXLPRP ="0b001" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b10000000001000000000000000000000" ,
       \TST ="0b0000" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b00" ,
       \U_PRG_HS_TRAIL ="0b000000" ,
       \U_PRG_HS_ZERO ="0b000000" ,
       \U_PRG_RXHS_SETTLE ="0b000011" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00000" ,
       \UC_PRG_HS_ZERO ="0b0000000" ,
       \UC_PRG_RXHS_SETTLE ="0b000010" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:#ON CN:#ON CO:#ON CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:#ON EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:#ON PLLCLKBYPASS:::PLLCLKBYPASS=BYPASSED RSEL:#ON RXCDRP:::RXCDRP=0b01 RXDATAWIDTHHS:#ON RXLPRP:::RXLPRP=0b001 TEST_ENBL:#ON TEST_PATTERN:::TEST_PATTERN=0b10000000001000000000000000000000 TST:::TST=0b0000 TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:#ON U_PRG_HS_TRAIL:#ON U_PRG_HS_ZERO:#ON U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000011 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:#ON UC_PRG_HS_ZERO:#ON UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000010" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.CIL.u_dphy_cil.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_1_clk_n_io ),
      .\CKP (\MIPI_DPHY_1_clk_p_io ),
      .\CLKREF (\VCC_net ),
      .\DN0 (\MIPI_DPHY_1_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_1_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_1_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_1_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_1_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_1_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_1_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_1_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\VCC_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\VCC_net ),
      .\UTXDHS30 (\VCC_net ),
      .\UTXDHS29 (\VCC_net ),
      .\UTXDHS28 (\VCC_net ),
      .\UTXDHS27 (\VCC_net ),
      .\UTXDHS26 (\VCC_net ),
      .\UTXDHS25 (\VCC_net ),
      .\UTXDHS24 (\VCC_net ),
      .\UTXDHS23 (\VCC_net ),
      .\UTXDHS22 (\VCC_net ),
      .\UTXDHS21 (\VCC_net ),
      .\UTXDHS20 (\VCC_net ),
      .\UTXDHS19 (\VCC_net ),
      .\UTXDHS18 (\VCC_net ),
      .\UTXDHS17 (\VCC_net ),
      .\UTXDHS16 (\VCC_net ),
      .\UTXDHS15 (\VCC_net ),
      .\UTXDHS14 (\VCC_net ),
      .\UTXDHS13 (\VCC_net ),
      .\UTXDHS12 (\VCC_net ),
      .\UTXDHS11 (\VCC_net ),
      .\UTXDHS10 (\VCC_net ),
      .\UTXDHS9 (\VCC_net ),
      .\UTXDHS8 (\VCC_net ),
      .\UTXDHS7 (\VCC_net ),
      .\UTXDHS6 (\VCC_net ),
      .\UTXDHS5 (\VCC_net ),
      .\UTXDHS4 (\VCC_net ),
      .\UTXDHS3 (\VCC_net ),
      .\UTXDHS2 (\VCC_net ),
      .\UTXDHS1 (\VCC_net ),
      .\UTXDHS0 (\VCC_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\VCC_net ),
      .\UTXWVDHS2 (\VCC_net ),
      .\UTXWVDHS1 (\VCC_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\VCC_net ),
      .\U1TXDHS30 (\VCC_net ),
      .\U1TXDHS29 (\VCC_net ),
      .\U1TXDHS28 (\VCC_net ),
      .\U1TXDHS27 (\VCC_net ),
      .\U1TXDHS26 (\VCC_net ),
      .\U1TXDHS25 (\VCC_net ),
      .\U1TXDHS24 (\VCC_net ),
      .\U1TXDHS23 (\VCC_net ),
      .\U1TXDHS22 (\VCC_net ),
      .\U1TXDHS21 (\VCC_net ),
      .\U1TXDHS20 (\VCC_net ),
      .\U1TXDHS19 (\VCC_net ),
      .\U1TXDHS18 (\VCC_net ),
      .\U1TXDHS17 (\VCC_net ),
      .\U1TXDHS16 (\VCC_net ),
      .\U1TXDHS15 (\VCC_net ),
      .\U1TXDHS14 (\VCC_net ),
      .\U1TXDHS13 (\VCC_net ),
      .\U1TXDHS12 (\VCC_net ),
      .\U1TXDHS11 (\VCC_net ),
      .\U1TXDHS10 (\VCC_net ),
      .\U1TXDHS9 (\VCC_net ),
      .\U1TXDHS8 (\VCC_net ),
      .\U1TXDHS7 (\VCC_net ),
      .\U1TXDHS6 (\VCC_net ),
      .\U1TXDHS5 (\VCC_net ),
      .\U1TXDHS4 (\VCC_net ),
      .\U1TXDHS3 (\VCC_net ),
      .\U1TXDHS2 (\VCC_net ),
      .\U1TXDHS1 (\VCC_net ),
      .\U1TXDHS0 (\VCC_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\VCC_net ),
      .\U1TXWVHS2 (\VCC_net ),
      .\U1TXWVHS1 (\VCC_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\VCC_net ),
      .\U2TXDHS30 (\VCC_net ),
      .\U2TXDHS29 (\VCC_net ),
      .\U2TXDHS28 (\VCC_net ),
      .\U2TXDHS27 (\VCC_net ),
      .\U2TXDHS26 (\VCC_net ),
      .\U2TXDHS25 (\VCC_net ),
      .\U2TXDHS24 (\VCC_net ),
      .\U2TXDHS23 (\VCC_net ),
      .\U2TXDHS22 (\VCC_net ),
      .\U2TXDHS21 (\VCC_net ),
      .\U2TXDHS20 (\VCC_net ),
      .\U2TXDHS19 (\VCC_net ),
      .\U2TXDHS18 (\VCC_net ),
      .\U2TXDHS17 (\VCC_net ),
      .\U2TXDHS16 (\VCC_net ),
      .\U2TXDHS15 (\VCC_net ),
      .\U2TXDHS14 (\VCC_net ),
      .\U2TXDHS13 (\VCC_net ),
      .\U2TXDHS12 (\VCC_net ),
      .\U2TXDHS11 (\VCC_net ),
      .\U2TXDHS10 (\VCC_net ),
      .\U2TXDHS9 (\VCC_net ),
      .\U2TXDHS8 (\VCC_net ),
      .\U2TXDHS7 (\VCC_net ),
      .\U2TXDHS6 (\VCC_net ),
      .\U2TXDHS5 (\VCC_net ),
      .\U2TXDHS4 (\VCC_net ),
      .\U2TXDHS3 (\VCC_net ),
      .\U2TXDHS2 (\VCC_net ),
      .\U2TXDHS1 (\VCC_net ),
      .\U2TXDHS0 (\VCC_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\VCC_net ),
      .\U2TXWVHS2 (\VCC_net ),
      .\U2TXWVHS1 (\VCC_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\VCC_net ),
      .\U3TXDHS30 (\VCC_net ),
      .\U3TXDHS29 (\VCC_net ),
      .\U3TXDHS28 (\VCC_net ),
      .\U3TXDHS27 (\VCC_net ),
      .\U3TXDHS26 (\VCC_net ),
      .\U3TXDHS25 (\VCC_net ),
      .\U3TXDHS24 (\VCC_net ),
      .\U3TXDHS23 (\VCC_net ),
      .\U3TXDHS22 (\VCC_net ),
      .\U3TXDHS21 (\VCC_net ),
      .\U3TXDHS20 (\VCC_net ),
      .\U3TXDHS19 (\VCC_net ),
      .\U3TXDHS18 (\VCC_net ),
      .\U3TXDHS17 (\VCC_net ),
      .\U3TXDHS16 (\VCC_net ),
      .\U3TXDHS15 (\VCC_net ),
      .\U3TXDHS14 (\VCC_net ),
      .\U3TXDHS13 (\VCC_net ),
      .\U3TXDHS12 (\VCC_net ),
      .\U3TXDHS11 (\VCC_net ),
      .\U3TXDHS10 (\VCC_net ),
      .\U3TXDHS9 (\VCC_net ),
      .\U3TXDHS8 (\VCC_net ),
      .\U3TXDHS7 (\VCC_net ),
      .\U3TXDHS6 (\VCC_net ),
      .\U3TXDHS5 (\VCC_net ),
      .\U3TXDHS4 (\VCC_net ),
      .\U3TXDHS3 (\VCC_net ),
      .\U3TXDHS2 (\VCC_net ),
      .\U3TXDHS1 (\VCC_net ),
      .\U3TXDHS0 (\VCC_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\VCC_net ),
      .\U3TXWVHS2 (\VCC_net ),
      .\U3TXWVHS1 (\VCC_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CM = "0b00000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CN = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CO = "0b000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DSI_CSI = "CSI2_APP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .MASTER_SLAVE = "SLAVE";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .PLLCLKBYPASS = "BYPASSED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RSEL = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXCDRP = "0b01";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXLPRP = "0b001";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_PATTERN = "0b10000000001000000000000000000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TST = "0b0000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_PREPARE = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_TRAIL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_ZERO = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000011";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_TRAIL = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_ZERO = "0b0000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000010";

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_1_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  \RECEIVER.lscc_mipi_wrapper_rx (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire [4:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIOFFSET ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIWDATA ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIRDATA ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3VALID ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.DCTSTOUT ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXWVDHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXWVHS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b11010101" ,
       \CN ="0b11111" ,
       \CO ="0b010" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="DSI_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="MASTER" ,
       \PLLCLKBYPASS ="REGISTERED" ,
       \RSEL ="0b01" ,
       \RXCDRP ="0b00" ,
       \RXDATAWIDTHHS ="0b01" ,
       \RXLPRP ="0b000" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b00000000000000000000000000000000" ,
       \TST ="0b1001" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b01" ,
       \U_PRG_HS_TRAIL ="0b000001" ,
       \U_PRG_HS_ZERO ="0b000001" ,
       \U_PRG_RXHS_SETTLE ="0b000001" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00001" ,
       \UC_PRG_HS_ZERO ="0b0000001" ,
       \UC_PRG_RXHS_SETTLE ="0b000001" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:::CM=0b11010101 CN:::CN=0b11111 CO:::CO=0b010 CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:::DSI_CSI=DSI_APP EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:::MASTER_SLAVE=MASTER PLLCLKBYPASS:#ON RSEL:::RSEL=0b01 RXCDRP:#ON RXDATAWIDTHHS:::RXDATAWIDTHHS=0b01 RXLPRP:#ON TEST_ENBL:#ON TEST_PATTERN:#ON TST:#ON TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:::U_PRG_HS_PREPARE=0b01 U_PRG_HS_TRAIL:::U_PRG_HS_TRAIL=0b000001 U_PRG_HS_ZERO:::U_PRG_HS_ZERO=0b000001 U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000001 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:::UC_PRG_HS_TRAIL=0b00001 UC_PRG_HS_ZERO:::UC_PRG_HS_ZERO=0b0000001 UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000001" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_2_clk_n_io ),
      .\CKP (\MIPI_DPHY_2_clk_p_io ),
      .\CLKREF (\GND_net ),
      .\DN0 (\MIPI_DPHY_2_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_2_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_2_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_2_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_2_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_2_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_2_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_2_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\GND_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\GND_net ),
      .\UTXDHS30 (\GND_net ),
      .\UTXDHS29 (\GND_net ),
      .\UTXDHS28 (\GND_net ),
      .\UTXDHS27 (\GND_net ),
      .\UTXDHS26 (\GND_net ),
      .\UTXDHS25 (\GND_net ),
      .\UTXDHS24 (\GND_net ),
      .\UTXDHS23 (\GND_net ),
      .\UTXDHS22 (\GND_net ),
      .\UTXDHS21 (\GND_net ),
      .\UTXDHS20 (\GND_net ),
      .\UTXDHS19 (\GND_net ),
      .\UTXDHS18 (\GND_net ),
      .\UTXDHS17 (\GND_net ),
      .\UTXDHS16 (\GND_net ),
      .\UTXDHS15 (\GND_net ),
      .\UTXDHS14 (\GND_net ),
      .\UTXDHS13 (\GND_net ),
      .\UTXDHS12 (\GND_net ),
      .\UTXDHS11 (\GND_net ),
      .\UTXDHS10 (\GND_net ),
      .\UTXDHS9 (\GND_net ),
      .\UTXDHS8 (\GND_net ),
      .\UTXDHS7 (\GND_net ),
      .\UTXDHS6 (\GND_net ),
      .\UTXDHS5 (\GND_net ),
      .\UTXDHS4 (\GND_net ),
      .\UTXDHS3 (\GND_net ),
      .\UTXDHS2 (\GND_net ),
      .\UTXDHS1 (\GND_net ),
      .\UTXDHS0 (\GND_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\GND_net ),
      .\UTXWVDHS2 (\GND_net ),
      .\UTXWVDHS1 (\GND_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\GND_net ),
      .\U1TXDHS30 (\GND_net ),
      .\U1TXDHS29 (\GND_net ),
      .\U1TXDHS28 (\GND_net ),
      .\U1TXDHS27 (\GND_net ),
      .\U1TXDHS26 (\GND_net ),
      .\U1TXDHS25 (\GND_net ),
      .\U1TXDHS24 (\GND_net ),
      .\U1TXDHS23 (\GND_net ),
      .\U1TXDHS22 (\GND_net ),
      .\U1TXDHS21 (\GND_net ),
      .\U1TXDHS20 (\GND_net ),
      .\U1TXDHS19 (\GND_net ),
      .\U1TXDHS18 (\GND_net ),
      .\U1TXDHS17 (\GND_net ),
      .\U1TXDHS16 (\GND_net ),
      .\U1TXDHS15 (\GND_net ),
      .\U1TXDHS14 (\GND_net ),
      .\U1TXDHS13 (\GND_net ),
      .\U1TXDHS12 (\GND_net ),
      .\U1TXDHS11 (\GND_net ),
      .\U1TXDHS10 (\GND_net ),
      .\U1TXDHS9 (\GND_net ),
      .\U1TXDHS8 (\GND_net ),
      .\U1TXDHS7 (\GND_net ),
      .\U1TXDHS6 (\GND_net ),
      .\U1TXDHS5 (\GND_net ),
      .\U1TXDHS4 (\GND_net ),
      .\U1TXDHS3 (\GND_net ),
      .\U1TXDHS2 (\GND_net ),
      .\U1TXDHS1 (\GND_net ),
      .\U1TXDHS0 (\GND_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\GND_net ),
      .\U1TXWVHS2 (\GND_net ),
      .\U1TXWVHS1 (\GND_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\GND_net ),
      .\U2TXDHS30 (\GND_net ),
      .\U2TXDHS29 (\GND_net ),
      .\U2TXDHS28 (\GND_net ),
      .\U2TXDHS27 (\GND_net ),
      .\U2TXDHS26 (\GND_net ),
      .\U2TXDHS25 (\GND_net ),
      .\U2TXDHS24 (\GND_net ),
      .\U2TXDHS23 (\GND_net ),
      .\U2TXDHS22 (\GND_net ),
      .\U2TXDHS21 (\GND_net ),
      .\U2TXDHS20 (\GND_net ),
      .\U2TXDHS19 (\GND_net ),
      .\U2TXDHS18 (\GND_net ),
      .\U2TXDHS17 (\GND_net ),
      .\U2TXDHS16 (\GND_net ),
      .\U2TXDHS15 (\GND_net ),
      .\U2TXDHS14 (\GND_net ),
      .\U2TXDHS13 (\GND_net ),
      .\U2TXDHS12 (\GND_net ),
      .\U2TXDHS11 (\GND_net ),
      .\U2TXDHS10 (\GND_net ),
      .\U2TXDHS9 (\GND_net ),
      .\U2TXDHS8 (\GND_net ),
      .\U2TXDHS7 (\GND_net ),
      .\U2TXDHS6 (\GND_net ),
      .\U2TXDHS5 (\GND_net ),
      .\U2TXDHS4 (\GND_net ),
      .\U2TXDHS3 (\GND_net ),
      .\U2TXDHS2 (\GND_net ),
      .\U2TXDHS1 (\GND_net ),
      .\U2TXDHS0 (\GND_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\GND_net ),
      .\U2TXWVHS2 (\GND_net ),
      .\U2TXWVHS1 (\GND_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\GND_net ),
      .\U3TXDHS30 (\GND_net ),
      .\U3TXDHS29 (\GND_net ),
      .\U3TXDHS28 (\GND_net ),
      .\U3TXDHS27 (\GND_net ),
      .\U3TXDHS26 (\GND_net ),
      .\U3TXDHS25 (\GND_net ),
      .\U3TXDHS24 (\GND_net ),
      .\U3TXDHS23 (\GND_net ),
      .\U3TXDHS22 (\GND_net ),
      .\U3TXDHS21 (\GND_net ),
      .\U3TXDHS20 (\GND_net ),
      .\U3TXDHS19 (\GND_net ),
      .\U3TXDHS18 (\GND_net ),
      .\U3TXDHS17 (\GND_net ),
      .\U3TXDHS16 (\GND_net ),
      .\U3TXDHS15 (\GND_net ),
      .\U3TXDHS14 (\GND_net ),
      .\U3TXDHS13 (\GND_net ),
      .\U3TXDHS12 (\GND_net ),
      .\U3TXDHS11 (\GND_net ),
      .\U3TXDHS10 (\GND_net ),
      .\U3TXDHS9 (\GND_net ),
      .\U3TXDHS8 (\GND_net ),
      .\U3TXDHS7 (\GND_net ),
      .\U3TXDHS6 (\GND_net ),
      .\U3TXDHS5 (\GND_net ),
      .\U3TXDHS4 (\GND_net ),
      .\U3TXDHS3 (\GND_net ),
      .\U3TXDHS2 (\GND_net ),
      .\U3TXDHS1 (\GND_net ),
      .\U3TXDHS0 (\GND_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\GND_net ),
      .\U3TXWVHS2 (\GND_net ),
      .\U3TXWVHS1 (\GND_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CM = "0b11010101";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CN = "0b11111";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CO = "0b010";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DSI_CSI = "DSI_APP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .MASTER_SLAVE = "MASTER";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .PLLCLKBYPASS = "REGISTERED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RSEL = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXCDRP = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXDATAWIDTHHS = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXLPRP = "0b000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_PATTERN = "0b00000000000000000000000000000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TST = "0b1001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_PREPARE = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_TRAIL = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_ZERO = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_TRAIL = "0b00001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_ZERO = "0b0000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000001";

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  \TRANSMITTER.lscc_mipi_wrapper_tx (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
VSeqPWH9EiOuGjUrR5KBcu5OAjtr043UoJPccvZACJyM2isJGtuWjPacUWjVDNaX
4dM3MI2m1FZozxm/0mq9cBspwroLKjkNCzNbj6kJLqJJ3RsZAqz5JzeZX7O3JhYi
5vy8uxE4inI2ggCIT5Fdc+a5cx7NBxcRd7mfIP69QaGvoHAl9AZJJ4oufNOibWGW
Wfmxyr8tIE02Mksgo8TT0ARuywRr18X+BVcSpEgotDzaT+Y9SoHPR5Tg/yl0KBPB
a9N6QblQVFI98z2m/JfeBtPUnD8lvMXueprMMe5woS+VwShB48BlvPBCwcYULjnq
gsxMh8nve1V7ot5YIBR0zg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
Lf6xTJrnQQ2jMFwmROhYGSMeQ2VQmpeMlKKauMvAlo07wWF7U+1y5B2UIOlPkPXi
Al3c9NSsA6jtwWDH5asyP/9ECzCUdlVcSQOzESo84seYLdEdZeqn9A3NL+Xefy0A
ZzugGgSxWVDbAcFMoK7cB/QgSIHg4LcyVBY4Y7Dny5w=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
LUMU8+kRJw3lim1Ib+8mybDkkSZHQ/dAndRHLMe+JtGU4t833gPHrkIumNJ3DVpc
jqPy9vJU/VaO0dcvmC3mbfcRaY6GA/OcOAPyY+LgkwYuSOZxWo1fif5lTWt6nZXU
E9ltE36cPF4v/czbZeLjkCwGmIIUExgN/IymEAoKD2YN2L8LnofXe+BHKNX5zoYg
YWv/vezTlnYHaH0HbVYQziS5tfowDd61Hx4ZUlXCMJUotlePzkXNajBrjl/g7801
qaSXi9jVFo69gtcWaNq1QCPRDOTEmkZrtgs9XrGJFxa0I9cYGQDuCXxLcBp2U31S
Bq11BbYBZFukFFLb3FotsA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
QwFEm5GQ0NIwqjQCv7q+5hxpV/vR++IUsYgXdFkCV9KYPw/1irNQlxTDkpgzvgmu
B1Lpjc7BCEIEthUtEvReH8lIMAxMz3J4BrV7BTfZEvoMO/pitSU7SCdsbICpXiqt
wPZ+qQYNUIBVCfDUSCqj0pdRwa/NWupYTpA8xwEslm3Rco/WU8sEEoniiS7jJ0SX
e7M0C5SW0BnPJBsx7Bd7I/UrBh7lhEHQyy9z51Xj7C3LYFx3EUm0mZQyQQU5IQfL
AKaC5MG3QvC7fP4CSJ0CLQGByhWZTBS6mWFOAFG7UlGd3FUJH8IU1xI0tDnn2u6L
W5GrYBjfmjn3snLEF7k1Yw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
jHCewrUgt0LdqyGRTlxOA19/K3fVmxvU30Y9LmcHa8rjgVwNWNA4KcmyEtvOn9bc
6/oBYBUIYDxFy2OSngk31g021/os6rASrL8BVwPkm66ijrndM9OSLIPmqhKJs2pN
f69ZvrrwLjxd8qSlA69MY138278YVVuNN7/4Oxpd6mfvnmE0NVYVMwHx62OGwhc2
n2LOTo0UpwOJ5L0lXiWpL0WrA4+DaXIOyPWCdHmpj+fe6Zj7oKWvXGc9c+UrWy4S
vegDDeVZA/fR3DYCnL0lcbNnehOKKxODH7knJTvylShDi5BnmMYra1ANB5b1PkmT
j81S2SlJnz8r44WwzGfh5Q==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
fmkz6lR3LIUjZsO+R1bapLRR+eT0SDFy0ykIGnaj4KSZnBn6UgQOYvgv3QSFzr6z
EAMrAQUQ72/rpJC3wTRS8VajLA5Nzy/lv61VEPApupeAYiDfcQY0hf3n7ePlFQpe
GfBh2ACFZjUXzI28/Mqvr7kK6QkSlELyup6JWFfj48OQox4vKcm5J8AIW3X7T3pF
8m00fISF58GOHk/kOAXeaXJCjTdB9HzXLeva2Li5+VyfKQwfvF1GOFnK7a+omlQ7
M5RczmFeTE6jU5ZrLjld7xCJ06pej8J5LTkHmnAS+P02VgQtgugeWWdnbxaCDGRh
4wSCKZNiNrs+X82S7MbBUa4TnyY6cS2CFJABgUheW2ubCwv5NBzx+MPLntWAU/ua
uJ3zDVLUxIvym+AnOZ7KavzYHmh8dfQd4nD6GZprtiU+8zZPmhF5HoCTnE0T4sk7
29pJdK5Tybhuu2L6g0B2nKHQKXOxtGF9PQ9wi0dopLSZx9w+To0x4q+zUJxLKQMd

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=608)
`pragma protect data_block
FPmnRLQJGaEHIWo4DYc1UsfxCVMFftiVT2TSmBJUFsMsOsDjdR6BtQ/0g8BYUggp
rafYY5k+GQhLUK2QWE8Zw0mFD2YnVc25tE6C986Sf2cujok6tfKIWOULtbfLtKLG
RdDrQewbbIEAyGX7WlMptZ2omZ0IaCIAXrWRpWlUlsJcDjV7QdDmvSD0XPzqyvbX
zYngothXvwZW5gfprUoRA3wdtZokbmFcSGSK4tru6yTGV9LVPCwVIxOSEUePQ3Dq
rp8t3eNnPphGm51+lyY5kBVKiBIS0U1p0ilIprFBGOgTwaEwY1Rc4JQX7TKbR+JZ
nRv4AlT+D/clQNfBi1LY5dqaUBNFsXBiPvrfqoRU82vVAEwg7QdPv25X+C0j0akD
Zb3u5+sKE/SpMFMj7/FWPwmPR9nFFiMTjMQB8NWiPDSUa0O9pJVr1/eAzqXu7je0
11kOitq4cN8dUNp6/wbxvtLb9I0jnZLubtjmjT+9zOlkZrcAI9XfDyrkYGt5rF5y
nzbYf1me6H8yq4n5ILwRsSJUez8O5BfEf9Xe45mZNJ1A9s6tha5PwUunWDcgHIJM
nr0ekbLiJ6Gh2jWHwqNPtvvmLdMtarOQOKyIXHKbQT2wP9EJiiGWWlGrisdKT2S2
RsGW89WK4FsS4KDlsD473iVIuRWq/b65CEfj01dt8MiztfXtointuBnkpSfKM5Sj
C2z4lcMRIKkAgUcIMV7UpYyRhfsiSEn2eSw3m41z0QKDwIvuLdzzTMJDM70E3yOE
e2FZgztM3YCI6jNbYXav1kwN+mKmOdfMI+oje++To+Y=

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
l2EIK//8ZbdBVzB2mdSeWSAPeSR5gpHwLQqvgOSWmeACeSW3/UIKlt42mRtHYnTd
oXEGZkdc+bLNher7XggesbDjr8Jmy2Ixfa3QHjLoXgHiQ9ZkIOUY/G4ubXj1Chu9
KrrBZGkX5xyp3XHM0eCBNFZW1Md8FOsK5+fOTTQQ5COVe5N4kzZxn8f/FeDxANb/
NMdhPwbp3FaZglalJzYYrpd1yC2rpMnUVxPAZB8Tvb47Lriz2EMQr9phChNHDNdo
E10s7+bZmxihsnxN31aTwKNBH8xQmARp/QtA9/RTlTGOO//ZlJuokK38Dmv59NML
nLlVT3xs9ZzOO0R6sigZTg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
3P8+eVHsFY6hLOUI5q96FRHd2gl8yNijiYA64RRZqJVNWiI7W/v5hvFkcurW+HFK
8BghD9djti26XemttNieLeqUUBILmmHdR6cDA7dUipGr/T7XK6ybSqUi3iDPsh5X
LXLRVwB6Dnbh1erBVay36JTivdaS3kZzlOGtJKdiTXg=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
r7dKHKW8cINvU9h+k3BABIuQGDUnH9uJ4G1WwNhYbh48jBA+zQ1GAcKCKC61v54w
QxnHUYXTwr86liiHrHjZVURr0mhRp2aLIwgjOcCoyIm4cUIRsx+SGxWsAlq/Agvp
pB5p2yBZsLpwGKtdEvfnSSav0GPBsX+n4fTuWVArtdmYfDxm0qBtD2PRkLUTnBcK
jE7NetqkwxmT+Ku+0OT+M+K5bAXyIpe88jDoWmOrLHhwgKO4zBhaCg6IB0PE1KH7
xLpzmUHrnY3DRY3E7gKPkA5BEKOIHja4+1Jw8NNeHmyItpjRvi+Ef2x7q2vFFgE7
XeKAmSxi4GMGH0WouzrdPw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
DHZzvRNLlmOetLSSt8bxPdXi+aEhLMJStuAc8uax6Uj8WyyM2eSnUrIobRRV0Cc7
DGEA9t5aFf5fa6Zl2aA8tGXAB+ATHvaDTuYmYb3MFRPnLnvCZMe5sfYICvO7KVNW
kJQPdfBlfGr8ejeMuE0omtnttygAJdZ5xzHU4JLHQIx9omd0EqpsNiSgnzU78lrG
IAcHbG7+QD0vWwYmYZ/lcSbvlSmFAvTBQbQY7ECRBivmECLDUydcNX8sxV+KmcIY
bomQfYjtZ2VwG3FvRKbFdxsvszDn58zxMhpG5HjsggsZ0vha9rPNiJAbJFqBrsIF
O/eCId93h/i6OL6oANBrKQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
uN+z5EP1/F8OXKJChlKVlH8SR0Cp+TOVN1/Uj4gKYLtQEh+CSGWYUhnicAT9zzcn
6kldUZNrVElFF/M3byCzeWy1B1JIvhkQXlj9H6oHHzTobgIndSJgZ9lyP7wzVC3v
XAORF+l+flFI6lsJczhz0ABzLhQw0CKEkeCtjclL4pWuoa06JlbuM8M02y2rT7Sl
/IrODgWjyXazJgrW8P33qAB9ZQP/HqRVXRd+IsCHdbgitZptTU95cVli9CD2Nw4s
M+roEONvsdo147I73OG6cWKDeFGwrK3yzYb8AhnVItAx19TvLyYkRoxXvHWL0dbn
vLH3OEH33ygK+2A78y/6mQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
Rw45YMQy1sB7/2blzwHG6dws0hg8uzweIy94Ufm7t/eRKKSzdQTCysT3SN7DiOyL
J9HKXWTBn2JqB0Pzc/G+WZ2plBx9xo7Wz5VbElGOPGeO/8t8TpRem+V7UDUdYUc7
/P5UW6jhW/r+IFe3Jx6czVAAMZ/7lvsYzs+QlmYuT4qGTT75iv318TvD3Zh2fwRJ
qHVjFHR51sCTmBgFYujuaXCO9KLAgDErEk5+zmtLj1xAQik4weG2QYHl0bLf+zIg
phL2BVbWe+rxjd7Q/jlBr8kuno4giCeLDdOnh1NFKVaGQPjyAWAt3yfj1vxoSnrZ
vnd8xlxARnWyI8d+wQJlHSRkaA8zMZwj7C7605mbwIgF4/7E0cUkubqUkICeRPSV
Xx41zVm2iKpHQ6wa94hybEwD49q9FfigLQUDbx95vDeP7QrYyjEpGSrVSxOgqe0m
VcuSH18X35WIiYepC+n1wV1Rm1+ivmftNRKUpITiUW2NafFV/xmsqzWPmp6bxPfO

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
ob/nW1xMfujCQRUXlj1V+b+rbLq4oW43EDhnFHech1NBe//12LRWv256nLDoGnk1
a6HweE4opfhE80+rMKQ+RCIJrAxZ1L2tsH7xwiv5uTXGHb1NezE6Q7n+7tG+gfMC
OTpuH+gz/oPS3l/W9AWEt/AebEC4N9IwpeGAB4NrvjBI3EpvIocJkR59sM8+IvMo
C19Zq+8thxcGcBcn+/vEORFDG3ZVe9gV0Hhsydifj+LL91OtotPqwKwGVlMVb4tG
gWHNIvKSVQYV7U3oXEGRLPGvB9h4yu0nONfgPo1MiHsvUouCf5Ucyy9lo42rd4qX
gjoacB34CjlaVf11Cfk0wtr/D/B3qk9JJ+sUFSoLBSnp5buJ+vloJ2WbDJck5r7p
izU279melDHkHnORcRrndoENc7CXL4ybYls06zYV+w9vt2LTq/TyOmHgQYO/9DLu
UrRTbEF8IxDT1aQQzx7zVpgJW/Xlxn8IDmJR1Hg/ofMGPcgUdh5Q1xFn3Hns8v+i
M13nfMT/1wgB5cEX2D69S8qJskuNl4fawcPaKqAzeZSz7KpefTyvQFEeuDiuuo9m
ssCteA3AxJQtGaEFYS616gkv9SOPk3qAD6dok2oz3/Q3oRCRrl+VtWAr6bVu5qD7
Pi7K6OPivm1ZXXgQqlBteAUGL/sNrbMI89g3bnrMFWoNY4PWvGz4by85SUOQGnjv
l7jaD4zPJdORRe175c9kcNxvE7cSY8a3xFMpar+4Nlbavf7+1NuHhFkN4kk8E9TM
CPgrnAyU6LEvABrfxCEz5X6B8FS+k9pwQDwZ6nVItZzFrqlHYJb7J8kDb+twle5+
b1lxuEZ7PLlFfFEl2DOM6hWoqEAYVro4XsbnndhTB/uTL0aXVBZEJyJS/qVUH80u
LRT02HTUI0wRWp9lD1oV0qR4VcOsz9F9TfbliAIvJV5a5WYuWf3TJ8Gf9OZsMmxJ
PfmgkUAtJnxPrmN6Zrg8Wb3AlR+5YjKUKHaqeOINkVS7B0AKbhOxOBX6YQC49NBo
DqHZm3X/WoDVhf3dIDEi0dYik1WN/9SVfonDxGveQwhpFBI1HmVLtnO3J/2Tl4Wh
Cz8wDCHV9IZAvivhZD4ZFyooGMOfYNgX+regu6ya7aIhLJ2LLVf0wrzn8jVknWDB
87xC2u9b5igMK9uu4NzodAb6jihSmA7qA89NtrVgIGtnjE9/1oxa4JA9alO5MKNa
Q7bRbCxdYqyXzwKdvHwmnhCrYvd04i/G5XwmXWQTD8Vfd9EL4ty0vKgjCkWah5Ah
uO/JEg/Vf5Lo9mevxaCMxfkxuY1u0TKCMYcOx11Y0CTlx9eeAw4xnyPITkyel5pr
731G2Vq7BpKwOe2urEpXf+CGtHt34/9PB0Ru+3IUJbmosNesvkPIUnN0vV0FJUWj

`pragma protect end_protected

module \I2C_DPHY_1  (
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_1_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_1_scl_io ),
      .\sda_io (\I2C_DPHY_1_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
SXEYH8zwqurlLT4YU6yHTWqGeflkLyfgFyy+QFALij5/clSipJ5+HZxV3rG8uhRq
Q0B+rJSZbf7hMld2ld5aYIT3LaR0oslY5HNLu+rtunvciSJSdZjSL0lVjmGfxELj
RbtIOuDPQcVvXfcYFrTFYfN4VQCEQ/h9rTH1cmYWZBltmdxV+ugHtMXk5hZjhaKj
TLLb5NPoJaMi9I6eLaCon863CPdjq6/ZzL42Dj4lNwil+NcnNSCGIfP7HHjKNxv8
MpXHIVdgmNvPyEC8V0ZWeE/fU+xuVMuUmsbzjTy4aMBUYhNGinlw3aNc2TB2kp9i
3fvA+A7zCQ3Ttqwjl8Mtcg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
dXvPaPmG4yq9PaNbBf6zLkVaZFLsa4tC9c0X1BunE3zWhXBsqpxIGiqjMHv+r+Re
0uks/tBLXmtOBnXJ1GDUHKnAQaPsSipFO1ImLVFeusXb3+eM+n4874lbhVfsnWWo
OzEPS2uhcdOGwhLptDX/+joOayZlwUQR+Owz61v6aT0=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
XU2qZ3H+XPic7PMLEzJPV+dAMEzIWab1MEnw7KbzlfHeDVJFhE6s9fus+66U8rix
iF6JAsCSh//A8Gnll8nELmvjx6Gk+7YlgHj2icQ7OF5VA1xrOfLZ5+U6alemwYlU
8gE0RLyez78DiJRhBNib0gUdyp2wNo9JYfK1Uz85uh5/0KNt1WGxaVW/JTMcIDe4
x/M/WAeiKk6LsuxYOSIcMXqPjKlnRSOi3czi3HciwyHXxazaiOD3sFMGhZ+vDIUY
e3dr8w0f+e8nE5tEvQ6sGg0iySbymRNY1HX40q4RfxXTrr9KvFpnKsG3nUcgpns1
BtL5JxnqShWmMCd9ppy15A==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
iEjbsZClr7YS1nc6qnADWM+qBJzHG9y1CW+AI9lXUw1fVWa4UuCnCB2T9EIJXTGO
HFtEg6H4dSl8obz5XuJaElcj7NFHnqx4BLGq07tKcIL/KAYkEeKFzDU3/Z6B0aKd
Pa2E56WViQsP6vrhIlDI6Iasbtq7A7WlTvJChka/q4cPW5FI3+oAttHbiVocOatV
OPWWSfBFxlxA2IbGjVnKKCKVh1ESp+TvIzUe8KvfCENM7f8CTczAG1TJ/M3IONRD
shunWqfUsPI+Pi7ZxBkpWA+3YaR/OITwk4GfWfUXt2t0w+HQlPZZ4cpgxd4uRtQ5
9Xuj6RNHd23z0BAfx4afUA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
sjoKtanvYHv3gTXQisMiCYUg99CbDT4uGaWdTwK6jA4mBsqwzkHWPrRER1WZTHMs
kMysmeyYcepxz6lCWfmeuhGnWNZGSan4PPbQ33HmQaO4Vjle8a6R2W2Qr5XnqrOD
/r95qnb6dE4iEIy6a4uAZTxgK1iwEE1l4Z3j88e6BSQiQpCe7ZkD4mrSpPFfA7Xf
MN1IDuqWtaqlZX/9oUNZnR8ewVyPLEKvBfXsk/ZtStMZnXIH/83NxfA9Pm8Trmv+
e11FFbbrIR2G4rTMgRvYGO5obQyU/h3PUDk8DOux+mo5ypo0IOQH2W6LXEnLnYRW
m4urfMfMSS7Oa+MRtjPMrw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
gfYzF/EJyfpNxQJ7Ns84LvMnCseVYggKgJFmo56oWmyCfkDcYDLGYp3/JZwIhhf+
jGO52V7KTVHs3XkPk3x7X6wlM+KW0pBU7rFbqSBuaz2jdNcb79yBfiGiwHCPuXrW
IB3brvtNpWFc7AGb5FYc1Negvquwo17eMx7RCVH5fBW6XYgI3X3qrJmaI9Ty9TJx
3Q2MXGSO35X+7jvmHUb/ZWO/0nTYDBiU2Lor4+4N5E0xnWikDmF3ySBjrG1Kk5ZW
8kl/sjaHNmHruhVJKUUeJm+v2O/eHg/pqHVr0/gWNwTS3sKY2z0ooVLC/Fqm1gdE
RbxUFahyNu0g88IohlgpdrFKmrG81nqq6PcLwmG+/NJXl6K3KEdIk1EKu6SCp9Ju
RwbKy4VAlGLVwJnwbJ1QlqttHfeJBR881fmiZFsvb1/tliIutPl28leDDVDeBbZi
rdwF3HZPPJyiiQZv9qDUnm0y2s1cKwhIh+K44Rqhf76KA9nTP8bmzp6hqpjKUc47

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=576)
`pragma protect data_block
4TCK3EqqBzE02LfpUuKZ03jcKq+mMojWmtLkmH1XexQJmXzuRXNBecW70yolgn5L
sTt9nQKYTo52A7gszRpXLT8nxunqkiZy3aU1PzlNtWvtivqm2b9S9/fV3J05+hgX
bABTkYevQcFj3dBDZwYQOOmg5i+rFLSOngTrtxj+h3yiH05KFNY/iuF1DKl29HwN
/VGMsKwrEJJcnAyzPZ/1m1+DxFgS1hSophajhXpn9zfjnWJ3ywTxongdMSLI+UqS
KOg6u1ej5XFcF9WlVkE8OsHf4VvTAUDcXUsZQpL757O9rhTF35IxtXx+93NZqHW/
ugAXB5DvqVYh+yWVLllExU3ECs54wgcIycgnPPeX9VqOseU/dZh4fcf4JIU6NLdU
ROT6aIU8SOj3VPgFcoqPpKod++qRRcYXSXXiU0gQreYDZxSYc/q/u+UnDZ0OhLs+
RcE97RTcIc0BdRaQL5kQDdiKYfLW+PpVpXF1YHVcsCong2SjVPq8JLwEnAR0X4Hf
Uu13QsphW6wxr1EqDaFEYdGnTmzRQzlAHv74B0memXNuWMPQnlDGzAMpTtCo2QyI
ev2Kmmp2kybXFSMZiYyrWiUQPh3FZFzdTmX/B8Cwx58S8GAIpr9v4tA1GsnOpXB/
zMLPnpaKwqAClwqrR52SGuxxQs3CWcnHHg8ZwxVox9UCqBu1lTjhJ1Nov5s9AflY
M6cNfGagFXVH3HS+EW4kGuTVFVkEdRqBsljHtvREm9DpvpUmZ4jf0BAjJF0hcsxb

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
CDcphlfSML3/7bUp2T8uEa6OriUohcmHDGKmlVw/qYyBjEVlS64+u1LK7NByvzVj
e6pW+UyvShIRtv3oO3btpAZiv3F906V3xtTKneDkZ+mlF3tvfBqz9JzujFAzeLYy
bf+dbE+qB7bk8syBlM11VHHa0lw6cAhZgViHHb0queqTzeJxNMkvkDMa62GCosw/
/VOLywMf4KWzgfxJlGDzZT/xU3F83WNQ0B3qdHKompBPrJt3cGpkDOeUMdj8sA/P
IP0ycoh5tZrN7AfCfBgAJ0x5LFQRgUb9KEZS9Io/5R6rTTXK5YRoAELSB4BEfEXS
QBucDGLgBOp7d0RxDQ7HWw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
Uqiijrx0MT805e+dA/A6u7ZXYwHPcNL7p3HuZWGVxd+q4xYKHGZD/6SQA3ZSn3LA
Kn/h68n+y0HTpzp2y29PTx5ISOIWyM1PitS4Qb7iBkwd8fdlzo+vMR8PSPrUN4Mr
jPBJtlKFYsKiElfHIJv95cQH+dbWcTaITnBu+j5Rzpw=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
ULHvX5Cje3B/Bt4Z03xdc453xDePAz6lx4bE59OsCNBTB6q5uhFPybPTrIXlLLMJ
kHvZxIzq24mdx002U6oXIfTLoGbyBtdxjJ1ZsrgyfzQ8O+mifUZ3x/Op9XXGcpI6
T36rbY2KAO5pM+NZqDyz+cN1BcPfXBlasD3VEDim0O+gdlSXmRLeElEG3//6DIC+
8HJDAEa/Ct3La9g9J0mWOpAuWX6CKTsyDq7IBF0kymns/cZkbCcSq7LdjOg+BSo2
+7pW4HqRpo75oVSR8fGVO61wWcFslYA28UARTHhq/17BEi3D36vh057pmH8SBq3k
6OsC62ZdddPuJqiaBRm1IQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
H9eboYWdL+XrSwgWDnQOCSC77Z7nhyETH0drSgS5VxVQb8LcwkbKI6dDBXlTBEsT
7VHYzr2IQFFzwZMUjxM7u5ydRGdxvrSBBATkCL6KEeKjSi1dv9JxvBZioxKTk3xJ
c1xepog9srTAjhjHSN33Qs4wB9UJs06FuIhplTXi78RDqfp35AgxkPz0sj0B4E+X
yydEWAQHq4EmTK2oYdu1PPLvIxnqXMyKyuID4ExTPJRTBwcEbeZfMWW1LcDENQry
g5cXeanUNyplhwMzNyX7xx8HpjzOKA96x6/69PUmy9EzuFVP3FOhch/03d8VtsK5
fKxZOtiO3BUJWoLAOH3gyQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
jVn66NfRn57G8DDBd3hM1QOOdM2QSHxCrTDhiv+LsA4UiFk4aWRQvkrYwkrjKosI
L9uWVbha3sA5ix1VIQLaGwYMzVgiTQ4rId6uHo9BrOurOFMkjgmeGwDTbRG02TDB
RzvAIfsWI/FyAzbJfZuTepZnJ0vd9yqw6Qpip81hjLtjTkWb2Y73yFR/lF5eloVK
oXA8IYfovH6Lw/uRB1t06rqHJD3nT6ultVdYyz19gITHp/ym1PcEuhXiwfdQU5yU
uGYe8jGcVyjWakJjSaxHySJObbl0UJr+0sf1V3wpRY35EQPlRrmP/ZGftAB9CFPa
LhdXcSOaTY3yuWUcRsrHgA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
fQpJLWnrkkO2fNlYjkZitgMBpkvl0GeKNmZe26T9eSGfWjMi4zb/eqbQwHp+u84u
81Ahp3Hg5zp7UD+5bl0lg5+2E2O9ALuMdgui5VmQdD44J4PzTT5dok8rdJ/QYyR2
FD8eV108UvANKagGYoiRmX/N/2gYGRqr7AMb669B8OeHwLfEmVT5b7kZzMbiXsGb
kuxMOJ+f8CBSERy1MEPljVWHUPxQt2+uP0P6JkHuSvc1necwzoIqha7Ias268Gay
GDlmPFYHcmJGknJzEXeDMAi58q0DikS3lYKX6McCUtyqZl9ql5RmV/G4jbKUfozA
RPWNbCWG5dbYLp8Jz08BUgbJch2J0KVCI7CKtXe3JZUJeF0Che9ks0hUcz6U3zqd
z83oyU9Mf32F7zWPK0XCZ7iB+emUtV2Ov/DPp7Atmtzf/kzqEUfq+PxTbGkTwNLO
927prK+I7XnqoRx3+RMZyinJp8IbHlPM8llwZaMBQ8J/+cwuHnvUWQfKTgaDgEm7

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
SAH7I0kXD8tL2R5IWjoFoTV4kINJaIK2ciEVx+6TTJF5riceHBtZPNyzFIPzNQW5
96Dll1DwrOgmFf7LnyWVWu6yBojQUUOutnmLRX9yLw7+fSSRAdZflkgIlgLZVxqJ
SjFtE3SrU2uJYGDRZmSBco05q3b8fs62ZU+C13fiG08+krezUv40oSLHhag8d8JX
Rcgbm7WrFHGcPhegs2wyCkgRCfjp+q+y9xlZQ1ZjIM4CME/WmrnJTE1sbAsaYN4S
vzRn0a6LG8WoYVDIO0nYribqDFotu4GdDD6nL8QFh/GKUcrAkyN+lqvvfYIPuqBZ
alh58igxQpfF4b+6kEEm5CwUX7az+Qe8ZPgH7bSlVWdzA2gWXH9R/ZA1ycLQPC64
TLfIVu3AbHsEdEeZfT6Y6h6VfpvRItaDkrCsmZ0vKm5wj6qXALQAyzzL/YKK6hoH
c/6N8cthu9WhVXomGsZ2E62oeTHXFWinawb2BuO64U4jSeOcLrSmACS1y5q5uL3N
Yg6dJltoWgTkyB4pLUCe+3aejMZchEG4jfntIcU6il24VqgLXbezURnG1ZwUEbfq
08c3RCcZvlqSysL9tatBLlE7GJxHwj3q+UohMZ9DWVn5Brb+cuVO+Rm0UP4yBcO9
2PbNUysimDhaoKM/h2IHXxS1dNiqeBnQ6iHInhO1jF9Zu3J++vAw5gThFtZV/bFN
Nvc2h4/CW2+bpZJuKzAsIVngjA6OMH4FGgub9ArVFtJ7/1aRnvzVOic046A3zycb
ctcw8KNhP2aUyIQ1Yup+HiMNA63pNwtym0GV+ebNf9rU2ife/wUhlew8/SCMpiUk
oHd2HpjHWAz1KPy8R0mrzA9mzod9sgwz2JX2r3xZxuOoe7qHOgHodeiY2v5auARV
v07oUnKZlDMS7mQ6do4TMZDcbEyslGgd1rBUovldpHz4prKNuhtP23n4aMDJNTRK
DBoKnMXjqSiIpuntE5bdIC/ftOslrgTJKkbMFYPodjluGRfZQtm/kvVbrzCNpBpc
71KgVcNztnNrNusB4BgKKEsWCbldZfsx7ZXTjutDSVCSQT2XGvpJL4o3xy33a7FW
RTtgXMV6ONAHjDa8bC4bLZ4Nr5JwjzAL7t7eGGr+NNbiuAPh1N+32giLvcBDLlvi
wP4XekXUiAikybyr6hKIjyvZfviq/nAbELhDYTz1iGpeQKybgrmPqoqmrpQMoLdx
CTF0zKdaNHnv2pWzRWKU8A1n52HInafMNXRxbeTG58vEK1yT5r3VgnGjUGYu7aND
H/FrJD3tNpGMh+/wuOtkt3LNzCW2shjpyP3b4Nwl4i7BxOOIX33JajERme/8sNky
T5vVjHQTU94Ia/3k9cCtcWIPPPydGnm/9qLunMUR/JiZVsFX/AHcbVG58mkVbWWO

`pragma protect end_protected

module \I2C_DPHY_2  (
    inout \I2C_DPHY_2_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_2_scl_io ),
      .\sda_io (\I2C_DPHY_2_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule

module \PLL_1_ipgen_lscc_pll_Z26_layer0  (
    output \PLL_1_clkos_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    wire \clki_w ;

    wire \clkos2_o ;

    wire [2:0] \gen_no_refclk_mon.u_PLL.DIRSEL ;

    wire [6:0] \gen_no_refclk_mon.u_PLL.LMMIOFFSET ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIWDATA ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIRDATA ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYTEST ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINTEST ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYACT ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINACT ;

    (* \IO_TYPE ="LVDS" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \genblk1.u0_BB (
      .\T (\VCC_net ),
      .\I (\GND_net ),
      .\O (\clki_w ),
      .\B (\PLL_1_clki_i ));

    (* \BW_CTL_BIAS ="0b0101" ,
       \CLKOP_TRIM ="0b0000" ,
       \CLKOS_TRIM ="0b0000" ,
       \CLKOS2_TRIM ="0b0000" ,
       \CLKOS3_TRIM ="0b0000" ,
       \CLKOS4_TRIM ="0b0000" ,
       \CLKOS5_TRIM ="0b0000" ,
       \CRIPPLE ="1P" ,
       \CSET ="8P" ,
       \DELAY_CTRL ="200PS" ,
       \DELA ="8" ,
       \DELB ="2" ,
       \DELC ="8" ,
       \DELD ="7" ,
       \DELE ="7" ,
       \DELF ="7" ,
       \DIRECTION ="DISABLED" ,
       \DIVA ="8" ,
       \DIVB ="2" ,
       \DIVC ="8" ,
       \DIVD ="7" ,
       \DIVE ="7" ,
       \DIVF ="7" ,
       \DYN_SEL ="0b000" ,
       \DYN_SOURCE ="STATIC" ,
       \ENCLK_CLKOP ="ENABLED" ,
       \ENCLK_CLKOS ="ENABLED" ,
       \ENCLK_CLKOS2 ="ENABLED" ,
       \ENCLK_CLKOS3 ="DISABLED" ,
       \ENCLK_CLKOS4 ="DISABLED" ,
       \ENCLK_CLKOS5 ="DISABLED" ,
       \ENABLE_SYNC ="DISABLED" ,
       \FAST_LOCK_EN ="ENABLED" ,
       \V2I_1V_EN ="ENABLED" ,
       \FBK_CUR_BLE ="0b00000000" ,
       \FBK_EDGE_SEL ="POSITIVE" ,
       \FBK_IF_TIMING_CTL ="0b00" ,
       \FBK_INTEGER_MODE ="ENABLED" ,
       \FBK_MASK ="0b00000000" ,
       \FBK_MMD_DIG ="1" ,
       \FBK_MMD_PULS_CTL ="0b0000" ,
       \FBK_MODE ="0b00" ,
       \FBK_PI_BYPASS ="NOT_BYPASSED" ,
       \FBK_PI_RC ="0b1100" ,
       \FBK_PR_CC ="0b0000" ,
       \FBK_PR_IC ="0b1000" ,
       \FLOAT_CP ="DISABLED" ,
       \FLOCK_CTRL ="2X" ,
       \FLOCK_EN ="ENABLED" ,
       \FLOCK_SRC_SEL ="REFCLK" ,
       \FORCE_FILTER ="DISABLED" ,
       \I_CTRL ="10UA" ,
       \IPI_CMP ="0b0001" ,
       \IPI_CMPN ="0b0011" ,
       \IPI_COMP_EN ="DISABLED" ,
       \IPP_CTRL ="0b0100" ,
       \IPP_SEL ="0b0111" ,
       \KP_VCO ="0b00011" ,
       \LDT_INT_LOCK_STICKY ="DISABLED" ,
       \LDT_LOCK ="1536CYC" ,
       \LDT_LOCK_SEL ="UFREQ" ,
       \LEGACY_ATT ="DISABLED" ,
       \LOAD_REG ="DISABLED" ,
       \OPENLOOP_EN ="DISABLED" ,
       \PHIA ="0" ,
       \PHIB ="0" ,
       \PHIC ="0" ,
       \PHID ="0" ,
       \PHIE ="0" ,
       \PHIF ="0" ,
       \PLLPDN_EN ="DISABLED" ,
       \PLLPD_N ="USED" ,
       \PLLRESET_ENA ="ENABLED" ,
       \REF_INTEGER_MODE ="ENABLED" ,
       \REF_MASK ="0b00000000" ,
       \REF_MMD_DIG ="1" ,
       \REF_MMD_IN ="0b00001000" ,
       \REF_MMD_PULS_CTL ="0b0000" ,
       \REF_TIMING_CTL ="0b00" ,
       \REFIN_RESET ="SET" ,
       \RESET_LF ="DISABLED" ,
       \ROTATE ="DISABLED" ,
       \SEL_OUTA ="DISABLED" ,
       \SEL_OUTB ="DISABLED" ,
       \SEL_OUTC ="DISABLED" ,
       \SEL_OUTD ="DISABLED" ,
       \SEL_OUTE ="DISABLED" ,
       \SEL_OUTF ="DISABLED" ,
       \SLEEP ="DISABLED" ,
       \SSC_DITHER ="DISABLED" ,
       \SSC_EN_CENTER_IN ="DOWN_TRIANGLE" ,
       \SSC_EN_SDM ="DISABLED" ,
       \SSC_EN_SSC ="DISABLED" ,
       \SSC_F_CODE ="0b000000000000000" ,
       \SSC_N_CODE ="0b000000000" ,
       \SSC_ORDER ="SDM_ORDER1" ,
       \SSC_PI_BYPASS ="NOT_BYPASSED" ,
       \SSC_REG_WEIGHTING_SEL ="0b000" ,
       \SSC_SQUARE_MODE ="DISABLED" ,
       \SSC_STEP_IN ="0b0000000" ,
       \SSC_TBASE ="0b000000000000" ,
       \STDBY_ATT ="DISABLED" ,
       \TRIMOP_BYPASS_N ="BYPASSED" ,
       \TRIMOS_BYPASS_N ="BYPASSED" ,
       \TRIMOS2_BYPASS_N ="BYPASSED" ,
       \TRIMOS3_BYPASS_N ="BYPASSED" ,
       \TRIMOS4_BYPASS_N ="BYPASSED" ,
       \TRIMOS5_BYPASS_N ="BYPASSED" ,
       \V2I_KVCO_SEL ="60" ,
       \V2I_PP_ICTRL ="0b11111" ,
       \V2I_PP_RES ="9K" ,
       \CLKMUX_FB ="CMUX_CLKOS2" ,
       \SEL_FBK ="FBKCLK2" ,
       \DIV_DEL ="0b0001000" ,
       \PHASE_SEL_DEL ="0b000" ,
       \PHASE_SEL_DEL_P1 ="0b000" ,
       \EXTERNAL_DIVIDE_FACTOR ="0" ,
       \INTFBKDEL_SEL ="DISABLED" ,
       \PMU_WAITFORLOCK ="ENABLED" ,
       \REF_OSC_CTRL ="3P2" ,
       \SIM_FLOAT_PRECISION ="0.1" ,
       \dm:primitive ="PLL_CORE" ,
       \dm:programming ="BW_CTL_BIAS:#ON CLKOP_TRIM:#ON CLKOS_TRIM:#ON CLKOS2_TRIM:#ON CLKOS3_TRIM:#ON CLKOS4_TRIM:#ON CLKOS5_TRIM:#ON CRIPPLE:::CRIPPLE=1P CSET:::CSET=8P DELAY_CTRL:#ON DELA:::DELA=+8 DELB:::DELB=+2 DELC:::DELC=+8 DELD:::DELD=+7 DELE:::DELE=+7 DELF:::DELF=+7 DIRECTION:#ON DIVA:::DIVA=+8 DIVB:::DIVB=+2 DIVC:::DIVC=+8 DIVD:::DIVD=+7 DIVE:::DIVE=+7 DIVF:::DIVF=+7 DYN_SEL:#ON DYN_SOURCE:#ON ENCLK_CLKOP:::ENCLK_CLKOP=ENABLED ENCLK_CLKOS:::ENCLK_CLKOS=ENABLED ENCLK_CLKOS2:::ENCLK_CLKOS2=ENABLED ENCLK_CLKOS3:#ON ENCLK_CLKOS4:#ON ENCLK_CLKOS5:#ON ENABLE_SYNC:#ON FAST_LOCK_EN:#ON V2I_1V_EN:::V2I_1V_EN=ENABLED FBK_CUR_BLE:#ON FBK_EDGE_SEL:#ON FBK_IF_TIMING_CTL:#ON FBK_INTEGER_MODE:::FBK_INTEGER_MODE=ENABLED FBK_MASK:::FBK_MASK=0b00000000 FBK_MMD_DIG:::FBK_MMD_DIG=+1 FBK_MMD_PULS_CTL:#ON FBK_MODE:#ON FBK_PI_BYPASS:#ON FBK_PI_RC:#ON FBK_PR_CC:#ON FBK_PR_IC:#ON FLOAT_CP:#ON FLOCK_CTRL:#ON FLOCK_EN:#ON FLOCK_SRC_SEL:#ON FORCE_FILTER:#ON I_CTRL:#ON IPI_CMP:::IPI_CMP=0b0001 IPI_CMPN:#ON IPI_COMP_EN:#ON IPP_CTRL:::IPP_CTRL=0b0100 IPP_SEL:::IPP_SEL=0b0111 KP_VCO:::KP_VCO=0b00011 LDT_INT_LOCK_STICKY:#ON LDT_LOCK:#ON LDT_LOCK_SEL:::LDT_LOCK_SEL=UFREQ LEGACY_ATT:#ON LOAD_REG:#ON OPENLOOP_EN:#ON PHIA:#ON PHIB:#ON PHIC:#ON PHID:#ON PHIE:#ON PHIF:#ON PLLPDN_EN:#ON PLLPD_N:::PLLPD_N=USED PLLRESET_ENA:::PLLRESET_ENA=ENABLED REF_INTEGER_MODE:::REF_INTEGER_MODE=ENABLED REF_MASK:#ON REF_MMD_DIG:::REF_MMD_DIG=+1 REF_MMD_IN:#ON REF_MMD_PULS_CTL:#ON REF_TIMING_CTL:#ON REFIN_RESET:#ON RESET_LF:#ON ROTATE:#ON SEL_OUTA:#ON SEL_OUTB:#ON SEL_OUTC:#ON SEL_OUTD:#ON SEL_OUTE:#ON SEL_OUTF:#ON SLEEP:#ON SSC_DITHER:#ON SSC_EN_CENTER_IN:#ON SSC_EN_SDM:#ON SSC_EN_SSC:#ON SSC_F_CODE:#ON SSC_N_CODE:::SSC_N_CODE=0b000000000 SSC_ORDER:::SSC_ORDER=SDM_ORDER1 SSC_PI_BYPASS:#ON SSC_REG_WEIGHTING_SEL:#ON SSC_SQUARE_MODE:#ON SSC_STEP_IN:#ON SSC_TBASE:#ON STDBY_ATT:#ON TRIMOP_BYPASS_N:#ON TRIMOS_BYPASS_N:#ON TRIMOS2_BYPASS_N:#ON TRIMOS3_BYPASS_N:#ON TRIMOS4_BYPASS_N:#ON TRIMOS5_BYPASS_N:#ON V2I_KVCO_SEL:::V2I_KVCO_SEL=60 V2I_PP_ICTRL:::V2I_PP_ICTRL=0b11111 V2I_PP_RES:::V2I_PP_RES=9K CLKMUX_FB:::CLKMUX_FB=CMUX_CLKOS2 SEL_FBK:::SEL_FBK=FBKCLK2 DIV_DEL:::DIV_DEL=0b0001000 PHASE_SEL_DEL:#ON PHASE_SEL_DEL_P1:#ON EXTERNAL_DIVIDE_FACTOR:#ON INTFBKDEL_SEL:#ON PMU_WAITFORLOCK:#ON REF_OSC_CTRL:#ON SIM_FLOAT_PRECISION:::SIM_FLOAT_PRECISION=0.1" ,
       \dm:user ="0" *)
    \PLL_CORE  \gen_no_refclk_mon.u_PLL.PLL_inst (
      .\CIBDIR (\GND_net ),
      .\CIBDSEL2 (\GND_net ),
      .\CIBDSEL1 (\GND_net ),
      .\CIBDSEL0 (\GND_net ),
      .\CIBLDREG (\GND_net ),
      .\CIBROT (\GND_net ),
      .\CLKOP (\PLL_1_clkop_o ),
      .\CLKOS (\PLL_1_clkos_o ),
      .\CLKOS2 (\clkos2_o ),
      .\ENEXT (\VCC_net ),
      .\ENCLKOP (\VCC_net ),
      .\ENCLKOS (\VCC_net ),
      .\ENCLKOS2 (\VCC_net ),
      .\ENCLKOS3 (\VCC_net ),
      .\ENCLKOS4 (\VCC_net ),
      .\ENCLKOS5 (\VCC_net ),
      .\FBKCK (\clkos2_o ),
      .\LEGACY (\VCC_net ),
      .\LMMICLK (\GND_net ),
      .\LMMIOFFSET6 (\GND_net ),
      .\LMMIOFFSET5 (\GND_net ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA7 (\GND_net ),
      .\LMMIWDATA6 (\GND_net ),
      .\LMMIWDATA5 (\GND_net ),
      .\LMMIWDATA4 (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\PLLRESET (\VCC_net ),
      .\REFCK (\clki_w ),
      .\STDBY (\GND_net ),
      .\PLLPDN (\VCC_net ),
      .\ROTDEL (\GND_net ),
      .\DIRDEL (\GND_net ),
      .\ROTDELP1 (\GND_net ),
      .\GRAYTEST4 (\GND_net ),
      .\GRAYTEST3 (\GND_net ),
      .\GRAYTEST2 (\GND_net ),
      .\GRAYTEST1 (\GND_net ),
      .\GRAYTEST0 (\GND_net ),
      .\BINTEST1 (\GND_net ),
      .\BINTEST0 (\GND_net ),
      .\DIRDELP1 (\GND_net ),
      .\GRAYACT4 (\GND_net ),
      .\GRAYACT3 (\GND_net ),
      .\GRAYACT2 (\GND_net ),
      .\GRAYACT1 (\GND_net ),
      .\GRAYACT0 (\GND_net ),
      .\BINACT1 (\GND_net ),
      .\BINACT0 (\GND_net ),
      .\OPCGLDCK (\VCC_net ),
      .\SCANRST (\VCC_net ),
      .\SCANCLK (\VCC_net ),
      .\ZRSEL3 (1'b0),
      .\REFDETRESET (1'b0));
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .BW_CTL_BIAS = "0b0101";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOP_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS2_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS3_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS4_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS5_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CRIPPLE = "1P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CSET = "8P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELAY_CTRL = "200PS";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELC = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIRECTION = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVC = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SOURCE = "STATIC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOP = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS2 = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS3 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS4 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS5 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENABLE_SYNC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FAST_LOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_1V_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_CUR_BLE = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_EDGE_SEL = "POSITIVE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_IF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MODE = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_RC = "0b1100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_CC = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_IC = "0b1000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOAT_CP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_CTRL = "2X";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_SRC_SEL = "REFCLK";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FORCE_FILTER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .I_CTRL = "10UA";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMP = "0b0001";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMPN = "0b0011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_COMP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_CTRL = "0b0100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_SEL = "0b0111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .KP_VCO = "0b00011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_INT_LOCK_STICKY = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK = "1536CYC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK_SEL = "UFREQ";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LEGACY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LOAD_REG = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .OPENLOOP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIA = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIB = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIC = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHID = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIE = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIF = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPDN_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPD_N = "USED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLRESET_ENA = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_IN = "0b00001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REFIN_RESET = "SET";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .RESET_LF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ROTATE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTA = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTB = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTD = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SLEEP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_DITHER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_CENTER_IN = "DOWN_TRIANGLE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SDM = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SSC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_F_CODE = "0b000000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_N_CODE = "0b000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_ORDER = "SDM_ORDER1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_REG_WEIGHTING_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_SQUARE_MODE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_STEP_IN = "0b0000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_TBASE = "0b000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .STDBY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOP_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS2_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS3_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS4_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS5_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_KVCO_SEL = "60";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_ICTRL = "0b11111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_RES = "9K";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKMUX_FB = "CMUX_CLKOS2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_FBK = "FBKCLK2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIV_DEL = "0b0001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL_P1 = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .EXTERNAL_DIVIDE_FACTOR = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .INTFBKDEL_SEL = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PMU_WAITFORLOCK = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_OSC_CTRL = "3P2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SIM_FLOAT_PRECISION = "0.1";

endmodule

module \PLL_1  (
    output \PLL_1_clkop_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \PLL_1_ipgen_lscc_pll_Z26_layer0  \lscc_pll_inst (
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

(* \db:architecture ="LIFCL" ,
   \db:device ="LIFCL-40" ,
   \db:package ="CABGA256" ,
   \db:speed ="7_High-Performance_1.0V" ,
   \db:timestamp ="1696726509" *)
module \main  (
    inout \dqs0_io ,
    inout \dqs1_io ,
    output \dm_dqs0_o ,
    output \dm_dqs1_o ,
    output \DDR_MEM_1_casn_o ,
    output \DDR_MEM_1_rasn_o ,
    output \DDR_MEM_1_wen_o ,
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \I2C_DPHY_1_scl_io ,
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    inout \I2C_DPHY_2_sda_io ,
    input \PLL_1_clki_i ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    output [0:0] \DDR_MEM_1_ck_o ,
    output [0:0] \DDR_MEM_1_csn_o ,
    output [13:0] \DDR_MEM_1_addr_o ,
    output [2:0] \DDR_MEM_1_ba_o ,
    output [0:0] \DDR_MEM_1_odt_o ,
    output [0:0] \DDR_MEM_1_cke_o ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire \PLL_1_clkos_o ;

    wire \PLL_1_clkop_o ;

    wire \VCC ;

    wire \dm_dqs0_o_c ;

    wire \dm_dqs1_o_c ;

    wire \DDR_MEM_1_casn_o_c ;

    wire \DDR_MEM_1_rasn_o_c ;

    wire \DDR_MEM_1_wen_o_c ;

    wire \DDR_MEM_1_cke_o_pad[0].gnd ;

    wire [0:0] \DDR_MEM_1_ck_o_c ;

    wire [0:0] \DDR_MEM_1_csn_o_c ;

    wire [13:0] \DDR_MEM_1_addr_o_c ;

    wire [2:0] \DDR_MEM_1_ba_o_c ;

    wire [0:0] \DDR_MEM_1_odt_o_c ;

    wire [0:0] \DDR_MEM_1_cke_o_c ;

    (* \dm:primitive ="VHI" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VHI  \VCC_cZ (
      .\Z (\VCC ));

    (* \dm:user ="0" *)
    \DDR_MEM_1  \DDR_MEM_1_inst (
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c [0]),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [13], \DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c [0]),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c [0]),
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c [0]),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\dm_dqs1_o_c (\dm_dqs1_o_c ),
      .\dqs1_io (\dqs1_io ),
      .\dm_dqs0_o_c (\dm_dqs0_o_c ),
      .\dqs0_io (\dqs0_io ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_1  \MIPI_DPHY_1_inst (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_2  \MIPI_DPHY_2_inst (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_1  \I2C_DPHY_1_inst (
      .\I2C_DPHY_1_sda_io (\I2C_DPHY_1_sda_io ),
      .\I2C_DPHY_1_scl_io (\I2C_DPHY_1_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_2  \I2C_DPHY_2_inst (
      .\I2C_DPHY_2_sda_io (\I2C_DPHY_2_sda_io ),
      .\I2C_DPHY_2_scl_io (\I2C_DPHY_2_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \PLL_1  \PLL_1_inst (
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \GSR_SYNC ="ASYNC" ,
       \dm:primitive ="GSR_CORE" ,
       \dm:programming ="GSR_SYNC:#ON" ,
       \dm:user ="0" *)
    \GSR_CORE  \GSR_INST (
      .\GSR_N (\VCC ),
      .\CLK (1'b0));
    defparam \GSR_INST .GSR_SYNC = "ASYNC";

    (* \dm:primitive ="VLO" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VLO  \DDR_MEM_1_cke_o_pad[0].vlo_inst (
      .\Z (\DDR_MEM_1_cke_o_pad[0].gnd ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_cke_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_cke_o_c [0]),
      .\B (\DDR_MEM_1_cke_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_odt_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_odt_o_c [0]),
      .\B (\DDR_MEM_1_odt_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_wen_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_wen_o_c ),
      .\B (\DDR_MEM_1_wen_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_rasn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_rasn_o_c ),
      .\B (\DDR_MEM_1_rasn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_casn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_casn_o_c ),
      .\B (\DDR_MEM_1_casn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [2]),
      .\B (\DDR_MEM_1_ba_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [1]),
      .\B (\DDR_MEM_1_ba_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [0]),
      .\B (\DDR_MEM_1_ba_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[13].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [13]),
      .\B (\DDR_MEM_1_addr_o [13]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[12].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [12]),
      .\B (\DDR_MEM_1_addr_o [12]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[11].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [11]),
      .\B (\DDR_MEM_1_addr_o [11]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[10].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [10]),
      .\B (\DDR_MEM_1_addr_o [10]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[9].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [9]),
      .\B (\DDR_MEM_1_addr_o [9]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[8].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [8]),
      .\B (\DDR_MEM_1_addr_o [8]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[7].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [7]),
      .\B (\DDR_MEM_1_addr_o [7]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[6].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [6]),
      .\B (\DDR_MEM_1_addr_o [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[5].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [5]),
      .\B (\DDR_MEM_1_addr_o [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[4].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [4]),
      .\B (\DDR_MEM_1_addr_o [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[3].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [3]),
      .\B (\DDR_MEM_1_addr_o [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [2]),
      .\B (\DDR_MEM_1_addr_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [1]),
      .\B (\DDR_MEM_1_addr_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [0]),
      .\B (\DDR_MEM_1_addr_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_csn_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_csn_o_c [0]),
      .\B (\DDR_MEM_1_csn_o [0]));

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ck_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ck_o_c [0]),
      .\B (\DDR_MEM_1_ck_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \dm_dqs1_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\dm_dqs1_o_c ),
      .\B (\dm_dqs1_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \dm_dqs0_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\dm_dqs0_o_c ),
      .\B (\dm_dqs0_o ));

endmodule

