--
-- SerialSampler.vhd
--

-- IEEE library for std_logic type
library ieee;
use ieee.std_logic_1164.all;

entity SerialShiftRegister is
  port (
    clk                           : in std_logic;
	 reset                         : in std_logic;
	 serial_in                     : in std_logic;
	 serial_clk                    : in std_logic;
	 bit_out                       : out std_logic;
	 data_out                      : out std_logic_vector(7 downto 0));
end SerialShiftRegister;

architecture SerialShiftRegister of SerialShiftRegister is
  signal samples                  : integer range 0 to 100000;
  signal sampled                  : integer range 0 to 100000;
  
  signal serial_clk_old           : std_logic;
  signal bits                     : integer range 0 to 7;
  signal data                     : std_logic_vector(7 downto 0);
  
begin
  process (clk, reset)
  begin
	 if clk = '1' and clk'event then
 	   serial_clk_old <= serial_clk;
		
	   if reset = '1' then
		  bits <= 0;
		end if;
		
	   if serial_clk = not serial_clk_old and serial_clk = '1' then
	     case bits is
		    when 0 =>
		      data <= serial_in & "0000000";
            bits <= 1;
		    when 7 =>
            data_out <= serial_in & data(7 downto 1);
			   bits <= 0;
		    when others =>
		      data <= serial_in & data(7 downto 1);
			   bits <= bits + 1;
		  end case;
	   end if;
	 end if;
  end process;
end SerialShiftRegister;