Analysis & Synthesis report for ALU
Mon Apr 18 03:06:00 2005
Version 4.2 Build 157 12/07/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (Restructuring Performed)
  5. WYSIWYG Cells
  6. General Register Statistics
  7. Hierarchy
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis Equations
 10. Analysis & Synthesis Source Files Read
 11. Analysis & Synthesis Resource Usage Summary
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Apr 18 03:06:00 2005   ;
; Quartus II Version          ; 4.2 Build 157 12/07/2004 SJ Web Edition ;
; Revision Name               ; ALU                                     ;
; Top-level Entity Name       ; alu                                     ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 20                                      ;
; Total pins                  ; 12                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+--------------------------------------------------------------------+-----------------+---------------+
; Option                                                             ; Setting         ; Default Value ;
+--------------------------------------------------------------------+-----------------+---------------+
; Device                                                             ; EPM1270T144C5ES ;               ;
; Family name                                                        ; MAX II          ; Stratix       ;
; Use smart compilation                                              ; Normal          ; Normal        ;
; Restructure Multiplexers                                           ; Auto            ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off             ; off           ;
; Preserve fewer node names                                          ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off             ; Off           ;
; Verilog Version                                                    ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93          ; VHDL93        ;
; Top-level entity name                                              ; ALU             ; ALU           ;
; State Machine Processing                                           ; Auto            ; Auto          ;
; Extract Verilog State Machines                                     ; On              ; On            ;
; Extract VHDL State Machines                                        ; On              ; On            ;
; NOT Gate Push-Back                                                 ; On              ; On            ;
; Power-Up Don't Care                                                ; On              ; On            ;
; Remove Redundant Logic Cells                                       ; Off             ; Off           ;
; Remove Duplicate Registers                                         ; On              ; On            ;
; Ignore CARRY Buffers                                               ; Off             ; Off           ;
; Ignore CASCADE Buffers                                             ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off             ; Off           ;
; Ignore LCELL Buffers                                               ; Off             ; Off           ;
; Ignore SOFT Buffers                                                ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off             ; Off           ;
; Optimization Technique -- MAX II                                   ; Balanced        ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70              ; 70            ;
; Auto Carry Chains                                                  ; On              ; On            ;
; Auto Open-Drain Pins                                               ; On              ; On            ;
; Remove Duplicate Logic                                             ; On              ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off             ; Off           ;
; Perform gate-level register retiming                               ; Off             ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On              ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On              ; On            ;
; Auto RAM Block Balancing                                           ; On              ; On            ;
; Auto Resource Sharing                                              ; Off             ; Off           ;
; Enable M512 Memory Blocks                                          ; On              ; On            ;
+--------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |alu|F~12                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 3     ;
; Number of synthesis-generated cells                    ; 17    ;
; Number of WYSIWYG LUTs                                 ; 3     ;
; Number of synthesis-generated LUTs                     ; 17    ;
; Number of WYSIWYG registers                            ; 0     ;
; Number of synthesis-generated registers                ; 0     ;
; Number of cells with combinational logic only          ; 20    ;
; Number of cells with registers only                    ; 0     ;
; Number of cells with combinational logic and registers ; 0     ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------+
; Hierarchy ;
+-----------+
alu


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; |alu                       ; 20 (20)     ; 0            ; 0          ; 12   ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 3 (3)           ; |alu                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/ALU.map.eqn.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                   ;
+----------------------------------+-----------------+-----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path                        ;
+----------------------------------+-----------------+-----------------------------------------------------+
; alu.vhd                          ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/ALU/alu.vhd ;
+----------------------------------+-----------------+-----------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Logic cells                       ; 20      ;
; Total combinational functions     ; 20      ;
; Total 4-input functions           ; 10      ;
; Total 3-input functions           ; 7       ;
; Total 2-input functions           ; 3       ;
; Total 1-input functions           ; 0       ;
; Total 0-input functions           ; 0       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 0       ;
; Total logic cells in carry chains ; 3       ;
; I/O pins                          ; 12      ;
; Maximum fan-out node              ; A[0]    ;
; Maximum fan-out                   ; 9       ;
; Total fan-out                     ; 72      ;
; Average fan-out                   ; 2.25    ;
+-----------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition
    Info: Processing started: Mon Apr 18 03:05:58 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off ALU -c ALU
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-a
    Info: Found entity 1: alu
Warning: VHDL Process Statement warning at alu.vhd(17): signal "M" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Implemented 32 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 3 output pins
    Info: Implemented 20 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Apr 18 03:06:00 2005
    Info: Elapsed time: 00:00:02


