-include $WORKAREA/src/val/tof/hqm_pwr_test/hqm_pwr_test.to
-dirtag hw_reset_force_pwr_case2_rtdr_flow0
-simv_args
  +HAS_HW_RESET_FORCE_PWR_ON_RTDR_PHASE
  +SLA_HW_RTDR_TEST_PHASE_TIMEOUT=800000
  +EN_PLUS_ARG     #
  +TAP_CLK_EN      #
  +USE_HQM_TAP_RTDR_BUS=1 #
  +has_tap_dataload_seq           #sequence TapDataLoadSeq_T0 
  +has_rtdr_reg1_cfg_force_pwr_on 
  +HQM_RTDR_DATA1_0=0x00000000 #bit[11
-simv_args-
+HQM_RTDR_DATA1_1=0x00000000 #bit[11]=0 
+HQM_RTDR_DATA1_2=0x00000800 #bit[11]=1 
+HQM_RTDR_DATA1_CFG_wait_0=1000
+HQM_RTDR_DATA1_CFG_wait_1=5000
+HQM_RTDR_DATA1_CFG_wait_2=100
+hqm_hw_reset_force_pwr_seq_stim_config::hw_reset_force_pwr_on_init=1
+hqm_hw_reset_force_pwr_seq_stim_config::hw_reset_force_pwr_on_ctrl=0
+hqm_hw_reset_force_pwr_seq2_stim_config::hw_reset_force_pwr_on_init=0
+hqm_hw_reset_force_pwr_seq2_stim_config::hw_reset_force_pwr_on_ctrl=1
+hqm_hw_reset_force_pwr_seq2_stim_config::Dstate=D3
+HQM_SKIP_HCW_TRAFFIC
+HQM_SKIP_EXTRA_DATA_PHASE
+HQM_SKIP_EOT_SEQ
+hqm_pcie_init_stim_config::skip_pmcsr_disable=1
]
