

================================================================
== Vitis HLS Report for 'kernel0_x0'
================================================================
* Date:           Sun Sep 18 14:03:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+-----------+-----------+------------+------------+----------+
    |     Latency (cycles)    |   Latency (absolute)  |         Interval        | Pipeline |
    |     min    |     max    |    min    |    max    |     min    |     max    |   Type   |
    +------------+------------+-----------+-----------+------------+------------+----------+
    |  1316472950|  1076764174|  4.388 sec|  3.589 sec|  4055258578|  4055258578|  dataflow|
    +------------+------------+-----------+-----------+------------+------------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |                                            |                                         |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |                  Instance                  |                  Module                 |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |A_IO_L2_in_boundary_x0_U0                   |A_IO_L2_in_boundary_x0                   |     1601541|    51942405|    5.338 ms|   0.173 sec|     1601541|    51942405|     none|
        |C_IO_L2_in_boundary_x0_U0                   |C_IO_L2_in_boundary_x0                   |     2097228|    52432020|    6.990 ms|   0.175 sec|     2097228|    52432020|     none|
        |A_IO_L2_in_1_x0_U0                          |A_IO_L2_in_1_x0                          |     9547778|    59888642|   31.823 ms|   0.200 sec|     9547778|    59888642|     none|
        |A_IO_L2_in_2_x0_U0                          |A_IO_L2_in_2_x0                          |     6392834|    56733698|   21.307 ms|   0.189 sec|     6392834|    56733698|     none|
        |A_IO_L2_in_0_x0_U0                          |A_IO_L2_in_0_x0                          |    12702722|    63043586|   42.338 ms|   0.210 sec|    12702722|    63043586|     none|
        |PE_wrapper_0_2_x0_U0                        |PE_wrapper_0_2_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_3_x0_U0                        |PE_wrapper_0_3_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_2_x0_U0                        |PE_wrapper_1_2_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_4_x0_U0                        |PE_wrapper_0_4_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_3_x0_U0                        |PE_wrapper_1_3_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_2_x0_U0                        |PE_wrapper_2_2_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_5_x0_U0                        |PE_wrapper_0_5_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_4_x0_U0                        |PE_wrapper_1_4_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_3_x0_U0                        |PE_wrapper_2_3_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_2_x0_U0                        |PE_wrapper_3_2_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_6_x0_U0                        |PE_wrapper_0_6_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_5_x0_U0                        |PE_wrapper_1_5_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_4_x0_U0                        |PE_wrapper_2_4_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_3_x0_U0                        |PE_wrapper_3_3_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_7_x0_U0                        |PE_wrapper_0_7_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_6_x0_U0                        |PE_wrapper_1_6_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_5_x0_U0                        |PE_wrapper_2_5_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_4_x0_U0                        |PE_wrapper_3_4_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_1_7_x0_U0                        |PE_wrapper_1_7_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_6_x0_U0                        |PE_wrapper_2_6_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_5_x0_U0                        |PE_wrapper_3_5_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_2_7_x0_U0                        |PE_wrapper_2_7_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_6_x0_U0                        |PE_wrapper_3_6_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_3_7_x0_U0                        |PE_wrapper_3_7_x0                        |          57|  4055258577|    0.190 us|  13.516 sec|          57|  4055258577|     none|
        |PE_wrapper_0_0_x0_U0                        |PE_wrapper_0_0_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_0_1_x0_U0                        |PE_wrapper_0_1_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_1_0_x0_U0                        |PE_wrapper_1_0_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_1_1_x0_U0                        |PE_wrapper_1_1_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_2_0_x0_U0                        |PE_wrapper_2_0_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_2_1_x0_U0                        |PE_wrapper_2_1_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_3_0_x0_U0                        |PE_wrapper_3_0_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |PE_wrapper_3_1_x0_U0                        |PE_wrapper_3_1_x0                        |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
        |C_IO_L2_in_1_x0_U0                          |C_IO_L2_in_1_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_2_x0_U0                          |C_IO_L2_in_2_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_3_x0_U0                          |C_IO_L2_in_3_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_4_x0_U0                          |C_IO_L2_in_4_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_5_x0_U0                          |C_IO_L2_in_5_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_6_x0_U0                          |C_IO_L2_in_6_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |C_IO_L2_in_0_x0_U0                          |C_IO_L2_in_0_x0                          |     2103805|    52481557|    7.012 ms|   0.175 sec|     2103805|    52481557|     none|
        |B_IO_L3_in_serialize_x0_U0                  |B_IO_L3_in_serialize_x0                  |        7239|        7239|   24.128 us|   24.128 us|        7239|        7239|     none|
        |B_IO_L2_in_0_x0_U0                          |B_IO_L2_in_0_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_1_x0_U0                          |B_IO_L2_in_1_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_2_x0_U0                          |B_IO_L2_in_2_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_3_x0_U0                          |B_IO_L2_in_3_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_4_x0_U0                          |B_IO_L2_in_4_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_5_x0_U0                          |B_IO_L2_in_5_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_6_x0_U0                          |B_IO_L2_in_6_x0                          |       83976|    25345032|    0.280 ms|   84.475 ms|       83976|    25345032|     none|
        |B_IO_L2_in_boundary_x0_U0                   |B_IO_L2_in_boundary_x0                   |       53256|    25231368|    0.178 ms|   84.096 ms|       53256|    25231368|     none|
        |A_IO_L3_in_serialize_x0_U0                  |A_IO_L3_in_serialize_x0                  |        3143|        3143|   10.476 us|   10.476 us|        3143|        3143|     none|
        |D_drain_IO_L1_out_wrapper_2_2_x0_U0         |D_drain_IO_L1_out_wrapper_2_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_2_1_x0_U0         |D_drain_IO_L1_out_wrapper_2_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_3_2_x0_U0         |D_drain_IO_L1_out_wrapper_3_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_3_1_x0_U0         |D_drain_IO_L1_out_wrapper_3_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_4_2_x0_U0         |D_drain_IO_L1_out_wrapper_4_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_4_1_x0_U0         |D_drain_IO_L1_out_wrapper_4_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_5_2_x0_U0         |D_drain_IO_L1_out_wrapper_5_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_5_1_x0_U0         |D_drain_IO_L1_out_wrapper_5_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_6_2_x0_U0         |D_drain_IO_L1_out_wrapper_6_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_6_1_x0_U0         |D_drain_IO_L1_out_wrapper_6_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_7_2_x0_U0         |D_drain_IO_L1_out_wrapper_7_2_x0         |          49|       17161|    0.163 us|   57.198 us|          49|       17161|     none|
        |D_drain_IO_L1_out_wrapper_7_1_x0_U0         |D_drain_IO_L1_out_wrapper_7_1_x0         |          49|       18001|    0.163 us|   59.997 us|          49|       18001|     none|
        |D_drain_IO_L1_out_wrapper_2_0_x0_U0         |D_drain_IO_L1_out_wrapper_2_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_3_0_x0_U0         |D_drain_IO_L1_out_wrapper_3_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_4_0_x0_U0         |D_drain_IO_L1_out_wrapper_4_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_5_0_x0_U0         |D_drain_IO_L1_out_wrapper_5_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_6_0_x0_U0         |D_drain_IO_L1_out_wrapper_6_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_7_0_x0_U0         |D_drain_IO_L1_out_wrapper_7_0_x0         |          49|       18841|    0.163 us|   62.797 us|          49|       18841|     none|
        |D_drain_IO_L1_out_wrapper_0_2_x0_U0         |D_drain_IO_L1_out_wrapper_0_2_x0         |       17161|       17161|   57.198 us|   57.198 us|       17161|       17161|     none|
        |D_drain_IO_L1_out_wrapper_0_1_x0_U0         |D_drain_IO_L1_out_wrapper_0_1_x0         |       18001|       18001|   59.997 us|   59.997 us|       18001|       18001|     none|
        |D_drain_IO_L1_out_wrapper_1_2_x0_U0         |D_drain_IO_L1_out_wrapper_1_2_x0         |       17161|       17161|   57.198 us|   57.198 us|       17161|       17161|     none|
        |D_drain_IO_L1_out_wrapper_1_1_x0_U0         |D_drain_IO_L1_out_wrapper_1_1_x0         |       18001|       18001|   59.997 us|   59.997 us|       18001|       18001|     none|
        |D_drain_IO_L1_out_wrapper_0_0_x0_U0         |D_drain_IO_L1_out_wrapper_0_0_x0         |       18841|       18841|   62.797 us|   62.797 us|       18841|       18841|     none|
        |D_drain_IO_L1_out_wrapper_1_0_x0_U0         |D_drain_IO_L1_out_wrapper_1_0_x0         |       18841|       18841|   62.797 us|   62.797 us|       18841|       18841|     none|
        |D_drain_IO_L1_out_boundary_wrapper_2_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_2_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_3_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_3_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_4_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_4_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_5_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_5_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_6_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_6_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_7_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_7_x0  |          49|       16273|    0.163 us|   54.238 us|          49|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_0_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_0_x0  |       16273|       16273|   54.238 us|   54.238 us|       16273|       16273|     none|
        |D_drain_IO_L1_out_boundary_wrapper_1_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_1_x0  |       16273|       16273|   54.238 us|   54.238 us|       16273|       16273|     none|
        |D_drain_IO_L3_out_serialize_x0_U0           |D_drain_IO_L3_out_serialize_x0           |        4101|        4101|   13.669 us|   13.669 us|        4101|        4101|     none|
        |B_IO_L3_in_x0_U0                            |B_IO_L3_in_x0                            |       49154|       49154|    0.164 ms|    0.164 ms|       49154|       49154|     none|
        |D_drain_IO_L2_out_6_x0_U0                   |D_drain_IO_L2_out_6_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_5_x0_U0                   |D_drain_IO_L2_out_5_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_4_x0_U0                   |D_drain_IO_L2_out_4_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_3_x0_U0                   |D_drain_IO_L2_out_3_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_2_x0_U0                   |D_drain_IO_L2_out_2_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_1_x0_U0                   |D_drain_IO_L2_out_1_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_0_x0_U0                   |D_drain_IO_L2_out_0_x0                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |C_IO_L3_in_x0_U0                            |C_IO_L3_in_x0                            |        3193|       25201|   10.642 us|   83.995 us|        3193|       25201|     none|
        |D_drain_IO_L3_out_x0_U0                     |D_drain_IO_L3_out_x0                     |        3193|       25201|   10.642 us|   83.995 us|        3193|       25201|     none|
        |B_PE_dummy_in_2_x0_U0                       |B_PE_dummy_in_2_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_2_x0_U0                       |C_PE_dummy_in_2_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_3_x0_U0                       |B_PE_dummy_in_3_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_3_x0_U0                       |C_PE_dummy_in_3_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_0_x0_U0                       |A_PE_dummy_in_0_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_4_x0_U0                       |B_PE_dummy_in_4_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_4_x0_U0                       |C_PE_dummy_in_4_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_1_x0_U0                       |A_PE_dummy_in_1_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_5_x0_U0                       |B_PE_dummy_in_5_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_5_x0_U0                       |C_PE_dummy_in_5_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_2_x0_U0                       |A_PE_dummy_in_2_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_6_x0_U0                       |B_PE_dummy_in_6_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_6_x0_U0                       |C_PE_dummy_in_6_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_3_x0_U0                       |A_PE_dummy_in_3_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_7_x0_U0                       |B_PE_dummy_in_7_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_7_x0_U0                       |C_PE_dummy_in_7_x0                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |D_drain_IO_L2_out_boundary_x0_U0            |D_drain_IO_L2_out_boundary_x0            |          49|        3145|    0.163 us|   10.482 us|          49|        3145|     none|
        |B_PE_dummy_in_0_x0_U0                       |B_PE_dummy_in_0_x0                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |C_PE_dummy_in_0_x0_U0                       |C_PE_dummy_in_0_x0                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |B_PE_dummy_in_1_x0_U0                       |B_PE_dummy_in_1_x0                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |C_PE_dummy_in_1_x0_U0                       |C_PE_dummy_in_1_x0                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |A_IO_L3_in_x0_U0                            |A_IO_L3_in_x0                            |     6291458|     6291458|   20.969 ms|   20.969 ms|     6291458|     6291458|     none|
        |C_IO_L3_in_serialize_x0_U0                  |C_IO_L3_in_serialize_x0                  |        2049|        2049|    6.829 us|    6.829 us|        2049|        2049|     none|
        |kernel0_x0_entry3_U0                        |kernel0_x0_entry3                        |           0|           0|        0 ns|        0 ns|           0|           0|     none|
        |kernel0_x0_entry11_U0                       |kernel0_x0_entry11                       |           0|           0|        0 ns|        0 ns|           0|           0|     none|
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      260|     -|
|FIFO                 |        -|      -|    74340|    38413|     -|
|Instance             |      448|    160|   133829|   134082|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      122|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      448|    160|   208291|   172791|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       33|      5|       24|       39|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        8|      1|        6|        9|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |A_IO_L2_in_0_x0_U0                          |A_IO_L2_in_0_x0                          |       16|   0|   2370|  2758|    0|
    |A_IO_L2_in_1_x0_U0                          |A_IO_L2_in_1_x0                          |       16|   0|   2364|  2758|    0|
    |A_IO_L2_in_2_x0_U0                          |A_IO_L2_in_2_x0                          |       16|   0|   2364|  2758|    0|
    |A_IO_L2_in_boundary_x0_U0                   |A_IO_L2_in_boundary_x0                   |       16|   0|  15162|  4063|    0|
    |A_IO_L3_in_serialize_x0_U0                  |A_IO_L3_in_serialize_x0                  |        0|   0|    667|   430|    0|
    |A_IO_L3_in_x0_U0                            |A_IO_L3_in_x0                            |        0|   0|     30|   126|    0|
    |A_PE_dummy_in_0_x0_U0                       |A_PE_dummy_in_0_x0                       |        0|   0|     45|   196|    0|
    |A_PE_dummy_in_1_x0_U0                       |A_PE_dummy_in_1_x0                       |        0|   0|     45|   196|    0|
    |A_PE_dummy_in_2_x0_U0                       |A_PE_dummy_in_2_x0                       |        0|   0|     45|   196|    0|
    |A_PE_dummy_in_3_x0_U0                       |A_PE_dummy_in_3_x0                       |        0|   0|     45|   196|    0|
    |B_IO_L2_in_0_x0_U0                          |B_IO_L2_in_0_x0                          |       16|   0|   1163|  3252|    0|
    |B_IO_L2_in_1_x0_U0                          |B_IO_L2_in_1_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_2_x0_U0                          |B_IO_L2_in_2_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_3_x0_U0                          |B_IO_L2_in_3_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_4_x0_U0                          |B_IO_L2_in_4_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_5_x0_U0                          |B_IO_L2_in_5_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_6_x0_U0                          |B_IO_L2_in_6_x0                          |       16|   0|   1145|  3234|    0|
    |B_IO_L2_in_boundary_x0_U0                   |B_IO_L2_in_boundary_x0                   |       16|   0|   1131|  3040|    0|
    |B_IO_L3_in_serialize_x0_U0                  |B_IO_L3_in_serialize_x0                  |        0|   0|   1442|   500|    0|
    |B_IO_L3_in_x0_U0                            |B_IO_L3_in_x0                            |        0|   0|    107|   564|    0|
    |B_PE_dummy_in_0_x0_U0                       |B_PE_dummy_in_0_x0                       |        0|   0|     32|   119|    0|
    |B_PE_dummy_in_1_x0_U0                       |B_PE_dummy_in_1_x0                       |        0|   0|     32|   119|    0|
    |B_PE_dummy_in_2_x0_U0                       |B_PE_dummy_in_2_x0                       |        0|   0|     45|   196|    0|
    |B_PE_dummy_in_3_x0_U0                       |B_PE_dummy_in_3_x0                       |        0|   0|     45|   196|    0|
    |B_PE_dummy_in_4_x0_U0                       |B_PE_dummy_in_4_x0                       |        0|   0|     45|   196|    0|
    |B_PE_dummy_in_5_x0_U0                       |B_PE_dummy_in_5_x0                       |        0|   0|     45|   196|    0|
    |B_PE_dummy_in_6_x0_U0                       |B_PE_dummy_in_6_x0                       |        0|   0|     45|   196|    0|
    |B_PE_dummy_in_7_x0_U0                       |B_PE_dummy_in_7_x0                       |        0|   0|     45|   196|    0|
    |C_IO_L2_in_0_x0_U0                          |C_IO_L2_in_0_x0                          |       16|   0|   2624|  3072|    0|
    |C_IO_L2_in_1_x0_U0                          |C_IO_L2_in_1_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_2_x0_U0                          |C_IO_L2_in_2_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_3_x0_U0                          |C_IO_L2_in_3_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_4_x0_U0                          |C_IO_L2_in_4_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_5_x0_U0                          |C_IO_L2_in_5_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_6_x0_U0                          |C_IO_L2_in_6_x0                          |       16|   0|   2616|  3054|    0|
    |C_IO_L2_in_boundary_x0_U0                   |C_IO_L2_in_boundary_x0                   |       16|   0|  12095|  5253|    0|
    |C_IO_L3_in_serialize_x0_U0                  |C_IO_L3_in_serialize_x0                  |        0|   0|     26|    79|    0|
    |C_IO_L3_in_x0_U0                            |C_IO_L3_in_x0                            |        0|   0|     44|   230|    0|
    |C_PE_dummy_in_0_x0_U0                       |C_PE_dummy_in_0_x0                       |        0|   0|     32|   119|    0|
    |C_PE_dummy_in_1_x0_U0                       |C_PE_dummy_in_1_x0                       |        0|   0|     32|   119|    0|
    |C_PE_dummy_in_2_x0_U0                       |C_PE_dummy_in_2_x0                       |        0|   0|     45|   196|    0|
    |C_PE_dummy_in_3_x0_U0                       |C_PE_dummy_in_3_x0                       |        0|   0|     45|   196|    0|
    |C_PE_dummy_in_4_x0_U0                       |C_PE_dummy_in_4_x0                       |        0|   0|     45|   196|    0|
    |C_PE_dummy_in_5_x0_U0                       |C_PE_dummy_in_5_x0                       |        0|   0|     45|   196|    0|
    |C_PE_dummy_in_6_x0_U0                       |C_PE_dummy_in_6_x0                       |        0|   0|     45|   196|    0|
    |C_PE_dummy_in_7_x0_U0                       |C_PE_dummy_in_7_x0                       |        0|   0|     45|   196|    0|
    |D_drain_IO_L1_out_boundary_wrapper_0_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_0_x0  |        4|   0|    378|   484|    0|
    |D_drain_IO_L1_out_boundary_wrapper_1_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_1_x0  |        4|   0|    378|   484|    0|
    |D_drain_IO_L1_out_boundary_wrapper_2_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_2_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_boundary_wrapper_3_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_3_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_boundary_wrapper_4_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_4_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_boundary_wrapper_5_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_5_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_boundary_wrapper_6_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_6_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_boundary_wrapper_7_x0_U0  |D_drain_IO_L1_out_boundary_wrapper_7_x0  |        4|   0|    384|   530|    0|
    |D_drain_IO_L1_out_wrapper_0_0_x0_U0         |D_drain_IO_L1_out_wrapper_0_0_x0         |        4|   0|    400|   588|    0|
    |D_drain_IO_L1_out_wrapper_0_1_x0_U0         |D_drain_IO_L1_out_wrapper_0_1_x0         |        4|   0|    397|   588|    0|
    |D_drain_IO_L1_out_wrapper_0_2_x0_U0         |D_drain_IO_L1_out_wrapper_0_2_x0         |        4|   0|    397|   588|    0|
    |D_drain_IO_L1_out_wrapper_1_0_x0_U0         |D_drain_IO_L1_out_wrapper_1_0_x0         |        4|   0|    400|   588|    0|
    |D_drain_IO_L1_out_wrapper_1_1_x0_U0         |D_drain_IO_L1_out_wrapper_1_1_x0         |        4|   0|    397|   588|    0|
    |D_drain_IO_L1_out_wrapper_1_2_x0_U0         |D_drain_IO_L1_out_wrapper_1_2_x0         |        4|   0|    397|   588|    0|
    |D_drain_IO_L1_out_wrapper_2_0_x0_U0         |D_drain_IO_L1_out_wrapper_2_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_2_1_x0_U0         |D_drain_IO_L1_out_wrapper_2_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_2_2_x0_U0         |D_drain_IO_L1_out_wrapper_2_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_3_0_x0_U0         |D_drain_IO_L1_out_wrapper_3_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_3_1_x0_U0         |D_drain_IO_L1_out_wrapper_3_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_3_2_x0_U0         |D_drain_IO_L1_out_wrapper_3_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_4_0_x0_U0         |D_drain_IO_L1_out_wrapper_4_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_4_1_x0_U0         |D_drain_IO_L1_out_wrapper_4_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_4_2_x0_U0         |D_drain_IO_L1_out_wrapper_4_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_5_0_x0_U0         |D_drain_IO_L1_out_wrapper_5_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_5_1_x0_U0         |D_drain_IO_L1_out_wrapper_5_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_5_2_x0_U0         |D_drain_IO_L1_out_wrapper_5_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_6_0_x0_U0         |D_drain_IO_L1_out_wrapper_6_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_6_1_x0_U0         |D_drain_IO_L1_out_wrapper_6_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_6_2_x0_U0         |D_drain_IO_L1_out_wrapper_6_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_7_0_x0_U0         |D_drain_IO_L1_out_wrapper_7_0_x0         |        4|   0|    407|   634|    0|
    |D_drain_IO_L1_out_wrapper_7_1_x0_U0         |D_drain_IO_L1_out_wrapper_7_1_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L1_out_wrapper_7_2_x0_U0         |D_drain_IO_L1_out_wrapper_7_2_x0         |        4|   0|    404|   634|    0|
    |D_drain_IO_L2_out_0_x0_U0                   |D_drain_IO_L2_out_0_x0                   |        0|   0|     56|   325|    0|
    |D_drain_IO_L2_out_1_x0_U0                   |D_drain_IO_L2_out_1_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_2_x0_U0                   |D_drain_IO_L2_out_2_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_3_x0_U0                   |D_drain_IO_L2_out_3_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_4_x0_U0                   |D_drain_IO_L2_out_4_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_5_x0_U0                   |D_drain_IO_L2_out_5_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_6_x0_U0                   |D_drain_IO_L2_out_6_x0                   |        0|   0|     52|   316|    0|
    |D_drain_IO_L2_out_boundary_x0_U0            |D_drain_IO_L2_out_boundary_x0            |        0|   0|     32|   195|    0|
    |D_drain_IO_L3_out_serialize_x0_U0           |D_drain_IO_L3_out_serialize_x0           |        0|   0|    416|   129|    0|
    |D_drain_IO_L3_out_x0_U0                     |D_drain_IO_L3_out_x0                     |        0|   0|     44|   230|    0|
    |PE_wrapper_0_0_x0_U0                        |PE_wrapper_0_0_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_0_1_x0_U0                        |PE_wrapper_0_1_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_0_2_x0_U0                        |PE_wrapper_0_2_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_0_3_x0_U0                        |PE_wrapper_0_3_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_0_4_x0_U0                        |PE_wrapper_0_4_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_0_5_x0_U0                        |PE_wrapper_0_5_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_0_6_x0_U0                        |PE_wrapper_0_6_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_0_7_x0_U0                        |PE_wrapper_0_7_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_0_x0_U0                        |PE_wrapper_1_0_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_1_1_x0_U0                        |PE_wrapper_1_1_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_1_2_x0_U0                        |PE_wrapper_1_2_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_3_x0_U0                        |PE_wrapper_1_3_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_4_x0_U0                        |PE_wrapper_1_4_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_5_x0_U0                        |PE_wrapper_1_5_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_6_x0_U0                        |PE_wrapper_1_6_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_1_7_x0_U0                        |PE_wrapper_1_7_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_0_x0_U0                        |PE_wrapper_2_0_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_2_1_x0_U0                        |PE_wrapper_2_1_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_2_2_x0_U0                        |PE_wrapper_2_2_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_3_x0_U0                        |PE_wrapper_2_3_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_4_x0_U0                        |PE_wrapper_2_4_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_5_x0_U0                        |PE_wrapper_2_5_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_6_x0_U0                        |PE_wrapper_2_6_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_2_7_x0_U0                        |PE_wrapper_2_7_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_0_x0_U0                        |PE_wrapper_3_0_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_3_1_x0_U0                        |PE_wrapper_3_1_x0                        |        0|   5|   1725|  1298|    0|
    |PE_wrapper_3_2_x0_U0                        |PE_wrapper_3_2_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_3_x0_U0                        |PE_wrapper_3_3_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_4_x0_U0                        |PE_wrapper_3_4_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_5_x0_U0                        |PE_wrapper_3_5_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_6_x0_U0                        |PE_wrapper_3_6_x0                        |        0|   5|   1726|  1314|    0|
    |PE_wrapper_3_7_x0_U0                        |PE_wrapper_3_7_x0                        |        0|   5|   1726|  1314|    0|
    |kernel0_x0_entry11_U0                       |kernel0_x0_entry11                       |        0|   0|      2|    47|    0|
    |kernel0_x0_entry3_U0                        |kernel0_x0_entry3                        |        0|   0|      2|    29|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |Total                                       |                                         |      448| 160| 133829|134082|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |                      Name                     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |A_c1_U                                         |        0|   133|   0|    -|     2|   64|      128|
    |A_c_U                                          |        0|   133|   0|    -|     2|   64|      128|
    |B_c2_U                                         |        0|   133|   0|    -|     2|   64|      128|
    |B_c_U                                          |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_A_IO_L2_in_0_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_1_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_2_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_3_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L3_in_serialize_x0_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_PE_0_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_8_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_8_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_8_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_8_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_0_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_1_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_2_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_3_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_4_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_5_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_6_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_7_x0_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L3_in_serialize_x0_U               |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_0_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_1_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_2_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_3_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_4_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_5_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_6_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_7_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_0_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_1_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_2_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_3_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_4_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_5_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_6_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_7_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_0_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_1_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_2_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_3_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_4_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_5_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_6_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_7_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_0_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_1_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_2_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_3_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_4_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_5_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_6_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_7_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_0_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_1_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_2_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_3_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_4_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_5_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_6_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_7_x0_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_C_IO_L2_in_0_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_1_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_2_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_3_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_4_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_5_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_6_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_7_x0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L3_in_serialize_x0_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_PE_0_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_0_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_1_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_2_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_3_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_4_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_5_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_6_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_7_x0_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_D_drain_D_drain_IO_L1_out_0_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_0_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_1_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_2_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_3_x0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_0_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_1_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_2_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_3_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_4_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_5_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_6_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_7_x0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x0_U  |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_PE_0_0_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_1_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_2_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_3_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_4_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_5_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_6_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_7_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_0_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_1_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_2_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_3_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_4_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_5_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_6_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_7_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_0_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_1_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_2_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_3_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_4_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_5_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_6_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_7_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_0_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_1_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_2_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_3_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_4_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_5_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_6_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_7_x0_U                       |        0|    68|   0|    -|     2|   32|       64|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |Total                                          |        0| 74340|   0|    0|   432|36736|    73472|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L3_in_serialize_x0_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_serialize_x0_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |C_IO_L3_in_serialize_x0_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |ap_idle                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |       and|   0|  0|   2|           1|           1|
    |kernel0_x0_entry3_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |A_IO_L2_in_0_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_1_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_2_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_boundary_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |A_IO_L3_in_x0_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_0_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_1_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_2_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_3_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_0_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_1_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_2_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_3_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_4_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_5_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_6_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_boundary_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |B_IO_L3_in_x0_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_0_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_1_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_2_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_3_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_4_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_5_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_6_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_7_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_0_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_1_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_2_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_3_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_4_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_5_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_6_x0_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_boundary_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |C_IO_L3_in_x0_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_0_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_1_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_2_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_3_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_4_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_5_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_6_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_7_x0_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_0_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_1_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_2_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_3_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_4_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_5_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_6_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_7_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_0_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_1_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_2_x0_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_0_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_1_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_2_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_3_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_4_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_5_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_6_x0_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_boundary_x0_U0_ap_start            |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L3_out_serialize_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L3_out_x0_U0_ap_start                     |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_0_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_1_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_2_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_3_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_4_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_5_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_6_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_7_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_0_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_1_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_2_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_3_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_4_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_5_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_6_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_7_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_0_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_1_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_2_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_3_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_4_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_5_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_6_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_7_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_0_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_1_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_2_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_3_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_4_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_5_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_6_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_7_x0_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel0_x0_entry3_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    |kernel0_x0_entry11_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0| 260|         130|         130|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_x0_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_serialize_x0_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_C_IO_L3_in_serialize_x0_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_kernel0_x0_entry3_U0_ap_ready        |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L2_in_0_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_1_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_2_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_boundary_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_serialize_x0_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_x0_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_0_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_1_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_2_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_3_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_0_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_1_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_2_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_3_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_4_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_5_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_6_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_boundary_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_serialize_x0_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_x0_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_0_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_1_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_2_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_3_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_4_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_5_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_6_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_7_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_0_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_1_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_2_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_3_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_4_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_5_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_6_x0_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_boundary_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L3_in_serialize_x0_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L3_in_x0_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_0_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_1_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_2_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_3_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_4_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_5_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_6_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_7_x0_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_0_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_1_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_2_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_3_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_4_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_5_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_6_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_7_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_0_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_1_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_2_x0_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_0_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_1_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_2_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_3_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_4_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_5_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_6_x0_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_boundary_x0_U0_ap_start            |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L3_out_serialize_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L3_out_x0_U0_ap_start                     |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_0_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_1_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_2_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_3_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_4_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_5_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_6_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_7_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_0_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_1_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_2_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_3_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_4_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_5_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_6_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_7_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_0_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_1_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_2_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_3_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_4_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_5_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_6_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_7_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_0_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_1_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_2_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_3_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_4_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_5_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_6_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_7_x0_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_kernel0_x0_entry11_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_kernel0_x0_entry3_U0_ap_ready                        |  1|   0|    1|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            |122|   0|  122|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem_A_AWVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|   32|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|   32|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|   32|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|   32|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|A                      |   in|   64|     ap_none|             A|        scalar|
|A_ap_vld               |   in|    1|     ap_none|             A|        scalar|
|B                      |   in|   64|     ap_none|             B|        scalar|
|B_ap_vld               |   in|    1|     ap_none|             B|        scalar|
|C_address0             |  out|   10|   ap_memory|             C|         array|
|C_ce0                  |  out|    1|   ap_memory|             C|         array|
|C_d0                   |  out|  512|   ap_memory|             C|         array|
|C_q0                   |   in|  512|   ap_memory|             C|         array|
|C_we0                  |  out|    1|   ap_memory|             C|         array|
|C_address1             |  out|   10|   ap_memory|             C|         array|
|C_ce1                  |  out|    1|   ap_memory|             C|         array|
|C_d1                   |  out|  512|   ap_memory|             C|         array|
|C_q1                   |   in|  512|   ap_memory|             C|         array|
|C_we1                  |  out|    1|   ap_memory|             C|         array|
|D_address0             |  out|   10|   ap_memory|             D|         array|
|D_ce0                  |  out|    1|   ap_memory|             D|         array|
|D_d0                   |  out|  512|   ap_memory|             D|         array|
|D_q0                   |   in|  512|   ap_memory|             D|         array|
|D_we0                  |  out|    1|   ap_memory|             D|         array|
|D_address1             |  out|   10|   ap_memory|             D|         array|
|D_ce1                  |  out|    1|   ap_memory|             D|         array|
|D_d1                   |  out|  512|   ap_memory|             D|         array|
|D_q1                   |   in|  512|   ap_memory|             D|         array|
|D_we1                  |  out|    1|   ap_memory|             D|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    kernel0_x0|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

