Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/.Xilinx/deneme/main_isim_beh.exe -prj C:/.Xilinx/deneme/main_beh.prj work.main 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/.Xilinx/deneme/slowerClock.vhd" into library work
Parsing VHDL file "C:/.Xilinx/deneme/driver.vhd" into library work
WARNING:HDLCompiler:1369 - "C:/.Xilinx/deneme/driver.vhd" Line 52: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:/.Xilinx/deneme/decoder.vhd" into library work
Parsing VHDL file "C:/.Xilinx/deneme/sevenSegment.vhd" into library work
Parsing VHDL file "C:/.Xilinx/deneme/random.vhd" into library work
Parsing VHDL file "C:/.Xilinx/deneme/main.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity random [random_default]
Compiling architecture behavioral of entity slowerClock [slowerclock_default]
Compiling architecture behavioral of entity driver [driver_default]
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavioral of entity sevenSegment [sevensegment_default]
Compiling architecture behavioral of entity main
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable C:/.Xilinx/deneme/main_isim_beh.exe
Fuse Memory Usage: 37168 KB
Fuse CPU Usage: 577 ms
