ARM GAS  /tmp/ccrC6uYX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB123:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccrC6uYX.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** 
  62:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f3xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f3xx_hal_msp.c ****   */
  66:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 72 3 view .LVU2
  40              		.loc 1 72 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccrC6uYX.s 			page 3


  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 72 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 72 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 73 3 view .LVU8
  56              		.loc 1 73 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 73 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 80 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE123:
  81              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_I2C_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_I2C_MspInit:
  89              	.LVL0:
  90              	.LFB124:
  81:Core/Src/stm32f3xx_hal_msp.c **** 
  82:Core/Src/stm32f3xx_hal_msp.c **** /**
  83:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
  84:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccrC6uYX.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  86:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f3xx_hal_msp.c **** */
  88:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 90 3 is_stmt 1 view .LVU16
 105              		.loc 1 90 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 91 3 is_stmt 1 view .LVU18
 113              		.loc 1 91 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 91 5 view .LVU20
 116 0012 124B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  92:Core/Src/stm32f3xx_hal_msp.c ****   {
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c **** 
  95:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 109:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /tmp/ccrC6uYX.s 			page 5


 112:Core/Src/stm32f3xx_hal_msp.c **** 
 113:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f3xx_hal_msp.c ****   }
 115:Core/Src/stm32f3xx_hal_msp.c **** 
 116:Core/Src/stm32f3xx_hal_msp.c **** }
 121              		.loc 1 116 1 view .LVU21
 122 0018 08B0     		add	sp, sp, #32
 123              	.LCFI4:
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 8
 126              		@ sp needed
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL2:
 129              	.L8:
 130              	.LCFI5:
 131              		.cfi_restore_state
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 97 5 is_stmt 1 view .LVU22
 133              	.LBB4:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134              		.loc 1 97 5 view .LVU23
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 97 5 view .LVU24
 136 001c 104C     		ldr	r4, .L9+4
 137 001e 6369     		ldr	r3, [r4, #20]
 138 0020 43F48023 		orr	r3, r3, #262144
 139 0024 6361     		str	r3, [r4, #20]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 97 5 view .LVU25
 141 0026 6369     		ldr	r3, [r4, #20]
 142 0028 03F48023 		and	r3, r3, #262144
 143 002c 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 97 5 view .LVU26
 145 002e 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 97 5 view .LVU27
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 102 5 view .LVU28
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 102 25 is_stmt 0 view .LVU29
 150 0030 C023     		movs	r3, #192
 151 0032 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 103 5 is_stmt 1 view .LVU30
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 103 26 is_stmt 0 view .LVU31
 154 0034 1223     		movs	r3, #18
 155 0036 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 156              		.loc 1 104 5 is_stmt 1 view .LVU32
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 157              		.loc 1 105 5 view .LVU33
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 158              		.loc 1 105 27 is_stmt 0 view .LVU34
 159 0038 0323     		movs	r3, #3
ARM GAS  /tmp/ccrC6uYX.s 			page 6


 160 003a 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 161              		.loc 1 106 5 is_stmt 1 view .LVU35
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 106 31 is_stmt 0 view .LVU36
 163 003c 0423     		movs	r3, #4
 164 003e 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 165              		.loc 1 107 5 is_stmt 1 view .LVU37
 166 0040 03A9     		add	r1, sp, #12
 167 0042 0848     		ldr	r0, .L9+8
 168              	.LVL3:
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 169              		.loc 1 107 5 is_stmt 0 view .LVU38
 170 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 110 5 is_stmt 1 view .LVU39
 173              	.LBB5:
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174              		.loc 1 110 5 view .LVU40
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 175              		.loc 1 110 5 view .LVU41
 176 0048 E369     		ldr	r3, [r4, #28]
 177 004a 43F40013 		orr	r3, r3, #2097152
 178 004e E361     		str	r3, [r4, #28]
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 179              		.loc 1 110 5 view .LVU42
 180 0050 E369     		ldr	r3, [r4, #28]
 181 0052 03F40013 		and	r3, r3, #2097152
 182 0056 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 183              		.loc 1 110 5 view .LVU43
 184 0058 029B     		ldr	r3, [sp, #8]
 185              	.LBE5:
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 110 5 view .LVU44
 187              		.loc 1 116 1 is_stmt 0 view .LVU45
 188 005a DDE7     		b	.L5
 189              	.L10:
 190              		.align	2
 191              	.L9:
 192 005c 00540040 		.word	1073763328
 193 0060 00100240 		.word	1073876992
 194 0064 00040048 		.word	1207960576
 195              		.cfi_endproc
 196              	.LFE124:
 198              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_I2C_MspDeInit
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	HAL_I2C_MspDeInit:
 206              	.LVL5:
 207              	.LFB125:
 117:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccrC6uYX.s 			page 7


 118:Core/Src/stm32f3xx_hal_msp.c **** /**
 119:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 120:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 122:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f3xx_hal_msp.c **** */
 124:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 125:Core/Src/stm32f3xx_hal_msp.c **** {
 208              		.loc 1 125 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 212              		.loc 1 126 3 view .LVU47
 213              		.loc 1 126 10 is_stmt 0 view .LVU48
 214 0000 0268     		ldr	r2, [r0]
 215              		.loc 1 126 5 view .LVU49
 216 0002 0A4B     		ldr	r3, .L18
 217 0004 9A42     		cmp	r2, r3
 218 0006 00D0     		beq	.L17
 219 0008 7047     		bx	lr
 220              	.L17:
 125:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 221              		.loc 1 125 1 view .LVU50
 222 000a 10B5     		push	{r4, lr}
 223              	.LCFI6:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 127:Core/Src/stm32f3xx_hal_msp.c ****   {
 128:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 129:Core/Src/stm32f3xx_hal_msp.c **** 
 130:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 131:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 227              		.loc 1 132 5 is_stmt 1 view .LVU51
 228 000c 084A     		ldr	r2, .L18+4
 229 000e D369     		ldr	r3, [r2, #28]
 230 0010 23F40013 		bic	r3, r3, #2097152
 231 0014 D361     		str	r3, [r2, #28]
 133:Core/Src/stm32f3xx_hal_msp.c **** 
 134:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 136:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 137:Core/Src/stm32f3xx_hal_msp.c ****     */
 138:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 232              		.loc 1 138 5 view .LVU52
 233 0016 074C     		ldr	r4, .L18+8
 234 0018 4021     		movs	r1, #64
 235 001a 2046     		mov	r0, r4
 236              	.LVL6:
 237              		.loc 1 138 5 is_stmt 0 view .LVU53
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL7:
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 140:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 240              		.loc 1 140 5 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccrC6uYX.s 			page 8


 241 0020 8021     		movs	r1, #128
 242 0022 2046     		mov	r0, r4
 243 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL8:
 141:Core/Src/stm32f3xx_hal_msp.c **** 
 142:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 143:Core/Src/stm32f3xx_hal_msp.c **** 
 144:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 145:Core/Src/stm32f3xx_hal_msp.c ****   }
 146:Core/Src/stm32f3xx_hal_msp.c **** 
 147:Core/Src/stm32f3xx_hal_msp.c **** }
 245              		.loc 1 147 1 is_stmt 0 view .LVU55
 246 0028 10BD     		pop	{r4, pc}
 247              	.L19:
 248 002a 00BF     		.align	2
 249              	.L18:
 250 002c 00540040 		.word	1073763328
 251 0030 00100240 		.word	1073876992
 252 0034 00040048 		.word	1207960576
 253              		.cfi_endproc
 254              	.LFE125:
 256              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_SPI_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_SPI_MspInit:
 264              	.LVL9:
 265              	.LFB126:
 148:Core/Src/stm32f3xx_hal_msp.c **** 
 149:Core/Src/stm32f3xx_hal_msp.c **** /**
 150:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
 151:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 153:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f3xx_hal_msp.c **** */
 155:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 156:Core/Src/stm32f3xx_hal_msp.c **** {
 266              		.loc 1 156 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 32
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 156 1 is_stmt 0 view .LVU57
 271 0000 00B5     		push	{lr}
 272              	.LCFI7:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 89B0     		sub	sp, sp, #36
 276              	.LCFI8:
 277              		.cfi_def_cfa_offset 40
 157:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 278              		.loc 1 157 3 is_stmt 1 view .LVU58
 279              		.loc 1 157 20 is_stmt 0 view .LVU59
 280 0004 0023     		movs	r3, #0
 281 0006 0393     		str	r3, [sp, #12]
 282 0008 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccrC6uYX.s 			page 9


 283 000a 0593     		str	r3, [sp, #20]
 284 000c 0693     		str	r3, [sp, #24]
 285 000e 0793     		str	r3, [sp, #28]
 158:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 286              		.loc 1 158 3 is_stmt 1 view .LVU60
 287              		.loc 1 158 10 is_stmt 0 view .LVU61
 288 0010 0268     		ldr	r2, [r0]
 289              		.loc 1 158 5 view .LVU62
 290 0012 144B     		ldr	r3, .L24
 291 0014 9A42     		cmp	r2, r3
 292 0016 02D0     		beq	.L23
 293              	.LVL10:
 294              	.L20:
 159:Core/Src/stm32f3xx_hal_msp.c ****   {
 160:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 161:Core/Src/stm32f3xx_hal_msp.c **** 
 162:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 163:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 165:Core/Src/stm32f3xx_hal_msp.c **** 
 166:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 168:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 169:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 170:Core/Src/stm32f3xx_hal_msp.c ****     */
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 172:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 175:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 176:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177:Core/Src/stm32f3xx_hal_msp.c **** 
 178:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 180:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 181:Core/Src/stm32f3xx_hal_msp.c ****   }
 182:Core/Src/stm32f3xx_hal_msp.c **** 
 183:Core/Src/stm32f3xx_hal_msp.c **** }
 295              		.loc 1 183 1 view .LVU63
 296 0018 09B0     		add	sp, sp, #36
 297              	.LCFI9:
 298              		.cfi_remember_state
 299              		.cfi_def_cfa_offset 4
 300              		@ sp needed
 301 001a 5DF804FB 		ldr	pc, [sp], #4
 302              	.LVL11:
 303              	.L23:
 304              	.LCFI10:
 305              		.cfi_restore_state
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 306              		.loc 1 164 5 is_stmt 1 view .LVU64
 307              	.LBB6:
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 308              		.loc 1 164 5 view .LVU65
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 309              		.loc 1 164 5 view .LVU66
 310 001e 03F56043 		add	r3, r3, #57344
ARM GAS  /tmp/ccrC6uYX.s 			page 10


 311 0022 9A69     		ldr	r2, [r3, #24]
 312 0024 42F48052 		orr	r2, r2, #4096
 313 0028 9A61     		str	r2, [r3, #24]
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 314              		.loc 1 164 5 view .LVU67
 315 002a 9A69     		ldr	r2, [r3, #24]
 316 002c 02F48052 		and	r2, r2, #4096
 317 0030 0192     		str	r2, [sp, #4]
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 318              		.loc 1 164 5 view .LVU68
 319 0032 019A     		ldr	r2, [sp, #4]
 320              	.LBE6:
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 321              		.loc 1 164 5 view .LVU69
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 322              		.loc 1 166 5 view .LVU70
 323              	.LBB7:
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 324              		.loc 1 166 5 view .LVU71
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 325              		.loc 1 166 5 view .LVU72
 326 0034 5A69     		ldr	r2, [r3, #20]
 327 0036 42F40032 		orr	r2, r2, #131072
 328 003a 5A61     		str	r2, [r3, #20]
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 329              		.loc 1 166 5 view .LVU73
 330 003c 5B69     		ldr	r3, [r3, #20]
 331 003e 03F40033 		and	r3, r3, #131072
 332 0042 0293     		str	r3, [sp, #8]
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 333              		.loc 1 166 5 view .LVU74
 334 0044 029B     		ldr	r3, [sp, #8]
 335              	.LBE7:
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 336              		.loc 1 166 5 view .LVU75
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 337              		.loc 1 171 5 view .LVU76
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338              		.loc 1 171 25 is_stmt 0 view .LVU77
 339 0046 6023     		movs	r3, #96
 340 0048 0393     		str	r3, [sp, #12]
 172:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 341              		.loc 1 172 5 is_stmt 1 view .LVU78
 172:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 172 26 is_stmt 0 view .LVU79
 343 004a 0223     		movs	r3, #2
 344 004c 0493     		str	r3, [sp, #16]
 173:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 345              		.loc 1 173 5 is_stmt 1 view .LVU80
 174:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 346              		.loc 1 174 5 view .LVU81
 174:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 347              		.loc 1 174 27 is_stmt 0 view .LVU82
 348 004e 0323     		movs	r3, #3
 349 0050 0693     		str	r3, [sp, #24]
 175:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 350              		.loc 1 175 5 is_stmt 1 view .LVU83
ARM GAS  /tmp/ccrC6uYX.s 			page 11


 175:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 351              		.loc 1 175 31 is_stmt 0 view .LVU84
 352 0052 0523     		movs	r3, #5
 353 0054 0793     		str	r3, [sp, #28]
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 354              		.loc 1 176 5 is_stmt 1 view .LVU85
 355 0056 03A9     		add	r1, sp, #12
 356 0058 4FF09040 		mov	r0, #1207959552
 357              	.LVL12:
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 358              		.loc 1 176 5 is_stmt 0 view .LVU86
 359 005c FFF7FEFF 		bl	HAL_GPIO_Init
 360              	.LVL13:
 361              		.loc 1 183 1 view .LVU87
 362 0060 DAE7     		b	.L20
 363              	.L25:
 364 0062 00BF     		.align	2
 365              	.L24:
 366 0064 00300140 		.word	1073819648
 367              		.cfi_endproc
 368              	.LFE126:
 370              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 371              		.align	1
 372              		.global	HAL_SPI_MspDeInit
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	HAL_SPI_MspDeInit:
 378              	.LVL14:
 379              	.LFB127:
 184:Core/Src/stm32f3xx_hal_msp.c **** 
 185:Core/Src/stm32f3xx_hal_msp.c **** /**
 186:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 187:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 188:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 189:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32f3xx_hal_msp.c **** */
 191:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 192:Core/Src/stm32f3xx_hal_msp.c **** {
 380              		.loc 1 192 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		.loc 1 192 1 is_stmt 0 view .LVU89
 385 0000 08B5     		push	{r3, lr}
 386              	.LCFI11:
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
 193:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 390              		.loc 1 193 3 is_stmt 1 view .LVU90
 391              		.loc 1 193 10 is_stmt 0 view .LVU91
 392 0002 0268     		ldr	r2, [r0]
 393              		.loc 1 193 5 view .LVU92
 394 0004 074B     		ldr	r3, .L30
 395 0006 9A42     		cmp	r2, r3
 396 0008 00D0     		beq	.L29
ARM GAS  /tmp/ccrC6uYX.s 			page 12


 397              	.LVL15:
 398              	.L26:
 194:Core/Src/stm32f3xx_hal_msp.c ****   {
 195:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 196:Core/Src/stm32f3xx_hal_msp.c **** 
 197:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 198:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 199:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 200:Core/Src/stm32f3xx_hal_msp.c **** 
 201:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 202:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 203:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 204:Core/Src/stm32f3xx_hal_msp.c ****     */
 205:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 206:Core/Src/stm32f3xx_hal_msp.c **** 
 207:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 208:Core/Src/stm32f3xx_hal_msp.c **** 
 209:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 210:Core/Src/stm32f3xx_hal_msp.c ****   }
 211:Core/Src/stm32f3xx_hal_msp.c **** 
 212:Core/Src/stm32f3xx_hal_msp.c **** }
 399              		.loc 1 212 1 view .LVU93
 400 000a 08BD     		pop	{r3, pc}
 401              	.LVL16:
 402              	.L29:
 199:Core/Src/stm32f3xx_hal_msp.c **** 
 403              		.loc 1 199 5 is_stmt 1 view .LVU94
 404 000c 064A     		ldr	r2, .L30+4
 405 000e 9369     		ldr	r3, [r2, #24]
 406 0010 23F48053 		bic	r3, r3, #4096
 407 0014 9361     		str	r3, [r2, #24]
 205:Core/Src/stm32f3xx_hal_msp.c **** 
 408              		.loc 1 205 5 view .LVU95
 409 0016 6021     		movs	r1, #96
 410 0018 4FF09040 		mov	r0, #1207959552
 411              	.LVL17:
 205:Core/Src/stm32f3xx_hal_msp.c **** 
 412              		.loc 1 205 5 is_stmt 0 view .LVU96
 413 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 414              	.LVL18:
 415              		.loc 1 212 1 view .LVU97
 416 0020 F3E7     		b	.L26
 417              	.L31:
 418 0022 00BF     		.align	2
 419              	.L30:
 420 0024 00300140 		.word	1073819648
 421 0028 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE127:
 425              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_TIM_Base_MspInit
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_TIM_Base_MspInit:
 433              	.LVL19:
ARM GAS  /tmp/ccrC6uYX.s 			page 13


 434              	.LFB128:
 213:Core/Src/stm32f3xx_hal_msp.c **** 
 214:Core/Src/stm32f3xx_hal_msp.c **** /**
 215:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 216:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 217:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 218:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 219:Core/Src/stm32f3xx_hal_msp.c **** */
 220:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 221:Core/Src/stm32f3xx_hal_msp.c **** {
 435              		.loc 1 221 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 8
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 222:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 439              		.loc 1 222 3 view .LVU99
 440              		.loc 1 222 15 is_stmt 0 view .LVU100
 441 0000 0268     		ldr	r2, [r0]
 442              		.loc 1 222 5 view .LVU101
 443 0002 0E4B     		ldr	r3, .L39
 444 0004 9A42     		cmp	r2, r3
 445 0006 00D0     		beq	.L38
 446 0008 7047     		bx	lr
 447              	.L38:
 221:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 448              		.loc 1 221 1 view .LVU102
 449 000a 00B5     		push	{lr}
 450              	.LCFI12:
 451              		.cfi_def_cfa_offset 4
 452              		.cfi_offset 14, -4
 453 000c 83B0     		sub	sp, sp, #12
 454              	.LCFI13:
 455              		.cfi_def_cfa_offset 16
 223:Core/Src/stm32f3xx_hal_msp.c ****   {
 224:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 225:Core/Src/stm32f3xx_hal_msp.c **** 
 226:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 228:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 456              		.loc 1 228 5 is_stmt 1 view .LVU103
 457              	.LBB8:
 458              		.loc 1 228 5 view .LVU104
 459              		.loc 1 228 5 view .LVU105
 460 000e 03F56443 		add	r3, r3, #58368
 461 0012 9A69     		ldr	r2, [r3, #24]
 462 0014 42F40062 		orr	r2, r2, #2048
 463 0018 9A61     		str	r2, [r3, #24]
 464              		.loc 1 228 5 view .LVU106
 465 001a 9B69     		ldr	r3, [r3, #24]
 466 001c 03F40063 		and	r3, r3, #2048
 467 0020 0193     		str	r3, [sp, #4]
 468              		.loc 1 228 5 view .LVU107
 469 0022 019B     		ldr	r3, [sp, #4]
 470              	.LBE8:
 471              		.loc 1 228 5 view .LVU108
 229:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 230:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
ARM GAS  /tmp/ccrC6uYX.s 			page 14


 472              		.loc 1 230 5 view .LVU109
 473 0024 0022     		movs	r2, #0
 474 0026 1146     		mov	r1, r2
 475 0028 1920     		movs	r0, #25
 476              	.LVL20:
 477              		.loc 1 230 5 is_stmt 0 view .LVU110
 478 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 479              	.LVL21:
 231:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 480              		.loc 1 231 5 is_stmt 1 view .LVU111
 481 002e 1920     		movs	r0, #25
 482 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 483              	.LVL22:
 232:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 233:Core/Src/stm32f3xx_hal_msp.c **** 
 234:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 235:Core/Src/stm32f3xx_hal_msp.c ****   }
 236:Core/Src/stm32f3xx_hal_msp.c **** 
 237:Core/Src/stm32f3xx_hal_msp.c **** }
 484              		.loc 1 237 1 is_stmt 0 view .LVU112
 485 0034 03B0     		add	sp, sp, #12
 486              	.LCFI14:
 487              		.cfi_def_cfa_offset 4
 488              		@ sp needed
 489 0036 5DF804FB 		ldr	pc, [sp], #4
 490              	.L40:
 491 003a 00BF     		.align	2
 492              	.L39:
 493 003c 002C0140 		.word	1073818624
 494              		.cfi_endproc
 495              	.LFE128:
 497              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 498              		.align	1
 499              		.global	HAL_TIM_MspPostInit
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	HAL_TIM_MspPostInit:
 505              	.LVL23:
 506              	.LFB129:
 238:Core/Src/stm32f3xx_hal_msp.c **** 
 239:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 240:Core/Src/stm32f3xx_hal_msp.c **** {
 507              		.loc 1 240 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 24
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		.loc 1 240 1 is_stmt 0 view .LVU114
 512 0000 10B5     		push	{r4, lr}
 513              	.LCFI15:
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 4, -8
 516              		.cfi_offset 14, -4
 517 0002 86B0     		sub	sp, sp, #24
 518              	.LCFI16:
 519              		.cfi_def_cfa_offset 32
 241:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/ccrC6uYX.s 			page 15


 520              		.loc 1 241 3 is_stmt 1 view .LVU115
 521              		.loc 1 241 20 is_stmt 0 view .LVU116
 522 0004 0023     		movs	r3, #0
 523 0006 0193     		str	r3, [sp, #4]
 524 0008 0293     		str	r3, [sp, #8]
 525 000a 0393     		str	r3, [sp, #12]
 526 000c 0493     		str	r3, [sp, #16]
 527 000e 0593     		str	r3, [sp, #20]
 242:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM1)
 528              		.loc 1 242 3 is_stmt 1 view .LVU117
 529              		.loc 1 242 10 is_stmt 0 view .LVU118
 530 0010 0268     		ldr	r2, [r0]
 531              		.loc 1 242 5 view .LVU119
 532 0012 154B     		ldr	r3, .L45
 533 0014 9A42     		cmp	r2, r3
 534 0016 01D0     		beq	.L44
 535              	.LVL24:
 536              	.L41:
 243:Core/Src/stm32f3xx_hal_msp.c ****   {
 244:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 245:Core/Src/stm32f3xx_hal_msp.c **** 
 246:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 247:Core/Src/stm32f3xx_hal_msp.c **** 
 248:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 249:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 250:Core/Src/stm32f3xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 251:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 252:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 253:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 254:Core/Src/stm32f3xx_hal_msp.c ****     */
 255:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 256:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 259:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 260:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 261:Core/Src/stm32f3xx_hal_msp.c **** 
 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 263:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 266:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 267:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268:Core/Src/stm32f3xx_hal_msp.c **** 
 269:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 271:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 272:Core/Src/stm32f3xx_hal_msp.c ****   }
 273:Core/Src/stm32f3xx_hal_msp.c **** 
 274:Core/Src/stm32f3xx_hal_msp.c **** }
 537              		.loc 1 274 1 view .LVU120
 538 0018 06B0     		add	sp, sp, #24
 539              	.LCFI17:
 540              		.cfi_remember_state
 541              		.cfi_def_cfa_offset 8
 542              		@ sp needed
 543 001a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccrC6uYX.s 			page 16


 544              	.LVL25:
 545              	.L44:
 546              	.LCFI18:
 547              		.cfi_restore_state
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 548              		.loc 1 248 5 is_stmt 1 view .LVU121
 549              	.LBB9:
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 550              		.loc 1 248 5 view .LVU122
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 551              		.loc 1 248 5 view .LVU123
 552 001c 03F56443 		add	r3, r3, #58368
 553 0020 5A69     		ldr	r2, [r3, #20]
 554 0022 42F40032 		orr	r2, r2, #131072
 555 0026 5A61     		str	r2, [r3, #20]
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 556              		.loc 1 248 5 view .LVU124
 557 0028 5B69     		ldr	r3, [r3, #20]
 558 002a 03F40033 		and	r3, r3, #131072
 559 002e 0093     		str	r3, [sp]
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 560              		.loc 1 248 5 view .LVU125
 561 0030 009B     		ldr	r3, [sp]
 562              	.LBE9:
 248:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 563              		.loc 1 248 5 view .LVU126
 255:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 255 5 view .LVU127
 255:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565              		.loc 1 255 25 is_stmt 0 view .LVU128
 566 0032 4FF4E063 		mov	r3, #1792
 567 0036 0193     		str	r3, [sp, #4]
 256:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 256 5 is_stmt 1 view .LVU129
 256:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 256 26 is_stmt 0 view .LVU130
 570 0038 0224     		movs	r4, #2
 571 003a 0294     		str	r4, [sp, #8]
 257:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 572              		.loc 1 257 5 is_stmt 1 view .LVU131
 258:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 573              		.loc 1 258 5 view .LVU132
 259:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 574              		.loc 1 259 5 view .LVU133
 259:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 575              		.loc 1 259 31 is_stmt 0 view .LVU134
 576 003c 0623     		movs	r3, #6
 577 003e 0593     		str	r3, [sp, #20]
 260:Core/Src/stm32f3xx_hal_msp.c **** 
 578              		.loc 1 260 5 is_stmt 1 view .LVU135
 579 0040 01A9     		add	r1, sp, #4
 580 0042 4FF09040 		mov	r0, #1207959552
 581              	.LVL26:
 260:Core/Src/stm32f3xx_hal_msp.c **** 
 582              		.loc 1 260 5 is_stmt 0 view .LVU136
 583 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 584              	.LVL27:
ARM GAS  /tmp/ccrC6uYX.s 			page 17


 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585              		.loc 1 262 5 is_stmt 1 view .LVU137
 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 586              		.loc 1 262 25 is_stmt 0 view .LVU138
 587 004a 4FF40063 		mov	r3, #2048
 588 004e 0193     		str	r3, [sp, #4]
 263:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 589              		.loc 1 263 5 is_stmt 1 view .LVU139
 263:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 590              		.loc 1 263 26 is_stmt 0 view .LVU140
 591 0050 0294     		str	r4, [sp, #8]
 264:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 592              		.loc 1 264 5 is_stmt 1 view .LVU141
 264:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 593              		.loc 1 264 26 is_stmt 0 view .LVU142
 594 0052 0023     		movs	r3, #0
 595 0054 0393     		str	r3, [sp, #12]
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 596              		.loc 1 265 5 is_stmt 1 view .LVU143
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 597              		.loc 1 265 27 is_stmt 0 view .LVU144
 598 0056 0493     		str	r3, [sp, #16]
 266:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 599              		.loc 1 266 5 is_stmt 1 view .LVU145
 266:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 600              		.loc 1 266 31 is_stmt 0 view .LVU146
 601 0058 0B23     		movs	r3, #11
 602 005a 0593     		str	r3, [sp, #20]
 267:Core/Src/stm32f3xx_hal_msp.c **** 
 603              		.loc 1 267 5 is_stmt 1 view .LVU147
 604 005c 01A9     		add	r1, sp, #4
 605 005e 4FF09040 		mov	r0, #1207959552
 606 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 607              	.LVL28:
 608              		.loc 1 274 1 is_stmt 0 view .LVU148
 609 0066 D7E7     		b	.L41
 610              	.L46:
 611              		.align	2
 612              	.L45:
 613 0068 002C0140 		.word	1073818624
 614              		.cfi_endproc
 615              	.LFE129:
 617              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_TIM_Base_MspDeInit
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	HAL_TIM_Base_MspDeInit:
 625              	.LVL29:
 626              	.LFB130:
 275:Core/Src/stm32f3xx_hal_msp.c **** /**
 276:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 277:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 278:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 279:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 280:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/ccrC6uYX.s 			page 18


 281:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 282:Core/Src/stm32f3xx_hal_msp.c **** {
 627              		.loc 1 282 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 282 1 is_stmt 0 view .LVU150
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI19:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 283:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 637              		.loc 1 283 3 is_stmt 1 view .LVU151
 638              		.loc 1 283 15 is_stmt 0 view .LVU152
 639 0002 0268     		ldr	r2, [r0]
 640              		.loc 1 283 5 view .LVU153
 641 0004 064B     		ldr	r3, .L51
 642 0006 9A42     		cmp	r2, r3
 643 0008 00D0     		beq	.L50
 644              	.LVL30:
 645              	.L47:
 284:Core/Src/stm32f3xx_hal_msp.c ****   {
 285:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 286:Core/Src/stm32f3xx_hal_msp.c **** 
 287:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 288:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 289:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 290:Core/Src/stm32f3xx_hal_msp.c **** 
 291:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 292:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 293:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 294:Core/Src/stm32f3xx_hal_msp.c **** 
 295:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 296:Core/Src/stm32f3xx_hal_msp.c ****   }
 297:Core/Src/stm32f3xx_hal_msp.c **** 
 298:Core/Src/stm32f3xx_hal_msp.c **** }
 646              		.loc 1 298 1 view .LVU154
 647 000a 08BD     		pop	{r3, pc}
 648              	.LVL31:
 649              	.L50:
 289:Core/Src/stm32f3xx_hal_msp.c **** 
 650              		.loc 1 289 5 is_stmt 1 view .LVU155
 651 000c 054A     		ldr	r2, .L51+4
 652 000e 9369     		ldr	r3, [r2, #24]
 653 0010 23F40063 		bic	r3, r3, #2048
 654 0014 9361     		str	r3, [r2, #24]
 292:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 655              		.loc 1 292 5 view .LVU156
 656 0016 1920     		movs	r0, #25
 657              	.LVL32:
 292:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 658              		.loc 1 292 5 is_stmt 0 view .LVU157
 659 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 660              	.LVL33:
 661              		.loc 1 298 1 view .LVU158
 662 001c F5E7     		b	.L47
ARM GAS  /tmp/ccrC6uYX.s 			page 19


 663              	.L52:
 664 001e 00BF     		.align	2
 665              	.L51:
 666 0020 002C0140 		.word	1073818624
 667 0024 00100240 		.word	1073876992
 668              		.cfi_endproc
 669              	.LFE130:
 671              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 672              		.align	1
 673              		.global	HAL_UART_MspInit
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 678              	HAL_UART_MspInit:
 679              	.LVL34:
 680              	.LFB131:
 299:Core/Src/stm32f3xx_hal_msp.c **** 
 300:Core/Src/stm32f3xx_hal_msp.c **** /**
 301:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 302:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 303:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 304:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 305:Core/Src/stm32f3xx_hal_msp.c **** */
 306:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 307:Core/Src/stm32f3xx_hal_msp.c **** {
 681              		.loc 1 307 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 32
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		.loc 1 307 1 is_stmt 0 view .LVU160
 686 0000 10B5     		push	{r4, lr}
 687              	.LCFI20:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 4, -8
 690              		.cfi_offset 14, -4
 691 0002 88B0     		sub	sp, sp, #32
 692              	.LCFI21:
 693              		.cfi_def_cfa_offset 40
 308:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 694              		.loc 1 308 3 is_stmt 1 view .LVU161
 695              		.loc 1 308 20 is_stmt 0 view .LVU162
 696 0004 0023     		movs	r3, #0
 697 0006 0393     		str	r3, [sp, #12]
 698 0008 0493     		str	r3, [sp, #16]
 699 000a 0593     		str	r3, [sp, #20]
 700 000c 0693     		str	r3, [sp, #24]
 701 000e 0793     		str	r3, [sp, #28]
 309:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 702              		.loc 1 309 3 is_stmt 1 view .LVU163
 703              		.loc 1 309 11 is_stmt 0 view .LVU164
 704 0010 0268     		ldr	r2, [r0]
 705              		.loc 1 309 5 view .LVU165
 706 0012 234B     		ldr	r3, .L59
 707 0014 9A42     		cmp	r2, r3
 708 0016 01D0     		beq	.L57
 709              	.LVL35:
 710              	.L53:
ARM GAS  /tmp/ccrC6uYX.s 			page 20


 310:Core/Src/stm32f3xx_hal_msp.c ****   {
 311:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 312:Core/Src/stm32f3xx_hal_msp.c **** 
 313:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 314:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 315:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 316:Core/Src/stm32f3xx_hal_msp.c **** 
 317:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 318:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 319:Core/Src/stm32f3xx_hal_msp.c ****     PB3     ------> USART2_TX
 320:Core/Src/stm32f3xx_hal_msp.c ****     PB4     ------> USART2_RX
 321:Core/Src/stm32f3xx_hal_msp.c ****     */
 322:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 323:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 326:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 327:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 328:Core/Src/stm32f3xx_hal_msp.c **** 
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 DMA Init */
 330:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2_RX Init */
 331:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
 332:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 333:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 334:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 335:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 336:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 337:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 338:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 339:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 340:Core/Src/stm32f3xx_hal_msp.c ****     {
 341:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 342:Core/Src/stm32f3xx_hal_msp.c ****     }
 343:Core/Src/stm32f3xx_hal_msp.c **** 
 344:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 345:Core/Src/stm32f3xx_hal_msp.c **** 
 346:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 interrupt Init */
 347:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 348:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 349:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 350:Core/Src/stm32f3xx_hal_msp.c **** 
 351:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 352:Core/Src/stm32f3xx_hal_msp.c ****   }
 353:Core/Src/stm32f3xx_hal_msp.c **** 
 354:Core/Src/stm32f3xx_hal_msp.c **** }
 711              		.loc 1 354 1 view .LVU166
 712 0018 08B0     		add	sp, sp, #32
 713              	.LCFI22:
 714              		.cfi_remember_state
 715              		.cfi_def_cfa_offset 8
 716              		@ sp needed
 717 001a 10BD     		pop	{r4, pc}
 718              	.LVL36:
 719              	.L57:
 720              	.LCFI23:
 721              		.cfi_restore_state
 722              		.loc 1 354 1 view .LVU167
ARM GAS  /tmp/ccrC6uYX.s 			page 21


 723 001c 0446     		mov	r4, r0
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 724              		.loc 1 315 5 is_stmt 1 view .LVU168
 725              	.LBB10:
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 726              		.loc 1 315 5 view .LVU169
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 727              		.loc 1 315 5 view .LVU170
 728 001e 03F5E633 		add	r3, r3, #117760
 729 0022 DA69     		ldr	r2, [r3, #28]
 730 0024 42F40032 		orr	r2, r2, #131072
 731 0028 DA61     		str	r2, [r3, #28]
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 732              		.loc 1 315 5 view .LVU171
 733 002a DA69     		ldr	r2, [r3, #28]
 734 002c 02F40032 		and	r2, r2, #131072
 735 0030 0192     		str	r2, [sp, #4]
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 736              		.loc 1 315 5 view .LVU172
 737 0032 019A     		ldr	r2, [sp, #4]
 738              	.LBE10:
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 739              		.loc 1 315 5 view .LVU173
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 740              		.loc 1 317 5 view .LVU174
 741              	.LBB11:
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 742              		.loc 1 317 5 view .LVU175
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 743              		.loc 1 317 5 view .LVU176
 744 0034 5A69     		ldr	r2, [r3, #20]
 745 0036 42F48022 		orr	r2, r2, #262144
 746 003a 5A61     		str	r2, [r3, #20]
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 747              		.loc 1 317 5 view .LVU177
 748 003c 5B69     		ldr	r3, [r3, #20]
 749 003e 03F48023 		and	r3, r3, #262144
 750 0042 0293     		str	r3, [sp, #8]
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 751              		.loc 1 317 5 view .LVU178
 752 0044 029B     		ldr	r3, [sp, #8]
 753              	.LBE11:
 317:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 754              		.loc 1 317 5 view .LVU179
 322:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 755              		.loc 1 322 5 view .LVU180
 322:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 756              		.loc 1 322 25 is_stmt 0 view .LVU181
 757 0046 1823     		movs	r3, #24
 758 0048 0393     		str	r3, [sp, #12]
 323:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 759              		.loc 1 323 5 is_stmt 1 view .LVU182
 323:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 760              		.loc 1 323 26 is_stmt 0 view .LVU183
 761 004a 0223     		movs	r3, #2
 762 004c 0493     		str	r3, [sp, #16]
 324:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccrC6uYX.s 			page 22


 763              		.loc 1 324 5 is_stmt 1 view .LVU184
 325:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 764              		.loc 1 325 5 view .LVU185
 325:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 765              		.loc 1 325 27 is_stmt 0 view .LVU186
 766 004e 0323     		movs	r3, #3
 767 0050 0693     		str	r3, [sp, #24]
 326:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 768              		.loc 1 326 5 is_stmt 1 view .LVU187
 326:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 769              		.loc 1 326 31 is_stmt 0 view .LVU188
 770 0052 0723     		movs	r3, #7
 771 0054 0793     		str	r3, [sp, #28]
 327:Core/Src/stm32f3xx_hal_msp.c **** 
 772              		.loc 1 327 5 is_stmt 1 view .LVU189
 773 0056 03A9     		add	r1, sp, #12
 774 0058 1248     		ldr	r0, .L59+4
 775              	.LVL37:
 327:Core/Src/stm32f3xx_hal_msp.c **** 
 776              		.loc 1 327 5 is_stmt 0 view .LVU190
 777 005a FFF7FEFF 		bl	HAL_GPIO_Init
 778              	.LVL38:
 331:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 779              		.loc 1 331 5 is_stmt 1 view .LVU191
 331:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 780              		.loc 1 331 29 is_stmt 0 view .LVU192
 781 005e 1248     		ldr	r0, .L59+8
 782 0060 124B     		ldr	r3, .L59+12
 783 0062 0360     		str	r3, [r0]
 332:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 784              		.loc 1 332 5 is_stmt 1 view .LVU193
 332:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 785              		.loc 1 332 35 is_stmt 0 view .LVU194
 786 0064 0023     		movs	r3, #0
 787 0066 4360     		str	r3, [r0, #4]
 333:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 788              		.loc 1 333 5 is_stmt 1 view .LVU195
 333:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 789              		.loc 1 333 35 is_stmt 0 view .LVU196
 790 0068 8360     		str	r3, [r0, #8]
 334:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 791              		.loc 1 334 5 is_stmt 1 view .LVU197
 334:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 792              		.loc 1 334 32 is_stmt 0 view .LVU198
 793 006a 8022     		movs	r2, #128
 794 006c C260     		str	r2, [r0, #12]
 335:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 795              		.loc 1 335 5 is_stmt 1 view .LVU199
 335:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 796              		.loc 1 335 45 is_stmt 0 view .LVU200
 797 006e 0361     		str	r3, [r0, #16]
 336:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 798              		.loc 1 336 5 is_stmt 1 view .LVU201
 336:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 799              		.loc 1 336 42 is_stmt 0 view .LVU202
 800 0070 4361     		str	r3, [r0, #20]
 337:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
ARM GAS  /tmp/ccrC6uYX.s 			page 23


 801              		.loc 1 337 5 is_stmt 1 view .LVU203
 337:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 802              		.loc 1 337 30 is_stmt 0 view .LVU204
 803 0072 2023     		movs	r3, #32
 804 0074 8361     		str	r3, [r0, #24]
 338:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 805              		.loc 1 338 5 is_stmt 1 view .LVU205
 338:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 806              		.loc 1 338 34 is_stmt 0 view .LVU206
 807 0076 4FF48053 		mov	r3, #4096
 808 007a C361     		str	r3, [r0, #28]
 339:Core/Src/stm32f3xx_hal_msp.c ****     {
 809              		.loc 1 339 5 is_stmt 1 view .LVU207
 339:Core/Src/stm32f3xx_hal_msp.c ****     {
 810              		.loc 1 339 9 is_stmt 0 view .LVU208
 811 007c FFF7FEFF 		bl	HAL_DMA_Init
 812              	.LVL39:
 339:Core/Src/stm32f3xx_hal_msp.c ****     {
 813              		.loc 1 339 8 view .LVU209
 814 0080 58B9     		cbnz	r0, .L58
 815              	.L55:
 344:Core/Src/stm32f3xx_hal_msp.c **** 
 816              		.loc 1 344 5 is_stmt 1 view .LVU210
 344:Core/Src/stm32f3xx_hal_msp.c **** 
 817              		.loc 1 344 5 view .LVU211
 818 0082 094B     		ldr	r3, .L59+8
 819 0084 2367     		str	r3, [r4, #112]
 344:Core/Src/stm32f3xx_hal_msp.c **** 
 820              		.loc 1 344 5 view .LVU212
 821 0086 5C62     		str	r4, [r3, #36]
 344:Core/Src/stm32f3xx_hal_msp.c **** 
 822              		.loc 1 344 5 view .LVU213
 347:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 823              		.loc 1 347 5 view .LVU214
 824 0088 0022     		movs	r2, #0
 825 008a 1146     		mov	r1, r2
 826 008c 2620     		movs	r0, #38
 827 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 828              	.LVL40:
 348:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 829              		.loc 1 348 5 view .LVU215
 830 0092 2620     		movs	r0, #38
 831 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 832              	.LVL41:
 833              		.loc 1 354 1 is_stmt 0 view .LVU216
 834 0098 BEE7     		b	.L53
 835              	.L58:
 341:Core/Src/stm32f3xx_hal_msp.c ****     }
 836              		.loc 1 341 7 is_stmt 1 view .LVU217
 837 009a FFF7FEFF 		bl	Error_Handler
 838              	.LVL42:
 839 009e F0E7     		b	.L55
 840              	.L60:
 841              		.align	2
 842              	.L59:
 843 00a0 00440040 		.word	1073759232
 844 00a4 00040048 		.word	1207960576
ARM GAS  /tmp/ccrC6uYX.s 			page 24


 845 00a8 00000000 		.word	hdma_usart2_rx
 846 00ac 6C000240 		.word	1073873004
 847              		.cfi_endproc
 848              	.LFE131:
 850              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 851              		.align	1
 852              		.global	HAL_UART_MspDeInit
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	HAL_UART_MspDeInit:
 858              	.LVL43:
 859              	.LFB132:
 355:Core/Src/stm32f3xx_hal_msp.c **** 
 356:Core/Src/stm32f3xx_hal_msp.c **** /**
 357:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 358:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 359:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 360:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 361:Core/Src/stm32f3xx_hal_msp.c **** */
 362:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 363:Core/Src/stm32f3xx_hal_msp.c **** {
 860              		.loc 1 363 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 364:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 864              		.loc 1 364 3 view .LVU219
 865              		.loc 1 364 11 is_stmt 0 view .LVU220
 866 0000 0268     		ldr	r2, [r0]
 867              		.loc 1 364 5 view .LVU221
 868 0002 0B4B     		ldr	r3, .L68
 869 0004 9A42     		cmp	r2, r3
 870 0006 00D0     		beq	.L67
 871 0008 7047     		bx	lr
 872              	.L67:
 363:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 873              		.loc 1 363 1 view .LVU222
 874 000a 10B5     		push	{r4, lr}
 875              	.LCFI24:
 876              		.cfi_def_cfa_offset 8
 877              		.cfi_offset 4, -8
 878              		.cfi_offset 14, -4
 879 000c 0446     		mov	r4, r0
 365:Core/Src/stm32f3xx_hal_msp.c ****   {
 366:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 367:Core/Src/stm32f3xx_hal_msp.c **** 
 368:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 369:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 370:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 880              		.loc 1 370 5 is_stmt 1 view .LVU223
 881 000e 094A     		ldr	r2, .L68+4
 882 0010 D369     		ldr	r3, [r2, #28]
 883 0012 23F40033 		bic	r3, r3, #131072
 884 0016 D361     		str	r3, [r2, #28]
 371:Core/Src/stm32f3xx_hal_msp.c **** 
 372:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/ccrC6uYX.s 			page 25


 373:Core/Src/stm32f3xx_hal_msp.c ****     PB3     ------> USART2_TX
 374:Core/Src/stm32f3xx_hal_msp.c ****     PB4     ------> USART2_RX
 375:Core/Src/stm32f3xx_hal_msp.c ****     */
 376:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 885              		.loc 1 376 5 view .LVU224
 886 0018 1821     		movs	r1, #24
 887 001a 0748     		ldr	r0, .L68+8
 888              	.LVL44:
 889              		.loc 1 376 5 is_stmt 0 view .LVU225
 890 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 891              	.LVL45:
 377:Core/Src/stm32f3xx_hal_msp.c **** 
 378:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 DMA DeInit */
 379:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 892              		.loc 1 379 5 is_stmt 1 view .LVU226
 893 0020 206F     		ldr	r0, [r4, #112]
 894 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 895              	.LVL46:
 380:Core/Src/stm32f3xx_hal_msp.c **** 
 381:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 382:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 896              		.loc 1 382 5 view .LVU227
 897 0026 2620     		movs	r0, #38
 898 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 899              	.LVL47:
 383:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 384:Core/Src/stm32f3xx_hal_msp.c **** 
 385:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 386:Core/Src/stm32f3xx_hal_msp.c ****   }
 387:Core/Src/stm32f3xx_hal_msp.c **** 
 388:Core/Src/stm32f3xx_hal_msp.c **** }
 900              		.loc 1 388 1 is_stmt 0 view .LVU228
 901 002c 10BD     		pop	{r4, pc}
 902              	.LVL48:
 903              	.L69:
 904              		.loc 1 388 1 view .LVU229
 905 002e 00BF     		.align	2
 906              	.L68:
 907 0030 00440040 		.word	1073759232
 908 0034 00100240 		.word	1073876992
 909 0038 00040048 		.word	1207960576
 910              		.cfi_endproc
 911              	.LFE132:
 913              		.text
 914              	.Letext0:
 915              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 916              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 917              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 918              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 919              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 920              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 921              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 922              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 923              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 924              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 925              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 926              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccrC6uYX.s 			page 26


ARM GAS  /tmp/ccrC6uYX.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccrC6uYX.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccrC6uYX.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccrC6uYX.s:82     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:88     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccrC6uYX.s:192    .text.HAL_I2C_MspInit:000000000000005c $d
     /tmp/ccrC6uYX.s:199    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:205    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccrC6uYX.s:250    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccrC6uYX.s:257    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:263    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccrC6uYX.s:366    .text.HAL_SPI_MspInit:0000000000000064 $d
     /tmp/ccrC6uYX.s:371    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:377    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccrC6uYX.s:420    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/ccrC6uYX.s:426    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:432    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccrC6uYX.s:493    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccrC6uYX.s:498    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:504    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccrC6uYX.s:613    .text.HAL_TIM_MspPostInit:0000000000000068 $d
     /tmp/ccrC6uYX.s:618    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:624    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccrC6uYX.s:666    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccrC6uYX.s:672    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:678    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccrC6uYX.s:843    .text.HAL_UART_MspInit:00000000000000a0 $d
     /tmp/ccrC6uYX.s:851    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccrC6uYX.s:857    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccrC6uYX.s:907    .text.HAL_UART_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_usart2_rx
HAL_DMA_DeInit
