
C:\Users\Bartosz\Atollic\TrueSTUDIO\ARM_workspace_8.0\SysHandler\Debug\SysHandler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006418  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007d30  080065c4  080065c4  000165c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800e2f4  0800e2f4  0001e2f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800e2f8  0800e2f8  0001e2f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000e4  20000000  0800e2fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200e4  2**0
                  CONTENTS
  7 .bss          0000eb28  200000e4  200000e4  000200e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000ec0c  2000ec0c  000200e4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011d3f  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002f32  00000000  00000000  00031e53  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f98  00000000  00000000  00034d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00006da0  00000000  00000000  00035d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000059fa  00000000  00000000  0003cac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000424ba  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000dd0  00000000  00000000  00042538  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00004260  00000000  00000000  00043308  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00047568  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000e4 	.word	0x200000e4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080065ac 	.word	0x080065ac

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000e8 	.word	0x200000e8
 80001e8:	080065ac 	.word	0x080065ac

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2f>:
 8000980:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000984:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000988:	bf24      	itt	cs
 800098a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800098e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000992:	d90d      	bls.n	80009b0 <__aeabi_d2f+0x30>
 8000994:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000998:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800099c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009a8:	bf08      	it	eq
 80009aa:	f020 0001 	biceq.w	r0, r0, #1
 80009ae:	4770      	bx	lr
 80009b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009b4:	d121      	bne.n	80009fa <__aeabi_d2f+0x7a>
 80009b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ba:	bfbc      	itt	lt
 80009bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009c0:	4770      	bxlt	lr
 80009c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ca:	f1c2 0218 	rsb	r2, r2, #24
 80009ce:	f1c2 0c20 	rsb	ip, r2, #32
 80009d2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009d6:	fa20 f002 	lsr.w	r0, r0, r2
 80009da:	bf18      	it	ne
 80009dc:	f040 0001 	orrne.w	r0, r0, #1
 80009e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009e8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009ec:	ea40 000c 	orr.w	r0, r0, ip
 80009f0:	fa23 f302 	lsr.w	r3, r3, r2
 80009f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009f8:	e7cc      	b.n	8000994 <__aeabi_d2f+0x14>
 80009fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009fe:	d107      	bne.n	8000a10 <__aeabi_d2f+0x90>
 8000a00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a04:	bf1e      	ittt	ne
 8000a06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a0e:	4770      	bxne	lr
 8000a10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <arm_sqrt_f32>:
   */

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	ed87 0a01 	vstr	s0, [r7, #4]
 8000a2a:	6038      	str	r0, [r7, #0]
    if(in > 0)
 8000a2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a38:	dd0a      	ble.n	8000a50 <arm_sqrt_f32+0x30>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8000a3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000a3e:	f005 fd15 	bl	800646c <sqrtf>
 8000a42:	eef0 7a40 	vmov.f32	s15, s0
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	e005      	b.n	8000a5c <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	f04f 0200 	mov.w	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000a58:	f04f 33ff 	mov.w	r3, #4294967295
    }

  }
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2u;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	61fb      	str	r3, [r7, #28]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.   
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8000a76:	e082      	b.n	8000b7e <arm_cmplx_mag_f32+0x11a>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	1d1a      	adds	r2, r3, #4
 8000a7c:	60fa      	str	r2, [r7, #12]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	1d1a      	adds	r2, r3, #4
 8000a86:	60fa      	str	r2, [r7, #12]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8000a8c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000a90:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a98:	edd7 6a05 	vldr	s13, [r7, #20]
 8000a9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	1d1a      	adds	r2, r3, #4
 8000aac:	60ba      	str	r2, [r7, #8]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ab4:	f7ff ffb4 	bl	8000a20 <arm_sqrt_f32>

    realIn = *pSrc++;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	1d1a      	adds	r2, r3, #4
 8000abc:	60fa      	str	r2, [r7, #12]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	1d1a      	adds	r2, r3, #4
 8000ac6:	60fa      	str	r2, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8000acc:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ad0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ad4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ad8:	edd7 6a05 	vldr	s13, [r7, #20]
 8000adc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	1d1a      	adds	r2, r3, #4
 8000aec:	60ba      	str	r2, [r7, #8]
 8000aee:	4618      	mov	r0, r3
 8000af0:	eeb0 0a67 	vmov.f32	s0, s15
 8000af4:	f7ff ff94 	bl	8000a20 <arm_sqrt_f32>

    realIn = *pSrc++;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	1d1a      	adds	r2, r3, #4
 8000afc:	60fa      	str	r2, [r7, #12]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	1d1a      	adds	r2, r3, #4
 8000b06:	60fa      	str	r2, [r7, #12]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8000b0c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000b10:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a05 	vldr	s13, [r7, #20]
 8000b1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1d1a      	adds	r2, r3, #4
 8000b2c:	60ba      	str	r2, [r7, #8]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	eeb0 0a67 	vmov.f32	s0, s15
 8000b34:	f7ff ff74 	bl	8000a20 <arm_sqrt_f32>

    realIn = *pSrc++;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	1d1a      	adds	r2, r3, #4
 8000b3c:	60fa      	str	r2, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	1d1a      	adds	r2, r3, #4
 8000b46:	60fa      	str	r2, [r7, #12]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8000b4c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000b50:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b58:	edd7 6a05 	vldr	s13, [r7, #20]
 8000b5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	1d1a      	adds	r2, r3, #4
 8000b6c:	60ba      	str	r2, [r7, #8]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	eeb0 0a67 	vmov.f32	s0, s15
 8000b74:	f7ff ff54 	bl	8000a20 <arm_sqrt_f32>


    /* Decrement the loop counter */
    blkCnt--;
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	f47f af79 	bne.w	8000a78 <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.   
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	61fb      	str	r3, [r7, #28]

  while(blkCnt > 0u)
 8000b8e:	e022      	b.n	8000bd6 <arm_cmplx_mag_f32+0x172>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	1d1a      	adds	r2, r3, #4
 8000b94:	60fa      	str	r2, [r7, #12]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	1d1a      	adds	r2, r3, #4
 8000b9e:	60fa      	str	r2, [r7, #12]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8000ba4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ba8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000bac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bb0:	edd7 6a05 	vldr	s13, [r7, #20]
 8000bb4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	1d1a      	adds	r2, r3, #4
 8000bc4:	60ba      	str	r2, [r7, #8]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bcc:	f7ff ff28 	bl	8000a20 <arm_sqrt_f32>

    /* Decrement the loop counter */
    blkCnt--;
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1d9      	bne.n	8000b90 <arm_cmplx_mag_f32+0x12c>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0 */

}
 8000bdc:	bf00      	nop
 8000bde:	3720      	adds	r7, #32
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b089      	sub	sp, #36	; 0x24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
 8000bf0:	603b      	str	r3, [r7, #0]
  float32_t maxVal, out;                         /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex;                     /* loop counter */

  /* Initialise the index value to zero. */
  outIndex = 0u;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	1d1a      	adds	r2, r3, #4
 8000bfa:	60fa      	str	r2, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	61fb      	str	r3, [r7, #28]

  /* Loop over blockSize number of values */
  blkCnt = (blockSize - 1u);
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	61bb      	str	r3, [r7, #24]
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal = *pSrc++;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	1d1a      	adds	r2, r3, #4
 8000c0a:	60fa      	str	r2, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal)
 8000c10:	ed97 7a07 	vldr	s14, [r7, #28]
 8000c14:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c20:	d505      	bpl.n	8000c2e <arm_max_f32+0x4a>
    {
      /* Update the maximum value and it's index */
      out = maxVal;
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	61fb      	str	r3, [r7, #28]
      outIndex = blockSize - blkCnt;
 8000c26:	68ba      	ldr	r2, [r7, #8]
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	617b      	str	r3, [r7, #20]
    }
    /* Decrement the loop counter */
    blkCnt--;
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	61bb      	str	r3, [r7, #24]

  } while(blkCnt > 0u);
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1e5      	bne.n	8000c06 <arm_max_f32+0x22>

#endif /* #ifndef ARM_MATH_CM0 */


  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	69fa      	ldr	r2, [r7, #28]
 8000c3e:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	601a      	str	r2, [r3, #0]
}
 8000c46:	bf00      	nop
 8000c48:	3724      	adds	r7, #36	; 0x24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <arm_radix4_butterfly_f32>:
void arm_radix4_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b09d      	sub	sp, #116	; 0x74
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	60f8      	str	r0, [r7, #12]
 8000c5a:	607a      	str	r2, [r7, #4]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	460b      	mov	r3, r1
 8000c60:	817b      	strh	r3, [r7, #10]
 8000c62:	4613      	mov	r3, r2
 8000c64:	813b      	strh	r3, [r7, #8]
#ifndef ARM_MATH_CM0

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  /*  Initializations for the first stage */
  n2 = fftLen;
 8000c66:	897b      	ldrh	r3, [r7, #10]
 8000c68:	667b      	str	r3, [r7, #100]	; 0x64
  n1 = n2;
 8000c6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c6c:	65bb      	str	r3, [r7, #88]	; 0x58

  /* n2 = fftLen/4 */
  n2 >>= 2u;
 8000c6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c70:	089b      	lsrs	r3, r3, #2
 8000c72:	667b      	str	r3, [r7, #100]	; 0x64
  i0 = 0u;
 8000c74:	2300      	movs	r3, #0
 8000c76:	66bb      	str	r3, [r7, #104]	; 0x68
  ia1 = 0u;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	66fb      	str	r3, [r7, #108]	; 0x6c

  j = n2;
 8000c7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c7e:	663b      	str	r3, [r7, #96]	; 0x60
  /*  Calculation of first stage */
  do
  {
    /*  index calculation for the input as, */
    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
    i1 = i0 + n2;
 8000c80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000c82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c84:	4413      	add	r3, r2
 8000c86:	657b      	str	r3, [r7, #84]	; 0x54
    i2 = i1 + n2;
 8000c88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000c8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c8c:	4413      	add	r3, r2
 8000c8e:	653b      	str	r3, [r7, #80]	; 0x50
    i3 = i2 + n2;
 8000c90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000c92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c94:	4413      	add	r3, r2
 8000c96:	64fb      	str	r3, [r7, #76]	; 0x4c

    /*  Butterfly implementation */

    /* xa + xc */
    r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
 8000c98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	ed93 7a00 	vldr	s14, [r3]
 8000ca4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ca6:	00db      	lsls	r3, r3, #3
 8000ca8:	68fa      	ldr	r2, [r7, #12]
 8000caa:	4413      	add	r3, r2
 8000cac:	edd3 7a00 	vldr	s15, [r3]
 8000cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* xa - xc */
    r2 = pSrc[2u * i0] - pSrc[2u * i2];
 8000cb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000cba:	00db      	lsls	r3, r3, #3
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	ed93 7a00 	vldr	s14, [r3]
 8000cc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000cc6:	00db      	lsls	r3, r3, #3
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	4413      	add	r3, r2
 8000ccc:	edd3 7a00 	vldr	s15, [r3]
 8000cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cd4:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* ya + yc */
    s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 8000cd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	3304      	adds	r3, #4
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	ed93 7a00 	vldr	s14, [r3]
 8000ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	3304      	adds	r3, #4
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	4413      	add	r3, r2
 8000cf0:	edd3 7a00 	vldr	s15, [r3]
 8000cf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cf8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* ya - yc */
    s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 8000cfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	3304      	adds	r3, #4
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	4413      	add	r3, r2
 8000d06:	ed93 7a00 	vldr	s14, [r3]
 8000d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	3304      	adds	r3, #4
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	4413      	add	r3, r2
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d1c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xb + xd */
    t1 = pSrc[2u * i1] + pSrc[2u * i3];
 8000d20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d22:	00db      	lsls	r3, r3, #3
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	ed93 7a00 	vldr	s14, [r3]
 8000d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	edd3 7a00 	vldr	s15, [r3]
 8000d38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d3c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xa' = xa + xb + xc + xd */
    pSrc[2u * i0] = r1 + t1;
 8000d40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000d4c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d54:	edc3 7a00 	vstr	s15, [r3]

    /* (xa + xc) - (xb + xd) */
    r1 = r1 - t1;
 8000d58:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000d5c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000d60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d64:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* yb + yd */
    t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 8000d68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	4413      	add	r3, r2
 8000d72:	ed93 7a00 	vldr	s14, [r3]
 8000d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	3304      	adds	r3, #4
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	edd3 7a00 	vldr	s15, [r3]
 8000d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d88:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* ya' = ya + yb + yc + yd */
    pSrc[(2u * i0) + 1u] = s1 + t2;
 8000d8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000d8e:	00db      	lsls	r3, r3, #3
 8000d90:	3304      	adds	r3, #4
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	4413      	add	r3, r2
 8000d96:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000d9a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da2:	edc3 7a00 	vstr	s15, [r3]

    /* (ya + yc) - (yb + yd) */
    s1 = s1 - t2;
 8000da6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000daa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000db2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* yb - yd */
    t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 8000db6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	3304      	adds	r3, #4
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	ed93 7a00 	vldr	s14, [r3]
 8000dc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	3304      	adds	r3, #4
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	4413      	add	r3, r2
 8000dce:	edd3 7a00 	vldr	s15, [r3]
 8000dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dd6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xb - xd */
    t2 = pSrc[2u * i1] - pSrc[2u * i3];
 8000dda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	4413      	add	r3, r2
 8000de2:	ed93 7a00 	vldr	s14, [r3]
 8000de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	4413      	add	r3, r2
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000df6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /*  index calculation for the coefficients */
    ia2 = ia1 + ia1;
 8000dfa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dfe:	4413      	add	r3, r2
 8000e00:	633b      	str	r3, [r7, #48]	; 0x30
    co2 = pCoef[ia2 * 2u];
 8000e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    si2 = pCoef[(ia2 * 2u) + 1u];
 8000e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	3304      	adds	r3, #4
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	4413      	add	r3, r2
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
    pSrc[2u * i1] = (r1 * co2) + (s1 * si2);
 8000e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e1e:	00db      	lsls	r3, r3, #3
 8000e20:	68fa      	ldr	r2, [r7, #12]
 8000e22:	4413      	add	r3, r2
 8000e24:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000e28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e30:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8000e34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000e38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e40:	edc3 7a00 	vstr	s15, [r3]

    /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
    pSrc[(2u * i1) + 1u] = (s1 * co2) - (r1 * si2);
 8000e44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e46:	00db      	lsls	r3, r3, #3
 8000e48:	3304      	adds	r3, #4
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000e52:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e5a:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8000e5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e6a:	edc3 7a00 	vstr	s15, [r3]

    /* (xa - xc) + (yb - yd) */
    r1 = r2 + t1;
 8000e6e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000e72:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e7a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* (xa - xc) - (yb - yd) */
    r2 = r2 - t1;
 8000e7e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000e82:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e8a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* (ya - yc) - (xb - xd) */
    s1 = s2 - t2;
 8000e8e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000e92:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e9a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (ya - yc) + (xb - xd) */
    s2 = s2 + t2;
 8000e9e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000ea2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000ea6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eaa:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    co1 = pCoef[ia1 * 2u];
 8000eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
    si1 = pCoef[(ia1 * 2u) + 1u];
 8000eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ebc:	00db      	lsls	r3, r3, #3
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	623b      	str	r3, [r7, #32]

    /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
    pSrc[2u * i2] = (r1 * co1) + (s1 * si1);
 8000ec8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	4413      	add	r3, r2
 8000ed0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000ed4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000ed8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000edc:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8000ee0:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eec:	edc3 7a00 	vstr	s15, [r3]

    /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
    pSrc[(2u * i2) + 1u] = (s1 * co1) - (r1 * si1);
 8000ef0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	4413      	add	r3, r2
 8000efa:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000efe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f06:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8000f0a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f16:	edc3 7a00 	vstr	s15, [r3]

    /*  index calculation for the coefficients */
    ia3 = ia2 + ia1;
 8000f1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f1e:	4413      	add	r3, r2
 8000f20:	61fb      	str	r3, [r7, #28]
    co3 = pCoef[ia3 * 2u];
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	61bb      	str	r3, [r7, #24]
    si3 = pCoef[(ia3 * 2u) + 1u];
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	3304      	adds	r3, #4
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	4413      	add	r3, r2
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	617b      	str	r3, [r7, #20]


    /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
    pSrc[2u * i3] = (r2 * co3) + (s2 * si3);
 8000f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000f48:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f50:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8000f54:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f60:	edc3 7a00 	vstr	s15, [r3]

    /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
    pSrc[(2u * i3) + 1u] = (s2 * co3) - (r2 * si3);
 8000f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f66:	00db      	lsls	r3, r3, #3
 8000f68:	3304      	adds	r3, #4
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000f72:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f7a:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8000f7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8a:	edc3 7a00 	vstr	s15, [r3]

    /*  Twiddle coefficients index modifier */
    ia1 = ia1 + twidCoefModifier;
 8000f8e:	893b      	ldrh	r3, [r7, #8]
 8000f90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000f92:	4413      	add	r3, r2
 8000f94:	66fb      	str	r3, [r7, #108]	; 0x6c

    /*  Updating input index */
    i0 = i0 + 1u;
 8000f96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f98:	3301      	adds	r3, #1
 8000f9a:	66bb      	str	r3, [r7, #104]	; 0x68

  }
  while(--j);
 8000f9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	663b      	str	r3, [r7, #96]	; 0x60
 8000fa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f47f ae6b 	bne.w	8000c80 <arm_radix4_butterfly_f32+0x2e>

  twidCoefModifier <<= 2u;
 8000faa:	893b      	ldrh	r3, [r7, #8]
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	813b      	strh	r3, [r7, #8]

  /*  Calculation of second stage to excluding last stage */
  for (k = fftLen / 4; k > 4u; k >>= 2u)
 8000fb0:	897b      	ldrh	r3, [r7, #10]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000fb8:	e1af      	b.n	800131a <arm_radix4_butterfly_f32+0x6c8>
  {
    /*  Initializations for the first stage */
    n1 = n2;
 8000fba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fbc:	65bb      	str	r3, [r7, #88]	; 0x58
    n2 >>= 2u;
 8000fbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	667b      	str	r3, [r7, #100]	; 0x64
    ia1 = 0u;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /*  Calculation of first stage */
    for (j = 0u; j <= (n2 - 1u); j++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	663b      	str	r3, [r7, #96]	; 0x60
 8000fcc:	e199      	b.n	8001302 <arm_radix4_butterfly_f32+0x6b0>
    {
      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
 8000fce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fd2:	4413      	add	r3, r2
 8000fd4:	633b      	str	r3, [r7, #48]	; 0x30
      ia3 = ia2 + ia1;
 8000fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fda:	4413      	add	r3, r2
 8000fdc:	61fb      	str	r3, [r7, #28]
      co1 = pCoef[ia1 * 2u];
 8000fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	627b      	str	r3, [r7, #36]	; 0x24
      si1 = pCoef[(ia1 * 2u) + 1u];
 8000fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	3304      	adds	r3, #4
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	623b      	str	r3, [r7, #32]
      co2 = pCoef[ia2 * 2u];
 8000ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	4413      	add	r3, r2
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	62fb      	str	r3, [r7, #44]	; 0x2c
      si2 = pCoef[(ia2 * 2u) + 1u];
 8001004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001006:	00db      	lsls	r3, r3, #3
 8001008:	3304      	adds	r3, #4
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	62bb      	str	r3, [r7, #40]	; 0x28
      co3 = pCoef[ia3 * 2u];
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	61bb      	str	r3, [r7, #24]
      si3 = pCoef[(ia3 * 2u) + 1u];
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	3304      	adds	r3, #4
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	4413      	add	r3, r2
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	617b      	str	r3, [r7, #20]

      /*  Twiddle coefficients index modifier */
      ia1 = ia1 + twidCoefModifier;
 800102c:	893b      	ldrh	r3, [r7, #8]
 800102e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001030:	4413      	add	r3, r2
 8001032:	66fb      	str	r3, [r7, #108]	; 0x6c

      for (i0 = j; i0 < fftLen; i0 += n1)
 8001034:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001036:	66bb      	str	r3, [r7, #104]	; 0x68
 8001038:	e15b      	b.n	80012f2 <arm_radix4_butterfly_f32+0x6a0>
      {
        /*  index calculation for the input as, */
        /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
        i1 = i0 + n2;
 800103a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800103c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800103e:	4413      	add	r3, r2
 8001040:	657b      	str	r3, [r7, #84]	; 0x54
        i2 = i1 + n2;
 8001042:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001044:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001046:	4413      	add	r3, r2
 8001048:	653b      	str	r3, [r7, #80]	; 0x50
        i3 = i2 + n2;
 800104a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800104c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800104e:	4413      	add	r3, r2
 8001050:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* xa + xc */
        r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
 8001052:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	4413      	add	r3, r2
 800105a:	ed93 7a00 	vldr	s14, [r3]
 800105e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	4413      	add	r3, r2
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800106e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* xa - xc */
        r2 = pSrc[(2u * i0)] - pSrc[(2u * i2)];
 8001072:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	ed93 7a00 	vldr	s14, [r3]
 800107e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	4413      	add	r3, r2
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

        /* ya + yc */
        s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 8001092:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001094:	00db      	lsls	r3, r3, #3
 8001096:	3304      	adds	r3, #4
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	ed93 7a00 	vldr	s14, [r3]
 80010a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	3304      	adds	r3, #4
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	4413      	add	r3, r2
 80010aa:	edd3 7a00 	vldr	s15, [r3]
 80010ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* ya - yc */
        s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 80010b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	3304      	adds	r3, #4
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	4413      	add	r3, r2
 80010c0:	ed93 7a00 	vldr	s14, [r3]
 80010c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	3304      	adds	r3, #4
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4413      	add	r3, r2
 80010ce:	edd3 7a00 	vldr	s15, [r3]
 80010d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        /* xb + xd */
        t1 = pSrc[2u * i1] + pSrc[2u * i3];
 80010da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	4413      	add	r3, r2
 80010e2:	ed93 7a00 	vldr	s14, [r3]
 80010e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	4413      	add	r3, r2
 80010ee:	edd3 7a00 	vldr	s15, [r3]
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        /* xa' = xa + xb + xc + xd */
        pSrc[2u * i0] = r1 + t1;
 80010fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4413      	add	r3, r2
 8001102:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001106:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800110a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800110e:	edc3 7a00 	vstr	s15, [r3]

        /* xa + xc -(xb + xd) */
        r1 = r1 - t1;
 8001112:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001116:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800111a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800111e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* yb + yd */
        t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 8001122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	3304      	adds	r3, #4
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	ed93 7a00 	vldr	s14, [r3]
 8001130:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	3304      	adds	r3, #4
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	4413      	add	r3, r2
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001142:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        /* ya' = ya + yb + yc + yd */
        pSrc[(2u * i0) + 1u] = s1 + t2;
 8001146:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	3304      	adds	r3, #4
 800114c:	68fa      	ldr	r2, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001154:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800115c:	edc3 7a00 	vstr	s15, [r3]

        /* (ya + yc) - (yb + yd) */
        s1 = s1 - t2;
 8001160:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001164:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800116c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* (yb - yd) */
        t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 8001170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	3304      	adds	r3, #4
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	4413      	add	r3, r2
 800117a:	ed93 7a00 	vldr	s14, [r3]
 800117e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	3304      	adds	r3, #4
 8001184:	68fa      	ldr	r2, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	edd3 7a00 	vldr	s15, [r3]
 800118c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001190:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        /* (xb - xd) */
        t2 = pSrc[2u * i1] - pSrc[2u * i3];
 8001194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	ed93 7a00 	vldr	s14, [r3]
 80011a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	edd3 7a00 	vldr	s15, [r3]
 80011ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b0:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
        pSrc[2u * i1] = (r1 * co2) + (s1 * si2);
 80011b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	68fa      	ldr	r2, [r7, #12]
 80011ba:	4413      	add	r3, r2
 80011bc:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80011c0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c8:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80011cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d8:	edc3 7a00 	vstr	s15, [r3]

        /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
        pSrc[(2u * i1) + 1u] = (s1 * co2) - (r1 * si2);
 80011dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	3304      	adds	r3, #4
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	4413      	add	r3, r2
 80011e6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80011ea:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f2:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80011f6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001202:	edc3 7a00 	vstr	s15, [r3]

        /* (xa - xc) + (yb - yd) */
        r1 = r2 + t1;
 8001206:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800120a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800120e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001212:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* (xa - xc) - (yb - yd) */
        r2 = r2 - t1;
 8001216:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800121a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800121e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001222:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

        /* (ya - yc) -  (xb - xd) */
        s1 = s2 - t2;
 8001226:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800122a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800122e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001232:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* (ya - yc) +  (xb - xd) */
        s2 = s2 + t2;
 8001236:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800123a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800123e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001242:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
        pSrc[2u * i2] = (r1 * co1) + (s1 * si1);
 8001246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001248:	00db      	lsls	r3, r3, #3
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4413      	add	r3, r2
 800124e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001252:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001256:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125a:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800125e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	edc3 7a00 	vstr	s15, [r3]

        /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
        pSrc[(2u * i2) + 1u] = (s1 * co1) - (r1 * si1);
 800126e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001270:	00db      	lsls	r3, r3, #3
 8001272:	3304      	adds	r3, #4
 8001274:	68fa      	ldr	r2, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800127c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001280:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001284:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001288:	edd7 7a08 	vldr	s15, [r7, #32]
 800128c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001294:	edc3 7a00 	vstr	s15, [r3]

        /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
        pSrc[2u * i3] = (r2 * co3) + (s2 * si3);
 8001298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800129a:	00db      	lsls	r3, r3, #3
 800129c:	68fa      	ldr	r2, [r7, #12]
 800129e:	4413      	add	r3, r2
 80012a0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80012a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80012a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ac:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80012b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012bc:	edc3 7a00 	vstr	s15, [r3]

        /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
        pSrc[(2u * i3) + 1u] = (s2 * co3) - (r2 * si3);
 80012c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	3304      	adds	r3, #4
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	4413      	add	r3, r2
 80012ca:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80012ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80012d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012d6:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80012da:	edd7 7a05 	vldr	s15, [r7, #20]
 80012de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e6:	edc3 7a00 	vstr	s15, [r3]
      for (i0 = j; i0 < fftLen; i0 += n1)
 80012ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80012ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012ee:	4413      	add	r3, r2
 80012f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80012f2:	897a      	ldrh	r2, [r7, #10]
 80012f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012f6:	429a      	cmp	r2, r3
 80012f8:	f63f ae9f 	bhi.w	800103a <arm_radix4_butterfly_f32+0x3e8>
    for (j = 0u; j <= (n2 - 1u); j++)
 80012fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012fe:	3301      	adds	r3, #1
 8001300:	663b      	str	r3, [r7, #96]	; 0x60
 8001302:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001304:	1e5a      	subs	r2, r3, #1
 8001306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001308:	429a      	cmp	r2, r3
 800130a:	f4bf ae60 	bcs.w	8000fce <arm_radix4_butterfly_f32+0x37c>
      }
    }
    twidCoefModifier <<= 2u;
 800130e:	893b      	ldrh	r3, [r7, #8]
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	813b      	strh	r3, [r7, #8]
  for (k = fftLen / 4; k > 4u; k >>= 2u)
 8001314:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001316:	089b      	lsrs	r3, r3, #2
 8001318:	65fb      	str	r3, [r7, #92]	; 0x5c
 800131a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800131c:	2b04      	cmp	r3, #4
 800131e:	f63f ae4c 	bhi.w	8000fba <arm_radix4_butterfly_f32+0x368>
  }

  /*  Initializations of last stage */
  n1 = n2;
 8001322:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001324:	65bb      	str	r3, [r7, #88]	; 0x58
  n2 >>= 2u;
 8001326:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	667b      	str	r3, [r7, #100]	; 0x64

  /*  Calculations of last stage */
  for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
 800132c:	2300      	movs	r3, #0
 800132e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001330:	e107      	b.n	8001542 <arm_radix4_butterfly_f32+0x8f0>
  {
    /*  index calculation for the input as, */
    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
    i1 = i0 + n2;
 8001332:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001336:	4413      	add	r3, r2
 8001338:	657b      	str	r3, [r7, #84]	; 0x54
    i2 = i1 + n2;
 800133a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800133c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800133e:	4413      	add	r3, r2
 8001340:	653b      	str	r3, [r7, #80]	; 0x50
    i3 = i2 + n2;
 8001342:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001344:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001346:	4413      	add	r3, r2
 8001348:	64fb      	str	r3, [r7, #76]	; 0x4c

    /*  Butterfly implementation */

    /* xa + xb */
    r1 = pSrc[2u * i0] + pSrc[2u * i2];
 800134a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	4413      	add	r3, r2
 8001352:	ed93 7a00 	vldr	s14, [r3]
 8001356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	4413      	add	r3, r2
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* xa - xb */
    r2 = pSrc[2u * i0] - pSrc[2u * i2];
 800136a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	4413      	add	r3, r2
 8001372:	ed93 7a00 	vldr	s14, [r3]
 8001376:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001386:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* ya + yc */
    s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 800138a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	3304      	adds	r3, #4
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	4413      	add	r3, r2
 8001394:	ed93 7a00 	vldr	s14, [r3]
 8001398:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	3304      	adds	r3, #4
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	4413      	add	r3, r2
 80013a2:	edd3 7a00 	vldr	s15, [r3]
 80013a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013aa:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* ya - yc */
    s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 80013ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	3304      	adds	r3, #4
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	4413      	add	r3, r2
 80013b8:	ed93 7a00 	vldr	s14, [r3]
 80013bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	3304      	adds	r3, #4
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4413      	add	r3, r2
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ce:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xc + xd */
    t1 = pSrc[2u * i1] + pSrc[2u * i3];
 80013d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4413      	add	r3, r2
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	4413      	add	r3, r2
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xa' = xa + xb + xc + xd */
    pSrc[2u * i0] = r1 + t1;
 80013f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80013fe:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001406:	edc3 7a00 	vstr	s15, [r3]

    /* (xa + xb) - (xc + xd) */
    r1 = r1 - t1;
 800140a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800140e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001412:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001416:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* yb + yd */
    t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 800141a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	3304      	adds	r3, #4
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	4413      	add	r3, r2
 8001424:	ed93 7a00 	vldr	s14, [r3]
 8001428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	3304      	adds	r3, #4
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	4413      	add	r3, r2
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* ya' = ya + yb + yc + yd */
    pSrc[(2u * i0) + 1u] = s1 + t2;
 800143e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	3304      	adds	r3, #4
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	4413      	add	r3, r2
 8001448:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800144c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001454:	edc3 7a00 	vstr	s15, [r3]

    /* (ya + yc) - (yb + yd) */
    s1 = s1 - t2;
 8001458:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800145c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001464:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (yb-yd) */
    t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 8001468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	3304      	adds	r3, #4
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	4413      	add	r3, r2
 8001472:	ed93 7a00 	vldr	s14, [r3]
 8001476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	3304      	adds	r3, #4
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	4413      	add	r3, r2
 8001480:	edd3 7a00 	vldr	s15, [r3]
 8001484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001488:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* (xb-xd) */
    t2 = pSrc[2u * i1] - pSrc[2u * i3];
 800148c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	68fa      	ldr	r2, [r7, #12]
 8001492:	4413      	add	r3, r2
 8001494:	ed93 7a00 	vldr	s14, [r3]
 8001498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4413      	add	r3, r2
 80014a0:	edd3 7a00 	vldr	s15, [r3]
 80014a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
    pSrc[2u * i1] = r1;
 80014ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	4413      	add	r3, r2
 80014b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80014b6:	601a      	str	r2, [r3, #0]

    /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
    pSrc[(2u * i1) + 1u] = s1;
 80014b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	3304      	adds	r3, #4
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	4413      	add	r3, r2
 80014c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80014c4:	601a      	str	r2, [r3, #0]

    /* (xa+yb-xc-yd) */
    r1 = r2 + t1;
 80014c6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80014ca:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80014ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* (xa-yb-xc+yd) */
    r2 = r2 - t1;
 80014d6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80014da:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80014de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* (ya-xb-yc+xd) */
    s1 = s2 - t2;
 80014e6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014ea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80014ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (ya+xb-yc-xd) */
    s2 = s2 + t2;
 80014f6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014fa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80014fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001502:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
    pSrc[2u * i2] = r1;
 8001506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	4413      	add	r3, r2
 800150e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001510:	601a      	str	r2, [r3, #0]

    /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
    pSrc[(2u * i2) + 1u] = s1;
 8001512:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	3304      	adds	r3, #4
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	4413      	add	r3, r2
 800151c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800151e:	601a      	str	r2, [r3, #0]

    /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
    pSrc[2u * i3] = r2;
 8001520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800152a:	601a      	str	r2, [r3, #0]

    /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
    pSrc[(2u * i3) + 1u] = s2;
 800152c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	3304      	adds	r3, #4
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4413      	add	r3, r2
 8001536:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001538:	601a      	str	r2, [r3, #0]
  for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
 800153a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800153c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800153e:	4413      	add	r3, r2
 8001540:	66bb      	str	r3, [r7, #104]	; 0x68
 8001542:	897a      	ldrh	r2, [r7, #10]
 8001544:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001546:	1ad2      	subs	r2, r2, r3
 8001548:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800154a:	429a      	cmp	r2, r3
 800154c:	f4bf aef1 	bcs.w	8001332 <arm_radix4_butterfly_f32+0x6e0>
    twidCoefModifier <<= 2u;
  }

#endif /* #ifndef ARM_MATH_CM0 */

}
 8001550:	bf00      	nop
 8001552:	3774      	adds	r7, #116	; 0x74
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <arm_radix4_butterfly_inverse_f32>:
  float32_t * pSrc,
  uint16_t fftLen,
  float32_t * pCoef,
  uint16_t twidCoefModifier,
  float32_t onebyfftLen)
{
 800155c:	b480      	push	{r7}
 800155e:	b09d      	sub	sp, #116	; 0x74
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	461a      	mov	r2, r3
 8001568:	ed87 0a00 	vstr	s0, [r7]
 800156c:	460b      	mov	r3, r1
 800156e:	817b      	strh	r3, [r7, #10]
 8001570:	4613      	mov	r3, r2
 8001572:	813b      	strh	r3, [r7, #8]
#ifndef ARM_MATH_CM0

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  /*  Initializations for the first stage */
  n2 = fftLen;
 8001574:	897b      	ldrh	r3, [r7, #10]
 8001576:	667b      	str	r3, [r7, #100]	; 0x64
  n1 = n2;
 8001578:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800157a:	65bb      	str	r3, [r7, #88]	; 0x58

  /* n2 = fftLen/4 */
  n2 >>= 2u;
 800157c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	667b      	str	r3, [r7, #100]	; 0x64
  i0 = 0u;
 8001582:	2300      	movs	r3, #0
 8001584:	66bb      	str	r3, [r7, #104]	; 0x68
  ia1 = 0u;
 8001586:	2300      	movs	r3, #0
 8001588:	66fb      	str	r3, [r7, #108]	; 0x6c

  j = n2;
 800158a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800158c:	663b      	str	r3, [r7, #96]	; 0x60
  /*  Calculation of first stage */
  do
  {
    /*  index calculation for the input as, */
    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
    i1 = i0 + n2;
 800158e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001590:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001592:	4413      	add	r3, r2
 8001594:	657b      	str	r3, [r7, #84]	; 0x54
    i2 = i1 + n2;
 8001596:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001598:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800159a:	4413      	add	r3, r2
 800159c:	653b      	str	r3, [r7, #80]	; 0x50
    i3 = i2 + n2;
 800159e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80015a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015a2:	4413      	add	r3, r2
 80015a4:	64fb      	str	r3, [r7, #76]	; 0x4c

    /*  Butterfly implementation */
    /* xa + xc */
    r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
 80015a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015a8:	00db      	lsls	r3, r3, #3
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	4413      	add	r3, r2
 80015ae:	ed93 7a00 	vldr	s14, [r3]
 80015b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	4413      	add	r3, r2
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* xa - xc */
    r2 = pSrc[2u * i0] - pSrc[2u * i2];
 80015c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	4413      	add	r3, r2
 80015ce:	ed93 7a00 	vldr	s14, [r3]
 80015d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* ya + yc */
    s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 80015e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	3304      	adds	r3, #4
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	ed93 7a00 	vldr	s14, [r3]
 80015f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	3304      	adds	r3, #4
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	4413      	add	r3, r2
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001606:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* ya - yc */
    s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 800160a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	3304      	adds	r3, #4
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	4413      	add	r3, r2
 8001614:	ed93 7a00 	vldr	s14, [r3]
 8001618:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	3304      	adds	r3, #4
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	4413      	add	r3, r2
 8001622:	edd3 7a00 	vldr	s15, [r3]
 8001626:	ee77 7a67 	vsub.f32	s15, s14, s15
 800162a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xb + xd */
    t1 = pSrc[2u * i1] + pSrc[2u * i3];
 800162e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4413      	add	r3, r2
 8001636:	ed93 7a00 	vldr	s14, [r3]
 800163a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	4413      	add	r3, r2
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	ee77 7a27 	vadd.f32	s15, s14, s15
 800164a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xa' = xa + xb + xc + xd */
    pSrc[2u * i0] = r1 + t1;
 800164e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4413      	add	r3, r2
 8001656:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800165a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800165e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001662:	edc3 7a00 	vstr	s15, [r3]

    /* (xa + xc) - (xb + xd) */
    r1 = r1 - t1;
 8001666:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800166a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800166e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001672:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* yb + yd */
    t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 8001676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	3304      	adds	r3, #4
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	4413      	add	r3, r2
 8001680:	ed93 7a00 	vldr	s14, [r3]
 8001684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	3304      	adds	r3, #4
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	4413      	add	r3, r2
 800168e:	edd3 7a00 	vldr	s15, [r3]
 8001692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001696:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* ya' = ya + yb + yc + yd */
    pSrc[(2u * i0) + 1u] = s1 + t2;
 800169a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	3304      	adds	r3, #4
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80016a8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	edc3 7a00 	vstr	s15, [r3]

    /* (ya + yc) - (yb + yd) */
    s1 = s1 - t2;
 80016b4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80016b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* yb - yd */
    t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 80016c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	3304      	adds	r3, #4
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	4413      	add	r3, r2
 80016ce:	ed93 7a00 	vldr	s14, [r3]
 80016d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	3304      	adds	r3, #4
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xb - xd */
    t2 = pSrc[2u * i1] - pSrc[2u * i3];
 80016e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4413      	add	r3, r2
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	4413      	add	r3, r2
 80016fc:	edd3 7a00 	vldr	s15, [r3]
 8001700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001704:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /*  index calculation for the coefficients */
    ia2 = ia1 + ia1;
 8001708:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800170a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800170c:	4413      	add	r3, r2
 800170e:	633b      	str	r3, [r7, #48]	; 0x30
    co2 = pCoef[ia2 * 2u];
 8001710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
    si2 = pCoef[(ia2 * 2u) + 1u];
 800171c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	3304      	adds	r3, #4
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	62bb      	str	r3, [r7, #40]	; 0x28

    /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
    pSrc[2u * i1] = (r1 * co2) - (s1 * si2);
 800172a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	4413      	add	r3, r2
 8001732:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001736:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800173a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800173e:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001742:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001746:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174e:	edc3 7a00 	vstr	s15, [r3]

    /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
    pSrc[(2u * i1) + 1u] = (s1 * co2) + (r1 * si2);
 8001752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	3304      	adds	r3, #4
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	4413      	add	r3, r2
 800175c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001760:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001764:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001768:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800176c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001770:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001774:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001778:	edc3 7a00 	vstr	s15, [r3]

    /* (xa - xc) - (yb - yd) */
    r1 = r2 - t1;
 800177c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001780:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001788:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* (xa - xc) + (yb - yd) */
    r2 = r2 + t1;
 800178c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001790:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001798:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* (ya - yc) + (xb - xd) */
    s1 = s2 + t2;
 800179c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80017a0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80017a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (ya - yc) - (xb - xd) */
    s2 = s2 - t2;
 80017ac:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80017b0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80017b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    co1 = pCoef[ia1 * 2u];
 80017bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	4413      	add	r3, r2
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
    si1 = pCoef[(ia1 * 2u) + 1u];
 80017c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	3304      	adds	r3, #4
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	623b      	str	r3, [r7, #32]

    /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
    pSrc[2u * i2] = (r1 * co1) - (s1 * si1);
 80017d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	4413      	add	r3, r2
 80017de:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80017e2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80017e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ea:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80017ee:	edd7 7a08 	vldr	s15, [r7, #32]
 80017f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017fa:	edc3 7a00 	vstr	s15, [r3]

    /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
    pSrc[(2u * i2) + 1u] = (s1 * co1) + (r1 * si1);
 80017fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	3304      	adds	r3, #4
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4413      	add	r3, r2
 8001808:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800180c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001810:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001814:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001818:	edd7 7a08 	vldr	s15, [r7, #32]
 800181c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001824:	edc3 7a00 	vstr	s15, [r3]

    /*  index calculation for the coefficients */
    ia3 = ia2 + ia1;
 8001828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800182a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800182c:	4413      	add	r3, r2
 800182e:	61fb      	str	r3, [r7, #28]
    co3 = pCoef[ia3 * 2u];
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	4413      	add	r3, r2
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	61bb      	str	r3, [r7, #24]
    si3 = pCoef[(ia3 * 2u) + 1u];
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	3304      	adds	r3, #4
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	4413      	add	r3, r2
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	617b      	str	r3, [r7, #20]

    /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
    pSrc[2u * i3] = (r2 * co3) - (s2 * si3);
 800184a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4413      	add	r3, r2
 8001852:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001856:	edd7 7a06 	vldr	s15, [r7, #24]
 800185a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800185e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001862:	edd7 7a05 	vldr	s15, [r7, #20]
 8001866:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800186a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800186e:	edc3 7a00 	vstr	s15, [r3]

    /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
    pSrc[(2u * i3) + 1u] = (s2 * co3) + (r2 * si3);
 8001872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	3304      	adds	r3, #4
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4413      	add	r3, r2
 800187c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001880:	edd7 7a06 	vldr	s15, [r7, #24]
 8001884:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001888:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800188c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001894:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001898:	edc3 7a00 	vstr	s15, [r3]

    /*  Twiddle coefficients index modifier */
    ia1 = ia1 + twidCoefModifier;
 800189c:	893b      	ldrh	r3, [r7, #8]
 800189e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80018a0:	4413      	add	r3, r2
 80018a2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /*  Updating input index */
    i0 = i0 + 1u;
 80018a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80018a6:	3301      	adds	r3, #1
 80018a8:	66bb      	str	r3, [r7, #104]	; 0x68

  }
  while(--j);
 80018aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018ac:	3b01      	subs	r3, #1
 80018ae:	663b      	str	r3, [r7, #96]	; 0x60
 80018b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f47f ae6b 	bne.w	800158e <arm_radix4_butterfly_inverse_f32+0x32>

  twidCoefModifier <<= 2u;
 80018b8:	893b      	ldrh	r3, [r7, #8]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	813b      	strh	r3, [r7, #8]

  /*  Calculation of second stage to excluding last stage */
  for (k = fftLen / 4; k > 4u; k >>= 2u)
 80018be:	897b      	ldrh	r3, [r7, #10]
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018c6:	e1af      	b.n	8001c28 <arm_radix4_butterfly_inverse_f32+0x6cc>
  {
    /*  Initializations for the first stage */
    n1 = n2;
 80018c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018ca:	65bb      	str	r3, [r7, #88]	; 0x58
    n2 >>= 2u;
 80018cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018ce:	089b      	lsrs	r3, r3, #2
 80018d0:	667b      	str	r3, [r7, #100]	; 0x64
    ia1 = 0u;
 80018d2:	2300      	movs	r3, #0
 80018d4:	66fb      	str	r3, [r7, #108]	; 0x6c

    /*  Calculation of first stage */
    for (j = 0u; j <= (n2 - 1u); j++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	663b      	str	r3, [r7, #96]	; 0x60
 80018da:	e199      	b.n	8001c10 <arm_radix4_butterfly_inverse_f32+0x6b4>
    {
      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
 80018dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80018de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018e0:	4413      	add	r3, r2
 80018e2:	633b      	str	r3, [r7, #48]	; 0x30
      ia3 = ia2 + ia1;
 80018e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018e8:	4413      	add	r3, r2
 80018ea:	61fb      	str	r3, [r7, #28]
      co1 = pCoef[ia1 * 2u];
 80018ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	4413      	add	r3, r2
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	627b      	str	r3, [r7, #36]	; 0x24
      si1 = pCoef[(ia1 * 2u) + 1u];
 80018f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	3304      	adds	r3, #4
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	623b      	str	r3, [r7, #32]
      co2 = pCoef[ia2 * 2u];
 8001906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
      si2 = pCoef[(ia2 * 2u) + 1u];
 8001912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	3304      	adds	r3, #4
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	4413      	add	r3, r2
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
      co3 = pCoef[ia3 * 2u];
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	4413      	add	r3, r2
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	61bb      	str	r3, [r7, #24]
      si3 = pCoef[(ia3 * 2u) + 1u];
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	3304      	adds	r3, #4
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	617b      	str	r3, [r7, #20]

      /*  Twiddle coefficients index modifier */
      ia1 = ia1 + twidCoefModifier;
 800193a:	893b      	ldrh	r3, [r7, #8]
 800193c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800193e:	4413      	add	r3, r2
 8001940:	66fb      	str	r3, [r7, #108]	; 0x6c

      for (i0 = j; i0 < fftLen; i0 += n1)
 8001942:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001944:	66bb      	str	r3, [r7, #104]	; 0x68
 8001946:	e15b      	b.n	8001c00 <arm_radix4_butterfly_inverse_f32+0x6a4>
      {
        /*  index calculation for the input as, */
        /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
        i1 = i0 + n2;
 8001948:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800194a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800194c:	4413      	add	r3, r2
 800194e:	657b      	str	r3, [r7, #84]	; 0x54
        i2 = i1 + n2;
 8001950:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001952:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001954:	4413      	add	r3, r2
 8001956:	653b      	str	r3, [r7, #80]	; 0x50
        i3 = i2 + n2;
 8001958:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800195a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800195c:	4413      	add	r3, r2
 800195e:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* xa + xc */
        r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
 8001960:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	4413      	add	r3, r2
 8001968:	ed93 7a00 	vldr	s14, [r3]
 800196c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4413      	add	r3, r2
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* xa - xc */
        r2 = pSrc[(2u * i0)] - pSrc[(2u * i2)];
 8001980:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	4413      	add	r3, r2
 8001988:	ed93 7a00 	vldr	s14, [r3]
 800198c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	4413      	add	r3, r2
 8001994:	edd3 7a00 	vldr	s15, [r3]
 8001998:	ee77 7a67 	vsub.f32	s15, s14, s15
 800199c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

        /* ya + yc */
        s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 80019a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	3304      	adds	r3, #4
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	4413      	add	r3, r2
 80019aa:	ed93 7a00 	vldr	s14, [r3]
 80019ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	3304      	adds	r3, #4
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	4413      	add	r3, r2
 80019b8:	edd3 7a00 	vldr	s15, [r3]
 80019bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* ya - yc */
        s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 80019c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	3304      	adds	r3, #4
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	4413      	add	r3, r2
 80019ce:	ed93 7a00 	vldr	s14, [r3]
 80019d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	3304      	adds	r3, #4
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4413      	add	r3, r2
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        /* xb + xd */
        t1 = pSrc[2u * i1] + pSrc[2u * i3];
 80019e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	68fa      	ldr	r2, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	ed93 7a00 	vldr	s14, [r3]
 80019f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	4413      	add	r3, r2
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a04:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        /* xa' = xa + xb + xc + xd */
        pSrc[2u * i0] = r1 + t1;
 8001a08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	4413      	add	r3, r2
 8001a10:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001a14:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1c:	edc3 7a00 	vstr	s15, [r3]

        /* xa + xc -(xb + xd) */
        r1 = r1 - t1;
 8001a20:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001a24:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* yb + yd */
        t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 8001a30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	3304      	adds	r3, #4
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	4413      	add	r3, r2
 8001a3a:	ed93 7a00 	vldr	s14, [r3]
 8001a3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	3304      	adds	r3, #4
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4413      	add	r3, r2
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a50:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        /* ya' = ya + yb + yc + yd */
        pSrc[(2u * i0) + 1u] = s1 + t2;
 8001a54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	3304      	adds	r3, #4
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001a62:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6a:	edc3 7a00 	vstr	s15, [r3]

        /* (ya + yc) - (yb + yd) */
        s1 = s1 - t2;
 8001a6e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001a72:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a7a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* (yb - yd) */
        t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 8001a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	3304      	adds	r3, #4
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	4413      	add	r3, r2
 8001a88:	ed93 7a00 	vldr	s14, [r3]
 8001a8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	3304      	adds	r3, #4
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4413      	add	r3, r2
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a9e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        /* (xb - xd) */
        t2 = pSrc[2u * i1] - pSrc[2u * i3];
 8001aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	ed93 7a00 	vldr	s14, [r3]
 8001aae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	edd3 7a00 	vldr	s15, [r3]
 8001aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001abe:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
        pSrc[2u * i1] = (r1 * co2) - (s1 * si2);
 8001ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4413      	add	r3, r2
 8001aca:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ace:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ad6:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001ada:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001ade:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae6:	edc3 7a00 	vstr	s15, [r3]

        /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
        pSrc[(2u * i1) + 1u] = (s1 * co2) + (r1 * si2);
 8001aea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	3304      	adds	r3, #4
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001af8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b00:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001b04:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001b08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b10:	edc3 7a00 	vstr	s15, [r3]

        /* (xa - xc) - (yb - yd) */
        r1 = r2 - t1;
 8001b14:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001b18:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b20:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        /* (xa - xc) + (yb - yd) */
        r2 = r2 + t1;
 8001b24:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001b28:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b30:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

        /* (ya - yc) +  (xb - xd) */
        s1 = s2 + t2;
 8001b34:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001b38:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b40:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

        /* (ya - yc) -  (xb - xd) */
        s2 = s2 - t2;
 8001b44:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001b48:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b50:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
        pSrc[2u * i2] = (r1 * co1) - (s1 * si1);
 8001b54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001b60:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b68:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001b6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b78:	edc3 7a00 	vstr	s15, [r3]

        /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
        pSrc[(2u * i2) + 1u] = (s1 * co1) + (r1 * si1);
 8001b7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	3304      	adds	r3, #4
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4413      	add	r3, r2
 8001b86:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001b8a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b92:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001b96:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba2:	edc3 7a00 	vstr	s15, [r3]

        /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
        pSrc[2u * i3] = (r2 * co3) - (s2 * si3);
 8001ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	4413      	add	r3, r2
 8001bae:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001bb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bba:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001bbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bca:	edc3 7a00 	vstr	s15, [r3]

        /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
        pSrc[(2u * i3) + 1u] = (s2 * co3) + (r2 * si3);
 8001bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	3304      	adds	r3, #4
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001bdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001be0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be4:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8001be8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf4:	edc3 7a00 	vstr	s15, [r3]
      for (i0 = j; i0 < fftLen; i0 += n1)
 8001bf8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001bfa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bfc:	4413      	add	r3, r2
 8001bfe:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c00:	897a      	ldrh	r2, [r7, #10]
 8001c02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c04:	429a      	cmp	r2, r3
 8001c06:	f63f ae9f 	bhi.w	8001948 <arm_radix4_butterfly_inverse_f32+0x3ec>
    for (j = 0u; j <= (n2 - 1u); j++)
 8001c0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	663b      	str	r3, [r7, #96]	; 0x60
 8001c10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c12:	1e5a      	subs	r2, r3, #1
 8001c14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c16:	429a      	cmp	r2, r3
 8001c18:	f4bf ae60 	bcs.w	80018dc <arm_radix4_butterfly_inverse_f32+0x380>
      }
    }
    twidCoefModifier <<= 2u;
 8001c1c:	893b      	ldrh	r3, [r7, #8]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	813b      	strh	r3, [r7, #8]
  for (k = fftLen / 4; k > 4u; k >>= 2u)
 8001c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c24:	089b      	lsrs	r3, r3, #2
 8001c26:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	f63f ae4c 	bhi.w	80018c8 <arm_radix4_butterfly_inverse_f32+0x36c>
  }

  /*  Initializations of last stage */
  n1 = n2;
 8001c30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c32:	65bb      	str	r3, [r7, #88]	; 0x58
  n2 >>= 2u;
 8001c34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c36:	089b      	lsrs	r3, r3, #2
 8001c38:	667b      	str	r3, [r7, #100]	; 0x64

  /*  Calculations of last stage */
  for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c3e:	e133      	b.n	8001ea8 <arm_radix4_butterfly_inverse_f32+0x94c>
  {
    /*  index calculation for the input as, */
    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
    i1 = i0 + n2;
 8001c40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001c42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c44:	4413      	add	r3, r2
 8001c46:	657b      	str	r3, [r7, #84]	; 0x54
    i2 = i1 + n2;
 8001c48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c4c:	4413      	add	r3, r2
 8001c4e:	653b      	str	r3, [r7, #80]	; 0x50
    i3 = i2 + n2;
 8001c50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001c52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c54:	4413      	add	r3, r2
 8001c56:	64fb      	str	r3, [r7, #76]	; 0x4c

    /*  Butterfly implementation */
    /* xa + xc */
    r1 = pSrc[2u * i0] + pSrc[2u * i2];
 8001c58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	ed93 7a00 	vldr	s14, [r3]
 8001c64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c74:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* xa - xc */
    r2 = pSrc[2u * i0] - pSrc[2u * i2];
 8001c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	4413      	add	r3, r2
 8001c80:	ed93 7a00 	vldr	s14, [r3]
 8001c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c94:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* ya + yc */
    s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 8001c98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c9a:	00db      	lsls	r3, r3, #3
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	ed93 7a00 	vldr	s14, [r3]
 8001ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	3304      	adds	r3, #4
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	4413      	add	r3, r2
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* ya - yc */
    s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 8001cbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	ed93 7a00 	vldr	s14, [r3]
 8001cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	3304      	adds	r3, #4
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	edd3 7a00 	vldr	s15, [r3]
 8001cd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cdc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xc + xd */
    t1 = pSrc[2u * i1] + pSrc[2u * i3];
 8001ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	ed93 7a00 	vldr	s14, [r3]
 8001cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	edd3 7a00 	vldr	s15, [r3]
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* xa' = xa + xb + xc + xd */
    pSrc[2u * i0] = (r1 + t1) * onebyfftLen;
 8001d00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4413      	add	r3, r2
 8001d08:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001d0c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001d10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d14:	edd7 7a00 	vldr	s15, [r7]
 8001d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d1c:	edc3 7a00 	vstr	s15, [r3]

    /* (xa + xb) - (xc + xd) */
    r1 = r1 - t1;
 8001d20:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001d24:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* yb + yd */
    t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 8001d30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	3304      	adds	r3, #4
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	4413      	add	r3, r2
 8001d3a:	ed93 7a00 	vldr	s14, [r3]
 8001d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	3304      	adds	r3, #4
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	4413      	add	r3, r2
 8001d48:	edd3 7a00 	vldr	s15, [r3]
 8001d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d50:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* ya' = ya + yb + yc + yd */
    pSrc[(2u * i0) + 1u] = (s1 + t2) * onebyfftLen;
 8001d54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	3304      	adds	r3, #4
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001d62:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d6a:	edd7 7a00 	vldr	s15, [r7]
 8001d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d72:	edc3 7a00 	vstr	s15, [r3]

    /* (ya + yc) - (yb + yd) */
    s1 = s1 - t2;
 8001d76:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001d7a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d82:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (yb-yd) */
    t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 8001d86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	ed93 7a00 	vldr	s14, [r3]
 8001d94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	3304      	adds	r3, #4
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	edd3 7a00 	vldr	s15, [r3]
 8001da2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    /* (xb-xd) */
    t2 = pSrc[2u * i1] - pSrc[2u * i3];
 8001daa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4413      	add	r3, r2
 8001db2:	ed93 7a00 	vldr	s14, [r3]
 8001db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
    pSrc[2u * i1] = r1 * onebyfftLen;
 8001dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001dd6:	edd7 7a00 	vldr	s15, [r7]
 8001dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dde:	edc3 7a00 	vstr	s15, [r3]

    /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
    pSrc[(2u * i1) + 1u] = s1 * onebyfftLen;
 8001de2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	3304      	adds	r3, #4
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	4413      	add	r3, r2
 8001dec:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001df0:	edd7 7a00 	vldr	s15, [r7]
 8001df4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001df8:	edc3 7a00 	vstr	s15, [r3]


    /* (xa - xc) - (yb-yd) */
    r1 = r2 - t1;
 8001dfc:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001e00:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e08:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* (xa - xc) + (yb-yd) */
    r2 = r2 + t1;
 8001e0c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001e10:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e18:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

    /* (ya - yc) + (xb-xd) */
    s1 = s2 + t2;
 8001e1c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001e20:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e28:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    /* (ya - yc) - (xb-xd) */
    s2 = s2 - t2;
 8001e2c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001e30:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e38:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
    pSrc[2u * i2] = r1 * onebyfftLen;
 8001e3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	4413      	add	r3, r2
 8001e44:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001e48:	edd7 7a00 	vldr	s15, [r7]
 8001e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e50:	edc3 7a00 	vstr	s15, [r3]

    /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
    pSrc[(2u * i2) + 1u] = s1 * onebyfftLen;
 8001e54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	3304      	adds	r3, #4
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001e62:	edd7 7a00 	vldr	s15, [r7]
 8001e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6a:	edc3 7a00 	vstr	s15, [r3]

    /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
    pSrc[2u * i3] = r2 * onebyfftLen;
 8001e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4413      	add	r3, r2
 8001e76:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001e7a:	edd7 7a00 	vldr	s15, [r7]
 8001e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e82:	edc3 7a00 	vstr	s15, [r3]

    /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
    pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
 8001e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4413      	add	r3, r2
 8001e90:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001e94:	edd7 7a00 	vldr	s15, [r7]
 8001e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9c:	edc3 7a00 	vstr	s15, [r3]
  for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
 8001ea0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001ea2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ea4:	4413      	add	r3, r2
 8001ea6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001ea8:	897a      	ldrh	r2, [r7, #10]
 8001eaa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001eac:	1ad2      	subs	r2, r2, r3
 8001eae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	f4bf aec5 	bcs.w	8001c40 <arm_radix4_butterfly_inverse_f32+0x6e4>
    pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
  }

#endif /* #ifndef ARM_MATH_CM0 */

}
 8001eb6:	bf00      	nop
 8001eb8:	3774      	adds	r7, #116	; 0x74
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <arm_bitreversal_f32>:
void arm_bitreversal_f32(
  float32_t * pSrc,
  uint16_t fftSize,
  uint16_t bitRevFactor,
  uint16_t * pBitRevTab)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b089      	sub	sp, #36	; 0x24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	817b      	strh	r3, [r7, #10]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	813b      	strh	r3, [r7, #8]
  uint16_t fftLenBy2, fftLenBy2p1;
  uint16_t i, j;
  float32_t in;

  /*  Initializations */
  j = 0u;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	83bb      	strh	r3, [r7, #28]
  fftLenBy2 = fftSize >> 1u;
 8001ed8:	897b      	ldrh	r3, [r7, #10]
 8001eda:	085b      	lsrs	r3, r3, #1
 8001edc:	837b      	strh	r3, [r7, #26]
  fftLenBy2p1 = (fftSize >> 1u) + 1u;
 8001ede:	897b      	ldrh	r3, [r7, #10]
 8001ee0:	085b      	lsrs	r3, r3, #1
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	833b      	strh	r3, [r7, #24]

  /* Bit Reversal Implementation */
  for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8001ee8:	2300      	movs	r3, #0
 8001eea:	83fb      	strh	r3, [r7, #30]
 8001eec:	e0ba      	b.n	8002064 <arm_bitreversal_f32+0x1a2>
  {
    if(i < j)
 8001eee:	8bfa      	ldrh	r2, [r7, #30]
 8001ef0:	8bbb      	ldrh	r3, [r7, #28]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d26f      	bcs.n	8001fd6 <arm_bitreversal_f32+0x114>
    {
      /*  pSrc[i] <-> pSrc[j]; */
      in = pSrc[2u * i];
 8001ef6:	8bfb      	ldrh	r3, [r7, #30]
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	4413      	add	r3, r2
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	617b      	str	r3, [r7, #20]
      pSrc[2u * i] = pSrc[2u * j];
 8001f02:	8bfb      	ldrh	r3, [r7, #30]
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	4413      	add	r3, r2
 8001f0a:	8bba      	ldrh	r2, [r7, #28]
 8001f0c:	00d2      	lsls	r2, r2, #3
 8001f0e:	68f9      	ldr	r1, [r7, #12]
 8001f10:	440a      	add	r2, r1
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	601a      	str	r2, [r3, #0]
      pSrc[2u * j] = in;
 8001f16:	8bbb      	ldrh	r3, [r7, #28]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	601a      	str	r2, [r3, #0]

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[(2u * i) + 1u];
 8001f22:	8bfb      	ldrh	r3, [r7, #30]
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	3304      	adds	r3, #4
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	617b      	str	r3, [r7, #20]
      pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8001f30:	8bfb      	ldrh	r3, [r7, #30]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	3304      	adds	r3, #4
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	4413      	add	r3, r2
 8001f3a:	8bba      	ldrh	r2, [r7, #28]
 8001f3c:	00d2      	lsls	r2, r2, #3
 8001f3e:	3204      	adds	r2, #4
 8001f40:	68f9      	ldr	r1, [r7, #12]
 8001f42:	440a      	add	r2, r1
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	601a      	str	r2, [r3, #0]
      pSrc[(2u * j) + 1u] = in;
 8001f48:	8bbb      	ldrh	r3, [r7, #28]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	601a      	str	r2, [r3, #0]

      /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
      in = pSrc[2u * (i + fftLenBy2p1)];
 8001f56:	8bfa      	ldrh	r2, [r7, #30]
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	4413      	add	r3, r2
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	617b      	str	r3, [r7, #20]
      pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8001f66:	8bfa      	ldrh	r2, [r7, #30]
 8001f68:	8b3b      	ldrh	r3, [r7, #24]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	8bb9      	ldrh	r1, [r7, #28]
 8001f74:	8b3a      	ldrh	r2, [r7, #24]
 8001f76:	440a      	add	r2, r1
 8001f78:	00d2      	lsls	r2, r2, #3
 8001f7a:	68f9      	ldr	r1, [r7, #12]
 8001f7c:	440a      	add	r2, r1
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	601a      	str	r2, [r3, #0]
      pSrc[2u * (j + fftLenBy2p1)] = in;
 8001f82:	8bba      	ldrh	r2, [r7, #28]
 8001f84:	8b3b      	ldrh	r3, [r7, #24]
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	601a      	str	r2, [r3, #0]

      /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
      in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8001f92:	8bfa      	ldrh	r2, [r7, #30]
 8001f94:	8b3b      	ldrh	r3, [r7, #24]
 8001f96:	4413      	add	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	617b      	str	r3, [r7, #20]
      pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8001fa4:	8bfa      	ldrh	r2, [r7, #30]
 8001fa6:	8b3b      	ldrh	r3, [r7, #24]
 8001fa8:	4413      	add	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	3304      	adds	r3, #4
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	4413      	add	r3, r2
        pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8001fb2:	8bb9      	ldrh	r1, [r7, #28]
 8001fb4:	8b3a      	ldrh	r2, [r7, #24]
 8001fb6:	440a      	add	r2, r1
 8001fb8:	00d2      	lsls	r2, r2, #3
 8001fba:	3204      	adds	r2, #4
 8001fbc:	68f9      	ldr	r1, [r7, #12]
 8001fbe:	440a      	add	r2, r1
 8001fc0:	6812      	ldr	r2, [r2, #0]
      pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8001fc2:	601a      	str	r2, [r3, #0]
      pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8001fc4:	8bba      	ldrh	r2, [r7, #28]
 8001fc6:	8b3b      	ldrh	r3, [r7, #24]
 8001fc8:	4413      	add	r3, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	3304      	adds	r3, #4
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	601a      	str	r2, [r3, #0]

    }

    /*  pSrc[i+1u] <-> pSrc[j+1u] */
    in = pSrc[2u * (i + 1u)];
 8001fd6:	8bfb      	ldrh	r3, [r7, #30]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	617b      	str	r3, [r7, #20]
    pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8001fe4:	8bfb      	ldrh	r3, [r7, #30]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	4413      	add	r3, r2
 8001fee:	8bb9      	ldrh	r1, [r7, #28]
 8001ff0:	8b7a      	ldrh	r2, [r7, #26]
 8001ff2:	440a      	add	r2, r1
 8001ff4:	00d2      	lsls	r2, r2, #3
 8001ff6:	68f9      	ldr	r1, [r7, #12]
 8001ff8:	440a      	add	r2, r1
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	601a      	str	r2, [r3, #0]
    pSrc[2u * (j + fftLenBy2)] = in;
 8001ffe:	8bba      	ldrh	r2, [r7, #28]
 8002000:	8b7b      	ldrh	r3, [r7, #26]
 8002002:	4413      	add	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4413      	add	r3, r2
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	601a      	str	r2, [r3, #0]

    /*  pSrc[i+2u] <-> pSrc[j+2u] */
    in = pSrc[(2u * (i + 1u)) + 1u];
 800200e:	8bfb      	ldrh	r3, [r7, #30]
 8002010:	3301      	adds	r3, #1
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	3304      	adds	r3, #4
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	4413      	add	r3, r2
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	617b      	str	r3, [r7, #20]
    pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800201e:	8bfb      	ldrh	r3, [r7, #30]
 8002020:	3301      	adds	r3, #1
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	3304      	adds	r3, #4
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4413      	add	r3, r2
 800202a:	8bb9      	ldrh	r1, [r7, #28]
 800202c:	8b7a      	ldrh	r2, [r7, #26]
 800202e:	440a      	add	r2, r1
 8002030:	00d2      	lsls	r2, r2, #3
 8002032:	3204      	adds	r2, #4
 8002034:	68f9      	ldr	r1, [r7, #12]
 8002036:	440a      	add	r2, r1
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	601a      	str	r2, [r3, #0]
    pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 800203c:	8bba      	ldrh	r2, [r7, #28]
 800203e:	8b7b      	ldrh	r3, [r7, #26]
 8002040:	4413      	add	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	3304      	adds	r3, #4
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4413      	add	r3, r2
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	601a      	str	r2, [r3, #0]

    /*  Reading the index for the bit reversal */
    j = *pBitRevTab;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	83bb      	strh	r3, [r7, #28]

    /*  Updating the bit reversal index depending on the fft length  */
    pBitRevTab += bitRevFactor;
 8002054:	893b      	ldrh	r3, [r7, #8]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	607b      	str	r3, [r7, #4]
  for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800205e:	8bfb      	ldrh	r3, [r7, #30]
 8002060:	3302      	adds	r3, #2
 8002062:	83fb      	strh	r3, [r7, #30]
 8002064:	8bfa      	ldrh	r2, [r7, #30]
 8002066:	8b7b      	ldrh	r3, [r7, #26]
 8002068:	3b02      	subs	r3, #2
 800206a:	429a      	cmp	r2, r3
 800206c:	f67f af3f 	bls.w	8001eee <arm_bitreversal_f32+0x2c>
  }
}
 8002070:	bf00      	nop
 8002072:	3724      	adds	r7, #36	; 0x24
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <arm_cfft_radix4_init_f32>:
arm_status arm_cfft_radix4_init_f32(
  arm_cfft_radix4_instance_f32 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	4608      	mov	r0, r1
 8002086:	4611      	mov	r1, r2
 8002088:	461a      	mov	r2, r3
 800208a:	4603      	mov	r3, r0
 800208c:	807b      	strh	r3, [r7, #2]
 800208e:	460b      	mov	r3, r1
 8002090:	707b      	strb	r3, [r7, #1]
 8002092:	4613      	mov	r3, r2
 8002094:	703b      	strb	r3, [r7, #0]
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]

  /*  Initialise the FFT length */
  S->fftLen = fftLen;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	887a      	ldrh	r2, [r7, #2]
 800209e:	801a      	strh	r2, [r3, #0]

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a2d      	ldr	r2, [pc, #180]	; (8002158 <arm_cfft_radix4_init_f32+0xdc>)
 80020a4:	605a      	str	r2, [r3, #4]

  /*  Initialise the Flag for selection of CFFT or CIFFT */
  S->ifftFlag = ifftFlag;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	787a      	ldrb	r2, [r7, #1]
 80020aa:	709a      	strb	r2, [r3, #2]

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	783a      	ldrb	r2, [r7, #0]
 80020b0:	70da      	strb	r2, [r3, #3]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	2b40      	cmp	r3, #64	; 0x40
 80020b8:	d026      	beq.n	8002108 <arm_cfft_radix4_init_f32+0x8c>
 80020ba:	2b40      	cmp	r3, #64	; 0x40
 80020bc:	dc02      	bgt.n	80020c4 <arm_cfft_radix4_init_f32+0x48>
 80020be:	2b10      	cmp	r3, #16
 80020c0:	d030      	beq.n	8002124 <arm_cfft_radix4_init_f32+0xa8>
 80020c2:	e03d      	b.n	8002140 <arm_cfft_radix4_init_f32+0xc4>
 80020c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020c8:	d010      	beq.n	80020ec <arm_cfft_radix4_init_f32+0x70>
 80020ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ce:	d137      	bne.n	8002140 <arm_cfft_radix4_init_f32+0xc4>

  case 1024u:
    /*  Initializations of structure parameters for 1024 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	819a      	strh	r2, [r3, #12]
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	81da      	strh	r2, [r3, #14]
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = armBitRevTable;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a1f      	ldr	r2, [pc, #124]	; (800215c <arm_cfft_radix4_init_f32+0xe0>)
 80020e0:	609a      	str	r2, [r3, #8]
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.0009765625f;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f04f 526a 	mov.w	r2, #981467136	; 0x3a800000
 80020e8:	611a      	str	r2, [r3, #16]
    break;
 80020ea:	e02c      	b.n	8002146 <arm_cfft_radix4_init_f32+0xca>


  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 4u;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2204      	movs	r2, #4
 80020f0:	819a      	strh	r2, [r3, #12]
    S->bitRevFactor = 4u;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2204      	movs	r2, #4
 80020f6:	81da      	strh	r2, [r3, #14]
    S->pBitRevTable = &armBitRevTable[3];
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a19      	ldr	r2, [pc, #100]	; (8002160 <arm_cfft_radix4_init_f32+0xe4>)
 80020fc:	609a      	str	r2, [r3, #8]
    S->onebyfftLen = 0.00390625f;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f04f 526e 	mov.w	r2, #998244352	; 0x3b800000
 8002104:	611a      	str	r2, [r3, #16]
    break;
 8002106:	e01e      	b.n	8002146 <arm_cfft_radix4_init_f32+0xca>

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 16u;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2210      	movs	r2, #16
 800210c:	819a      	strh	r2, [r3, #12]
    S->bitRevFactor = 16u;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2210      	movs	r2, #16
 8002112:	81da      	strh	r2, [r3, #14]
    S->pBitRevTable = &armBitRevTable[15];
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a13      	ldr	r2, [pc, #76]	; (8002164 <arm_cfft_radix4_init_f32+0xe8>)
 8002118:	609a      	str	r2, [r3, #8]
    S->onebyfftLen = 0.015625f;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 8002120:	611a      	str	r2, [r3, #16]
    break;
 8002122:	e010      	b.n	8002146 <arm_cfft_radix4_init_f32+0xca>

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 64u;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2240      	movs	r2, #64	; 0x40
 8002128:	819a      	strh	r2, [r3, #12]
    S->bitRevFactor = 64u;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2240      	movs	r2, #64	; 0x40
 800212e:	81da      	strh	r2, [r3, #14]
    S->pBitRevTable = &armBitRevTable[63];
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a0d      	ldr	r2, [pc, #52]	; (8002168 <arm_cfft_radix4_init_f32+0xec>)
 8002134:	609a      	str	r2, [r3, #8]
    S->onebyfftLen = 0.0625f;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f04f 5276 	mov.w	r2, #1031798784	; 0x3d800000
 800213c:	611a      	str	r2, [r3, #16]
    break;
 800213e:	e002      	b.n	8002146 <arm_cfft_radix4_init_f32+0xca>


  default:
    /*  Reporting argument error if fftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 8002140:	23ff      	movs	r3, #255	; 0xff
 8002142:	73fb      	strb	r3, [r7, #15]
    break;
 8002144:	bf00      	nop
  }

  return (status);
 8002146:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	0800681c 	.word	0x0800681c
 800215c:	0800661c 	.word	0x0800661c
 8002160:	08006622 	.word	0x08006622
 8002164:	0800663a 	.word	0x0800663a
 8002168:	0800669a 	.word	0x0800669a

0800216c <arm_rfft_f32>:

void arm_rfft_f32(
  const arm_rfft_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst)
{
 800216c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800216e:	b089      	sub	sp, #36	; 0x24
 8002170:	af02      	add	r7, sp, #8
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  const arm_cfft_radix4_instance_f32 *S_CFFT = S->pCfft;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	617b      	str	r3, [r7, #20]


  /* Calculation of Real IFFT of input */
  if(S->ifftFlagR == 1u)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	799b      	ldrb	r3, [r3, #6]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d137      	bne.n	80021f6 <arm_rfft_f32+0x8a>
  {
    /*  Real IFFT core process */
    arm_split_rifft_f32(pSrc, S->fftLenBy2, S->pTwiddleAReal,
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	889b      	ldrh	r3, [r3, #4]
 800218a:	4618      	mov	r0, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	68da      	ldr	r2, [r3, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6919      	ldr	r1, [r3, #16]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	9301      	str	r3, [sp, #4]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	460b      	mov	r3, r1
 80021a0:	4601      	mov	r1, r0
 80021a2:	68b8      	ldr	r0, [r7, #8]
 80021a4:	f000 f94e 	bl	8002444 <arm_split_rifft_f32>
                        S->pTwiddleBReal, pDst, S->twidCoefRModifier);


    /* Complex radix-4 IFFT process */
    arm_radix4_butterfly_inverse_f32(pDst, S_CFFT->fftLen,
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	461d      	mov	r5, r3
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	685c      	ldr	r4, [r3, #4]
                                     S_CFFT->pTwiddle,
                                     S_CFFT->twidCoefModifier,
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	899b      	ldrh	r3, [r3, #12]
    arm_radix4_butterfly_inverse_f32(pDst, S_CFFT->fftLen,
 80021b6:	461e      	mov	r6, r3
                                     S_CFFT->onebyfftLen);
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	691b      	ldr	r3, [r3, #16]
    arm_radix4_butterfly_inverse_f32(pDst, S_CFFT->fftLen,
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe f979 	bl	80004b4 <__aeabi_f2d>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	ec43 2b10 	vmov	d0, r2, r3
 80021ca:	4633      	mov	r3, r6
 80021cc:	4622      	mov	r2, r4
 80021ce:	4629      	mov	r1, r5
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff f9c3 	bl	800155c <arm_radix4_butterfly_inverse_f32>

    /* Bit reversal process */
    if(S->bitReverseFlagR == 1u)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	79db      	ldrb	r3, [r3, #7]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d135      	bne.n	800224a <arm_rfft_f32+0xde>
    {
      arm_bitreversal_f32(pDst, S_CFFT->fftLen,
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
                          S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	89db      	ldrh	r3, [r3, #14]
      arm_bitreversal_f32(pDst, S_CFFT->fftLen,
 80021e8:	461a      	mov	r2, r3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff fe67 	bl	8001ec2 <arm_bitreversal_f32>
    /*  Real FFT core process */
    arm_split_rfft_f32(pSrc, S->fftLenBy2, S->pTwiddleAReal,
                       S->pTwiddleBReal, pDst, S->twidCoefRModifier);
  }

}
 80021f4:	e029      	b.n	800224a <arm_rfft_f32+0xde>
    arm_radix4_butterfly_f32(pSrc, S_CFFT->fftLen,
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	4619      	mov	r1, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	685a      	ldr	r2, [r3, #4]
                             S_CFFT->pTwiddle, S_CFFT->twidCoefModifier);
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	899b      	ldrh	r3, [r3, #12]
    arm_radix4_butterfly_f32(pSrc, S_CFFT->fftLen,
 8002204:	68b8      	ldr	r0, [r7, #8]
 8002206:	f7fe fd24 	bl	8000c52 <arm_radix4_butterfly_f32>
    if(S->bitReverseFlagR == 1u)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	79db      	ldrb	r3, [r3, #7]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d10a      	bne.n	8002228 <arm_rfft_f32+0xbc>
      arm_bitreversal_f32(pSrc, S_CFFT->fftLen,
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	4619      	mov	r1, r3
                          S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	89db      	ldrh	r3, [r3, #14]
      arm_bitreversal_f32(pSrc, S_CFFT->fftLen,
 800221c:	461a      	mov	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	68b8      	ldr	r0, [r7, #8]
 8002224:	f7ff fe4d 	bl	8001ec2 <arm_bitreversal_f32>
    arm_split_rfft_f32(pSrc, S->fftLenBy2, S->pTwiddleAReal,
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	889b      	ldrh	r3, [r3, #4]
 800222c:	4618      	mov	r0, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	68da      	ldr	r2, [r3, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6919      	ldr	r1, [r3, #16]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	460b      	mov	r3, r1
 8002242:	4601      	mov	r1, r0
 8002244:	68b8      	ldr	r0, [r7, #8]
 8002246:	f000 f804 	bl	8002252 <arm_split_rfft_f32>
}
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002252 <arm_split_rfft_f32>:
  uint32_t fftLen,
  float32_t * pATable,
  float32_t * pBTable,
  float32_t * pDst,
  uint32_t modifier)
{
 8002252:	b480      	push	{r7}
 8002254:	b091      	sub	sp, #68	; 0x44
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	603b      	str	r3, [r7, #0]
  uint32_t i;                                    /* Loop Counter */
  float32_t outR, outI;                          /* Temporary variables for output */
  float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
  float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficients */
  float32_t *pDst1 = &pDst[2], *pDst2 = &pDst[(4u * fftLen) - 1u];      /* temp pointers for output buffer */
 8002260:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002262:	3308      	adds	r3, #8
 8002264:	633b      	str	r3, [r7, #48]	; 0x30
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	3b04      	subs	r3, #4
 800226c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800226e:	4413      	add	r3, r2
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t *pSrc1 = &pSrc[2], *pSrc2 = &pSrc[(2u * fftLen) - 1u];      /* temp pointers for input buffer */
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	3308      	adds	r3, #8
 8002276:	62bb      	str	r3, [r7, #40]	; 0x28
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	3b04      	subs	r3, #4
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4413      	add	r3, r2
 8002282:	627b      	str	r3, [r7, #36]	; 0x24


  pSrc[2u * fftLen] = pSrc[0];
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4413      	add	r3, r2
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	601a      	str	r2, [r3, #0]
  pSrc[(2u * fftLen) + 1u] = pSrc[1];
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	3304      	adds	r3, #4
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	6852      	ldr	r2, [r2, #4]
 80022a0:	601a      	str	r2, [r3, #0]

  /* Init coefficient pointers */
  pCoefA = &pATable[modifier * 2u];
 80022a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	4413      	add	r3, r2
 80022aa:	63bb      	str	r3, [r7, #56]	; 0x38
  pCoefB = &pBTable[modifier * 2u];
 80022ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	4413      	add	r3, r2
 80022b4:	637b      	str	r3, [r7, #52]	; 0x34

  i = fftLen - 1u;
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	63fb      	str	r3, [r7, #60]	; 0x3c

  while(i > 0u)
 80022bc:	e090      	b.n	80023e0 <arm_split_rfft_f32+0x18e>
    /* outI = (pIn[2 * i + 1] * pATable[2 * i] + pIn[2 * i] * pATable[2 * i + 1] +   
       pIn[2 * n - 2 * i] * pBTable[2 * i + 1] -   
       pIn[2 * n - 2 * i + 1] * pBTable[2 * i]); */

    /* read pATable[2 * i] */
    CoefA1 = *pCoefA++;
 80022be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c0:	1d1a      	adds	r2, r3, #4
 80022c2:	63ba      	str	r2, [r7, #56]	; 0x38
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	623b      	str	r3, [r7, #32]
    /* pATable[2 * i + 1] */
    CoefA2 = *pCoefA;
 80022c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	61fb      	str	r3, [r7, #28]

    /* pSrc[2 * i] * pATable[2 * i] */
    outR = *pSrc1 * CoefA1;
 80022ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d0:	ed93 7a00 	vldr	s14, [r3]
 80022d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80022d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022dc:	edc7 7a06 	vstr	s15, [r7, #24]
    /* pSrc[2 * i] * CoefA2 */
    outI = *pSrc1++ * CoefA2;
 80022e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e2:	1d1a      	adds	r2, r3, #4
 80022e4:	62ba      	str	r2, [r7, #40]	; 0x28
 80022e6:	ed93 7a00 	vldr	s14, [r3]
 80022ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80022ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f2:	edc7 7a05 	vstr	s15, [r7, #20]

    /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
    outR -= (*pSrc1 + *pSrc2) * CoefA2;
 80022f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f8:	ed93 7a00 	vldr	s14, [r3]
 80022fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002306:	edd7 7a07 	vldr	s15, [r7, #28]
 800230a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002312:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002316:	edc7 7a06 	vstr	s15, [r7, #24]
    /* pSrc[2 * i + 1] * CoefA1 */
    outI += *pSrc1++ * CoefA1;
 800231a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231c:	1d1a      	adds	r2, r3, #4
 800231e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002320:	ed93 7a00 	vldr	s14, [r3]
 8002324:	edd7 7a08 	vldr	s15, [r7, #32]
 8002328:	ee67 7a27 	vmul.f32	s15, s14, s15
 800232c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002334:	edc7 7a05 	vstr	s15, [r7, #20]

    CoefB1 = *pCoefB;
 8002338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	613b      	str	r3, [r7, #16]

    /* pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
    outI -= *pSrc2-- * CoefB1;
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	1f1a      	subs	r2, r3, #4
 8002342:	627a      	str	r2, [r7, #36]	; 0x24
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	edd7 7a04 	vldr	s15, [r7, #16]
 800234c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002350:	ed97 7a05 	vldr	s14, [r7, #20]
 8002354:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002358:	edc7 7a05 	vstr	s15, [r7, #20]
    /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
    outI -= *pSrc2 * CoefA2;
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	ed93 7a00 	vldr	s14, [r3]
 8002362:	edd7 7a07 	vldr	s15, [r7, #28]
 8002366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800236a:	ed97 7a05 	vldr	s14, [r7, #20]
 800236e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002372:	edc7 7a05 	vstr	s15, [r7, #20]

    /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
    outR += *pSrc2-- * CoefB1;
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	1f1a      	subs	r2, r3, #4
 800237a:	627a      	str	r2, [r7, #36]	; 0x24
 800237c:	ed93 7a00 	vldr	s14, [r3]
 8002380:	edd7 7a04 	vldr	s15, [r7, #16]
 8002384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002388:	ed97 7a06 	vldr	s14, [r7, #24]
 800238c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002390:	edc7 7a06 	vstr	s15, [r7, #24]

    /* write output */
    *pDst1++ = outR;
 8002394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002396:	1d1a      	adds	r2, r3, #4
 8002398:	633a      	str	r2, [r7, #48]	; 0x30
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	601a      	str	r2, [r3, #0]
    *pDst1++ = outI;
 800239e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a0:	1d1a      	adds	r2, r3, #4
 80023a2:	633a      	str	r2, [r7, #48]	; 0x30
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	601a      	str	r2, [r3, #0]

    /* write complex conjugate output */
    *pDst2-- = -outI;
 80023a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023aa:	1f1a      	subs	r2, r3, #4
 80023ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80023b2:	eef1 7a67 	vneg.f32	s15, s15
 80023b6:	edc3 7a00 	vstr	s15, [r3]
    *pDst2-- = outR;
 80023ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023bc:	1f1a      	subs	r2, r3, #4
 80023be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	601a      	str	r2, [r3, #0]

    /* update coefficient pointer */
    pCoefB = pCoefB + (modifier * 2u);
 80023c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023ca:	4413      	add	r3, r2
 80023cc:	637b      	str	r3, [r7, #52]	; 0x34
    pCoefA = pCoefA + ((modifier * 2u) - 1u);
 80023ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	3b04      	subs	r3, #4
 80023d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023d6:	4413      	add	r3, r2
 80023d8:	63bb      	str	r3, [r7, #56]	; 0x38

    i--;
 80023da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023dc:	3b01      	subs	r3, #1
 80023de:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(i > 0u)
 80023e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f47f af6b 	bne.w	80022be <arm_split_rfft_f32+0x6c>

  }

  pDst[2u * fftLen] = pSrc[0] - pSrc[1];
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023ee:	4413      	add	r3, r2
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	ed92 7a00 	vldr	s14, [r2]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	3204      	adds	r2, #4
 80023fa:	edd2 7a00 	vldr	s15, [r2]
 80023fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002402:	edc3 7a00 	vstr	s15, [r3]
  pDst[(2u * fftLen) + 1u] = 0.0f;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	3304      	adds	r3, #4
 800240c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800240e:	4413      	add	r3, r2
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	601a      	str	r2, [r3, #0]

  pDst[0] = pSrc[0] + pSrc[1];
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	ed93 7a00 	vldr	s14, [r3]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	3304      	adds	r3, #4
 8002420:	edd3 7a00 	vldr	s15, [r3]
 8002424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002428:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800242a:	edc3 7a00 	vstr	s15, [r3]
  pDst[1] = 0.0f;
 800242e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002430:	3304      	adds	r3, #4
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

}
 8002438:	bf00      	nop
 800243a:	3744      	adds	r7, #68	; 0x44
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <arm_split_rifft_f32>:
  uint32_t fftLen,
  float32_t * pATable,
  float32_t * pBTable,
  float32_t * pDst,
  uint32_t modifier)
{
 8002444:	b480      	push	{r7}
 8002446:	b08f      	sub	sp, #60	; 0x3c
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
 8002450:	603b      	str	r3, [r7, #0]
  float32_t outR, outI;                          /* Temporary variables for output */
  float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
  float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficients */
  float32_t *pSrc1 = &pSrc[0], *pSrc2 = &pSrc[(2u * fftLen) + 1u];
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	3304      	adds	r3, #4
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	4413      	add	r3, r2
 8002460:	62bb      	str	r3, [r7, #40]	; 0x28

  pCoefA = &pATable[0];
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	637b      	str	r3, [r7, #52]	; 0x34
  pCoefB = &pBTable[0];
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	633b      	str	r3, [r7, #48]	; 0x30

  while(fftLen > 0u)
 800246a:	e084      	b.n	8002576 <arm_split_rifft_f32+0x132>
       pIn[2 * n - 2 * i] * pBTable[2 * i + 1] -   
       pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);   

     */

    CoefA1 = *pCoefA++;
 800246c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800246e:	1d1a      	adds	r2, r3, #4
 8002470:	637a      	str	r2, [r7, #52]	; 0x34
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
    CoefA2 = *pCoefA;
 8002476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	623b      	str	r3, [r7, #32]

    /* outR = (pSrc[2 * i] * CoefA1 */
    outR = *pSrc1 * CoefA1;
 800247c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800247e:	ed93 7a00 	vldr	s14, [r3]
 8002482:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248a:	edc7 7a07 	vstr	s15, [r7, #28]

    /* - pSrc[2 * i] * CoefA2 */
    outI = -(*pSrc1++) * CoefA2;
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002490:	1d1a      	adds	r2, r3, #4
 8002492:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002494:	edd3 7a00 	vldr	s15, [r3]
 8002498:	eeb1 7a67 	vneg.f32	s14, s15
 800249c:	edd7 7a08 	vldr	s15, [r7, #32]
 80024a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a4:	edc7 7a06 	vstr	s15, [r7, #24]

    /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
    outR += (*pSrc1 + *pSrc2) * CoefA2;
 80024a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024aa:	ed93 7a00 	vldr	s14, [r3]
 80024ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b0:	edd3 7a00 	vldr	s15, [r3]
 80024b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80024bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c0:	ed97 7a07 	vldr	s14, [r7, #28]
 80024c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c8:	edc7 7a07 	vstr	s15, [r7, #28]

    /* pSrc[2 * i + 1] * CoefA1 */
    outI += (*pSrc1++) * CoefA1;
 80024cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ce:	1d1a      	adds	r2, r3, #4
 80024d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024d2:	ed93 7a00 	vldr	s14, [r3]
 80024d6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80024da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024de:	ed97 7a06 	vldr	s14, [r7, #24]
 80024e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e6:	edc7 7a06 	vstr	s15, [r7, #24]

    CoefB1 = *pCoefB;
 80024ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	617b      	str	r3, [r7, #20]

    /* - pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
    outI -= *pSrc2-- * CoefB1;
 80024f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f2:	1f1a      	subs	r2, r3, #4
 80024f4:	62ba      	str	r2, [r7, #40]	; 0x28
 80024f6:	ed93 7a00 	vldr	s14, [r3]
 80024fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80024fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002502:	ed97 7a06 	vldr	s14, [r7, #24]
 8002506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800250a:	edc7 7a06 	vstr	s15, [r7, #24]

    /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
    outR += *pSrc2 * CoefB1;
 800250e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002510:	ed93 7a00 	vldr	s14, [r3]
 8002514:	edd7 7a05 	vldr	s15, [r7, #20]
 8002518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002524:	edc7 7a07 	vstr	s15, [r7, #28]

    /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
    outI += *pSrc2-- * CoefA2;
 8002528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252a:	1f1a      	subs	r2, r3, #4
 800252c:	62ba      	str	r2, [r7, #40]	; 0x28
 800252e:	ed93 7a00 	vldr	s14, [r3]
 8002532:	edd7 7a08 	vldr	s15, [r7, #32]
 8002536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253a:	ed97 7a06 	vldr	s14, [r7, #24]
 800253e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002542:	edc7 7a06 	vstr	s15, [r7, #24]

    /* write output */
    *pDst++ = outR;
 8002546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002548:	1d1a      	adds	r2, r3, #4
 800254a:	643a      	str	r2, [r7, #64]	; 0x40
 800254c:	69fa      	ldr	r2, [r7, #28]
 800254e:	601a      	str	r2, [r3, #0]
    *pDst++ = outI;
 8002550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002552:	1d1a      	adds	r2, r3, #4
 8002554:	643a      	str	r2, [r7, #64]	; 0x40
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	601a      	str	r2, [r3, #0]

    /* update coefficient pointer */
    pCoefB = pCoefB + (modifier * 2u);
 800255a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002560:	4413      	add	r3, r2
 8002562:	633b      	str	r3, [r7, #48]	; 0x30
    pCoefA = pCoefA + ((modifier * 2u) - 1u);
 8002564:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	3b04      	subs	r3, #4
 800256a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800256c:	4413      	add	r3, r2
 800256e:	637b      	str	r3, [r7, #52]	; 0x34

    /* Decrement loop count */
    fftLen--;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	3b01      	subs	r3, #1
 8002574:	60bb      	str	r3, [r7, #8]
  while(fftLen > 0u)
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f47f af77 	bne.w	800246c <arm_split_rifft_f32+0x28>
  }

}
 800257e:	bf00      	nop
 8002580:	373c      	adds	r7, #60	; 0x3c
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
	...

0800258c <arm_rfft_init_f32>:
  arm_rfft_instance_f32 * S,
  arm_cfft_radix4_instance_f32 * S_CFFT,
  uint32_t fftLenReal,
  uint32_t ifftFlagR,
  uint32_t bitReverseFlag)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	603b      	str	r3, [r7, #0]

  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 800259a:	2300      	movs	r3, #0
 800259c:	75fb      	strb	r3, [r7, #23]

  /*  Initialize the Real FFT length */
  S->fftLenReal = (uint16_t) fftLenReal;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	601a      	str	r2, [r3, #0]

  /*  Initialize the Complex FFT length */
  S->fftLenBy2 = (uint16_t) fftLenReal / 2u;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	085b      	lsrs	r3, r3, #1
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	809a      	strh	r2, [r3, #4]

  /*  Initialize the Twiddle coefficientA pointer */
  S->pTwiddleAReal = (float32_t *) realCoefA;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a22      	ldr	r2, [pc, #136]	; (8002640 <arm_rfft_init_f32+0xb4>)
 80025b8:	60da      	str	r2, [r3, #12]

  /*  Initialize the Twiddle coefficientB pointer */
  S->pTwiddleBReal = (float32_t *) realCoefB;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4a21      	ldr	r2, [pc, #132]	; (8002644 <arm_rfft_init_f32+0xb8>)
 80025be:	611a      	str	r2, [r3, #16]

  /*  Initialize the Flag for selection of RFFT or RIFFT */
  S->ifftFlagR = (uint8_t) ifftFlagR;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	719a      	strb	r2, [r3, #6]

  /*  Initialize the Flag for calculation Bit reversal or not */
  S->bitReverseFlagR = (uint8_t) bitReverseFlag;
 80025c8:	6a3b      	ldr	r3, [r7, #32]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	71da      	strb	r2, [r3, #7]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLenReal)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025d8:	d009      	beq.n	80025ee <arm_rfft_init_f32+0x62>
 80025da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025de:	d002      	beq.n	80025e6 <arm_rfft_init_f32+0x5a>
 80025e0:	2b80      	cmp	r3, #128	; 0x80
 80025e2:	d008      	beq.n	80025f6 <arm_rfft_init_f32+0x6a>
 80025e4:	e00b      	b.n	80025fe <arm_rfft_init_f32+0x72>
  {
    /* Init table modifier value */
  case 2048u:
    S->twidCoefRModifier = 1u;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	609a      	str	r2, [r3, #8]
    break;
 80025ec:	e00a      	b.n	8002604 <arm_rfft_init_f32+0x78>
  case 512u:
    S->twidCoefRModifier = 4u;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2204      	movs	r2, #4
 80025f2:	609a      	str	r2, [r3, #8]
    break;
 80025f4:	e006      	b.n	8002604 <arm_rfft_init_f32+0x78>
  case 128u:
    S->twidCoefRModifier = 16u;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2210      	movs	r2, #16
 80025fa:	609a      	str	r2, [r3, #8]
    break;
 80025fc:	e002      	b.n	8002604 <arm_rfft_init_f32+0x78>
  default:
    /*  Reporting argument error if rfftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 80025fe:	23ff      	movs	r3, #255	; 0xff
 8002600:	75fb      	strb	r3, [r7, #23]
    break;
 8002602:	bf00      	nop
  }

  /* Init Complex FFT Instance */
  S->pCfft = S_CFFT;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	615a      	str	r2, [r3, #20]

  if(S->ifftFlagR)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	799b      	ldrb	r3, [r3, #6]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d008      	beq.n	8002624 <arm_rfft_init_f32+0x98>
  {
    /* Initializes the CIFFT Module for fftLenreal/2 length */
    arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 1u, 0u);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6958      	ldr	r0, [r3, #20]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8899      	ldrh	r1, [r3, #4]
 800261a:	2300      	movs	r3, #0
 800261c:	2201      	movs	r2, #1
 800261e:	f7ff fd2d 	bl	800207c <arm_cfft_radix4_init_f32>
 8002622:	e007      	b.n	8002634 <arm_rfft_init_f32+0xa8>
  }
  else
  {
    /* Initializes the CFFT Module for fftLenreal/2 length */
    arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 0u, 0u);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6958      	ldr	r0, [r3, #20]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8899      	ldrh	r1, [r3, #4]
 800262c:	2300      	movs	r3, #0
 800262e:	2200      	movs	r2, #0
 8002630:	f7ff fd24 	bl	800207c <arm_cfft_radix4_init_f32>
  }

  /* return the status of RFFT Init function */
  return (status);
 8002634:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	0800881c 	.word	0x0800881c
 8002644:	0800a81c 	.word	0x0800a81c

08002648 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002650:	2300      	movs	r3, #0
 8002652:	73fb      	strb	r3, [r7, #15]
 8002654:	2300      	movs	r3, #0
 8002656:	73bb      	strb	r3, [r7, #14]
 8002658:	230f      	movs	r3, #15
 800265a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	78db      	ldrb	r3, [r3, #3]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d039      	beq.n	80026d8 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002664:	4b27      	ldr	r3, [pc, #156]	; (8002704 <NVIC_Init+0xbc>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	43db      	mvns	r3, r3
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	f1c3 0304 	rsb	r3, r3, #4
 800267a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800267c:	7b7a      	ldrb	r2, [r7, #13]
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	fa42 f303 	asr.w	r3, r2, r3
 8002684:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	785b      	ldrb	r3, [r3, #1]
 800268a:	461a      	mov	r2, r3
 800268c:	7bbb      	ldrb	r3, [r7, #14]
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	789a      	ldrb	r2, [r3, #2]
 8002698:	7b7b      	ldrb	r3, [r7, #13]
 800269a:	4013      	ands	r3, r2
 800269c:	b2da      	uxtb	r2, r3
 800269e:	7bfb      	ldrb	r3, [r7, #15]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80026aa:	4a17      	ldr	r2, [pc, #92]	; (8002708 <NVIC_Init+0xc0>)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	4413      	add	r3, r2
 80026b2:	7bfa      	ldrb	r2, [r7, #15]
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <NVIC_Init+0xc0>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	2101      	movs	r1, #1
 80026ce:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80026d2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80026d6:	e00f      	b.n	80026f8 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80026d8:	490b      	ldr	r1, [pc, #44]	; (8002708 <NVIC_Init+0xc0>)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	f003 031f 	and.w	r3, r3, #31
 80026ec:	2201      	movs	r2, #1
 80026ee:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80026f0:	f100 0320 	add.w	r3, r0, #32
 80026f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	e000ed00 	.word	0xe000ed00
 8002708:	e000e100 	.word	0xe000e100

0800270c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800271a:	2300      	movs	r3, #0
 800271c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800272a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800272e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	791b      	ldrb	r3, [r3, #4]
 8002734:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800273a:	4313      	orrs	r3, r2
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	4313      	orrs	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <ADC_Init+0xa8>)
 8002752:	4013      	ands	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800275e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002764:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	795b      	ldrb	r3, [r3, #5]
 800276a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800276c:	4313      	orrs	r3, r2
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	4313      	orrs	r3, r2
 8002772:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002786:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	7d1b      	ldrb	r3, [r3, #20]
 800278c:	3b01      	subs	r3, #1
 800278e:	b2da      	uxtb	r2, r3
 8002790:	7afb      	ldrb	r3, [r7, #11]
 8002792:	4313      	orrs	r3, r2
 8002794:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002796:	7afb      	ldrb	r3, [r7, #11]
 8002798:	051b      	lsls	r3, r3, #20
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	c0fff7fd 	.word	0xc0fff7fd

080027b8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d006      	beq.n	80027d8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f043 0201 	orr.w	r2, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80027d6:	e005      	b.n	80027e4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f023 0201 	bic.w	r2, r3, #1
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	609a      	str	r2, [r3, #8]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	4608      	mov	r0, r1
 80027fa:	4611      	mov	r1, r2
 80027fc:	461a      	mov	r2, r3
 80027fe:	4603      	mov	r3, r0
 8002800:	70fb      	strb	r3, [r7, #3]
 8002802:	460b      	mov	r3, r1
 8002804:	70bb      	strb	r3, [r7, #2]
 8002806:	4613      	mov	r3, r2
 8002808:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8002812:	78fb      	ldrb	r3, [r7, #3]
 8002814:	2b09      	cmp	r3, #9
 8002816:	d923      	bls.n	8002860 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800281e:	78fb      	ldrb	r3, [r7, #3]
 8002820:	f1a3 020a 	sub.w	r2, r3, #10
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	2207      	movs	r2, #7
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	43db      	mvns	r3, r3
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800283c:	7879      	ldrb	r1, [r7, #1]
 800283e:	78fb      	ldrb	r3, [r7, #3]
 8002840:	f1a3 020a 	sub.w	r2, r3, #10
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	4313      	orrs	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	60da      	str	r2, [r3, #12]
 800285e:	e01e      	b.n	800289e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002866:	78fa      	ldrb	r2, [r7, #3]
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	2207      	movs	r2, #7
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	43db      	mvns	r3, r3
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	4013      	ands	r3, r2
 800287e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002880:	7879      	ldrb	r1, [r7, #1]
 8002882:	78fa      	ldrb	r2, [r7, #3]
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4313      	orrs	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800289e:	78bb      	ldrb	r3, [r7, #2]
 80028a0:	2b06      	cmp	r3, #6
 80028a2:	d821      	bhi.n	80028e8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80028aa:	78bb      	ldrb	r3, [r7, #2]
 80028ac:	1e5a      	subs	r2, r3, #1
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	221f      	movs	r2, #31
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	43db      	mvns	r3, r3
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	4013      	ands	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80028c6:	78f9      	ldrb	r1, [r7, #3]
 80028c8:	78bb      	ldrb	r3, [r7, #2]
 80028ca:	1e5a      	subs	r2, r3, #1
 80028cc:	4613      	mov	r3, r2
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	4413      	add	r3, r2
 80028d2:	fa01 f303 	lsl.w	r3, r1, r3
 80028d6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	4313      	orrs	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80028e6:	e047      	b.n	8002978 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80028e8:	78bb      	ldrb	r3, [r7, #2]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d821      	bhi.n	8002932 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80028f4:	78bb      	ldrb	r3, [r7, #2]
 80028f6:	1fda      	subs	r2, r3, #7
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	221f      	movs	r2, #31
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	43db      	mvns	r3, r3
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	4013      	ands	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8002910:	78f9      	ldrb	r1, [r7, #3]
 8002912:	78bb      	ldrb	r3, [r7, #2]
 8002914:	1fda      	subs	r2, r3, #7
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	fa01 f303 	lsl.w	r3, r1, r3
 8002920:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	4313      	orrs	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002930:	e022      	b.n	8002978 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002936:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002938:	78bb      	ldrb	r3, [r7, #2]
 800293a:	f1a3 020d 	sub.w	r2, r3, #13
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	221f      	movs	r2, #31
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	43db      	mvns	r3, r3
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	4013      	ands	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8002956:	78f9      	ldrb	r1, [r7, #3]
 8002958:	78bb      	ldrb	r3, [r7, #2]
 800295a:	f1a3 020d 	sub.w	r2, r3, #13
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	fa01 f303 	lsl.w	r3, r1, r3
 8002968:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4313      	orrs	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	609a      	str	r2, [r3, #8]
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b0:	b29b      	uxth	r3, r3
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80029be:	b480      	push	{r7}
 80029c0:	b085      	sub	sp, #20
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
 80029c6:	460b      	mov	r3, r1
 80029c8:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	78fb      	ldrb	r3, [r7, #3]
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80029da:	2301      	movs	r3, #1
 80029dc:	73fb      	strb	r3, [r7, #15]
 80029de:	e001      	b.n	80029e4 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80029e0:	2300      	movs	r3, #0
 80029e2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
 80029fa:	460b      	mov	r3, r1
 80029fc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d006      	beq.n	8002a12 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f043 0201 	orr.w	r2, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8002a10:	e005      	b.n	8002a1e <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f023 0201 	bic.w	r2, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	601a      	str	r2, [r3, #0]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a15      	ldr	r2, [pc, #84]	; (8002a98 <DMA_GetFlagStatus+0x6c>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d802      	bhi.n	8002a4c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <DMA_GetFlagStatus+0x70>)
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	e001      	b.n	8002a50 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <DMA_GetFlagStatus+0x74>)
 8002a4e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	e002      	b.n	8002a68 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002a6e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d002      	beq.n	8002a84 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	75fb      	strb	r3, [r7, #23]
 8002a82:	e001      	b.n	8002a88 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8002a84:	2300      	movs	r3, #0
 8002a86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	4002640f 	.word	0x4002640f
 8002a9c:	40026000 	.word	0x40026000
 8002aa0:	40026400 	.word	0x40026400

08002aa4 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a10      	ldr	r2, [pc, #64]	; (8002af4 <DMA_ClearFlag+0x50>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d802      	bhi.n	8002abc <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002ab6:	4b10      	ldr	r3, [pc, #64]	; (8002af8 <DMA_ClearFlag+0x54>)
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	e001      	b.n	8002ac0 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002abc:	4b0f      	ldr	r3, [pc, #60]	; (8002afc <DMA_ClearFlag+0x58>)
 8002abe:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ad0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002ad8:	e006      	b.n	8002ae8 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ae0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	6093      	str	r3, [r2, #8]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	4002640f 	.word	0x4002640f
 8002af8:	40026000 	.word	0x40026000
 8002afc:	40026400 	.word	0x40026400

08002b00 <DMA2D_DeInit>:
  * @param  None
  * @retval None
  */

void DMA2D_DeInit(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* Enable DMA2D reset state */
  RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, ENABLE);
 8002b04:	2101      	movs	r1, #1
 8002b06:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002b0a:	f000 fe4d 	bl	80037a8 <RCC_AHB1PeriphResetCmd>
  /* Release DMA2D from reset state */
  RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, DISABLE);
 8002b0e:	2100      	movs	r1, #0
 8002b10:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002b14:	f000 fe48 	bl	80037a8 <RCC_AHB1PeriphResetCmd>
}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <DMA2D_Init>:
  * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure that contains
  *         the configuration information for the specified DMA2D peripheral.
  * @retval None
  */
void DMA2D_Init(DMA2D_InitTypeDef* DMA2D_InitStruct)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  uint32_t outgreen = 0;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
  uint32_t outred   = 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	613b      	str	r3, [r7, #16]
  uint32_t outalpha = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  uint32_t pixline  = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA2D_OUTPUT_OFFSET(DMA2D_InitStruct->DMA2D_OutputOffset));
  assert_param(IS_DMA2D_LINE(DMA2D_InitStruct->DMA2D_NumberOfLine));
  assert_param(IS_DMA2D_PIXEL(DMA2D_InitStruct->DMA2D_PixelPerLine));

  /* Configures the DMA2D operation mode */
  DMA2D->CR &= (uint32_t)CR_MASK;
 8002b34:	4a50      	ldr	r2, [pc, #320]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b36:	4b50      	ldr	r3, [pc, #320]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 1303 	bic.w	r3, r3, #196611	; 0x30003
 8002b3e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002b42:	6013      	str	r3, [r2, #0]
  DMA2D->CR |= (DMA2D_InitStruct->DMA2D_Mode);
 8002b44:	494c      	ldr	r1, [pc, #304]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b46:	4b4c      	ldr	r3, [pc, #304]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	600b      	str	r3, [r1, #0]

  /* Configures the color mode of the output image */
  DMA2D->OPFCCR &= ~(uint32_t)DMA2D_OPFCCR_CM;
 8002b52:	4a49      	ldr	r2, [pc, #292]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b54:	4b48      	ldr	r3, [pc, #288]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b58:	f023 0307 	bic.w	r3, r3, #7
 8002b5c:	6353      	str	r3, [r2, #52]	; 0x34
  DMA2D->OPFCCR |= (DMA2D_InitStruct->DMA2D_CMode);
 8002b5e:	4946      	ldr	r1, [pc, #280]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b60:	4b45      	ldr	r3, [pc, #276]	; (8002c78 <DMA2D_Init+0x15c>)
 8002b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	634b      	str	r3, [r1, #52]	; 0x34

  /* Configures the output color */

  if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB8888)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10c      	bne.n	8002b8e <DMA2D_Init+0x72>
  {
    outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	021b      	lsls	r3, r3, #8
 8002b7a:	617b      	str	r3, [r7, #20]
    outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	041b      	lsls	r3, r3, #16
 8002b82:	613b      	str	r3, [r7, #16]
    outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 24;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	061b      	lsls	r3, r3, #24
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e03a      	b.n	8002c04 <DMA2D_Init+0xe8>
  }
  else
  
    if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB888)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d10a      	bne.n	8002bac <DMA2D_Init+0x90>
    {
      outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	021b      	lsls	r3, r3, #8
 8002b9c:	617b      	str	r3, [r7, #20]
      outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	041b      	lsls	r3, r3, #16
 8002ba4:	613b      	str	r3, [r7, #16]
      outalpha = (uint32_t)0x00000000;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	e02b      	b.n	8002c04 <DMA2D_Init+0xe8>
    }
     
  else

    if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB565)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d10a      	bne.n	8002bca <DMA2D_Init+0xae>
    {
      outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	015b      	lsls	r3, r3, #5
 8002bba:	617b      	str	r3, [r7, #20]
      outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	02db      	lsls	r3, r3, #11
 8002bc2:	613b      	str	r3, [r7, #16]
      outalpha = (uint32_t)0x00000000;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	e01c      	b.n	8002c04 <DMA2D_Init+0xe8>
    }

  else

    if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB1555)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b03      	cmp	r3, #3
 8002bd0:	d10c      	bne.n	8002bec <DMA2D_Init+0xd0>
    {  
      outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	015b      	lsls	r3, r3, #5
 8002bd8:	617b      	str	r3, [r7, #20]
      outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	029b      	lsls	r3, r3, #10
 8002be0:	613b      	str	r3, [r7, #16]
      outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	03db      	lsls	r3, r3, #15
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	e00b      	b.n	8002c04 <DMA2D_Init+0xe8>
    }

  else /* DMA2D_CMode = DMA2D_ARGB4444 */
  {
    outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 4;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	617b      	str	r3, [r7, #20]
    outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	613b      	str	r3, [r7, #16]
    outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	031b      	lsls	r3, r3, #12
 8002c02:	60fb      	str	r3, [r7, #12]
  }  
  DMA2D->OCOLR |= ((outgreen) | (outred) | (DMA2D_InitStruct->DMA2D_OutputBlue) | (outalpha));
 8002c04:	481c      	ldr	r0, [pc, #112]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c06:	4b1c      	ldr	r3, [pc, #112]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c0a:	6979      	ldr	r1, [r7, #20]
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4319      	orrs	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4319      	orrs	r1, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	6383      	str	r3, [r0, #56]	; 0x38

  /* Configures the output memory address */
  DMA2D->OMAR = (DMA2D_InitStruct->DMA2D_OutputMemoryAdd);
 8002c1e:	4a16      	ldr	r2, [pc, #88]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Configure  the line Offset */
  DMA2D->OOR &= ~(uint32_t)DMA2D_OOR_LO;
 8002c26:	4a14      	ldr	r2, [pc, #80]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c28:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c34:	6413      	str	r3, [r2, #64]	; 0x40
  DMA2D->OOR |= (DMA2D_InitStruct->DMA2D_OutputOffset);
 8002c36:	4910      	ldr	r1, [pc, #64]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c38:	4b0f      	ldr	r3, [pc, #60]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	640b      	str	r3, [r1, #64]	; 0x40

  /* Configure the number of line and pixel per line */
  pixline = DMA2D_InitStruct->DMA2D_PixelPerLine << 16; 
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	041b      	lsls	r3, r3, #16
 8002c4a:	60bb      	str	r3, [r7, #8]
  DMA2D->NLR &= ~(DMA2D_NLR_NL | DMA2D_NLR_PL);
 8002c4c:	4a0a      	ldr	r2, [pc, #40]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8002c56:	6453      	str	r3, [r2, #68]	; 0x44
  DMA2D->NLR |= ((DMA2D_InitStruct->DMA2D_NumberOfLine) | (pixline));
 8002c58:	4807      	ldr	r0, [pc, #28]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c5a:	4b07      	ldr	r3, [pc, #28]	; (8002c78 <DMA2D_Init+0x15c>)
 8002c5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a19      	ldr	r1, [r3, #32]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	430b      	orrs	r3, r1
 8002c66:	4313      	orrs	r3, r2
 8002c68:	6443      	str	r3, [r0, #68]	; 0x44
  * @brief  Fills each DMA2D_InitStruct member with its default value.
  * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
}
 8002c6a:	bf00      	nop
 8002c6c:	371c      	adds	r7, #28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	4002b000 	.word	0x4002b000

08002c7c <DMA2D_StartTransfer>:
  * @param 
  * @retval None
  */

void DMA2D_StartTransfer(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
    /* Start DMA2D transfer by setting START bit */
    DMA2D->CR |= (uint32_t)DMA2D_CR_START;
 8002c80:	4a05      	ldr	r2, [pc, #20]	; (8002c98 <DMA2D_StartTransfer+0x1c>)
 8002c82:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <DMA2D_StartTransfer+0x1c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	4002b000 	.word	0x4002b000

08002c9c <DMA2D_GetFlagStatus>:
  *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
  * @retval The new state of DMA2D_FLAG (SET or RESET).
  */

FlagStatus DMA2D_GetFlagStatus(uint32_t DMA2D_FLAG)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
  
  /* Check the status of the specified DMA2D flag */
  if (((DMA2D->ISR) & DMA2D_FLAG) != (uint32_t)RESET)
 8002ca8:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <DMA2D_GetFlagStatus+0x30>)
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <DMA2D_GetFlagStatus+0x1e>
  {
    /* DMA2D_FLAG is set */
    bitstatus = SET;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	73fb      	strb	r3, [r7, #15]
 8002cb8:	e001      	b.n	8002cbe <DMA2D_GetFlagStatus+0x22>
  }
  else
  {
    /* DMA2D_FLAG is reset */
    bitstatus = RESET;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA2D_FLAG status */
  return bitstatus;
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	4002b000 	.word	0x4002b000

08002cd0 <FMC_SDRAMInit>:
  *         that contains the configuration information for the FMC SDRAM 
  *         specified Banks.                       
  * @retval None
  */
void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
{ 
 8002cd0:	b480      	push	{r7}
 8002cd2:	b087      	sub	sp, #28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* temporary registers */
  uint32_t tmpr1 = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	613b      	str	r3, [r7, #16]
  uint32_t tmpr3 = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr4 = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)); 
  assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
  assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
  
  /* SDRAM bank control register configuration */ 
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685a      	ldr	r2, [r3, #4]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8002cf0:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 8002cf6:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 8002cfc:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_CASLatency |
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	695b      	ldr	r3, [r3, #20]
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 8002d02:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
             FMC_SDRAMInitStruct->FMC_CASLatency |
 8002d08:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 8002d0e:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a1b      	ldr	r3, [r3, #32]
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8002d14:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
            
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d106      	bne.n	8002d34 <FMC_SDRAMInit+0x64>
  {
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 8002d26:	4940      	ldr	r1, [pc, #256]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002d32:	e011      	b.n	8002d58 <FMC_SDRAMInit+0x88>
  }
  else   /* SDCR2 "don't care" bits configuration */
  {
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69da      	ldr	r2, [r3, #28]
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8002d3c:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]
    
    FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 8002d46:	4a38      	ldr	r2, [pc, #224]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6013      	str	r3, [r2, #0]
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 8002d4c:	4936      	ldr	r1, [pc, #216]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
  /* SDRAM bank timing register configuration */
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d130      	bne.n	8002dc2 <FMC_SDRAMInit+0xf2>
  {
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002d72:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8002d7e:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	031b      	lsls	r3, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 8002d8a:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	041b      	lsls	r3, r3, #16
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8002d96:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	051b      	lsls	r3, r3, #20
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 8002da2:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	3b01      	subs	r3, #1
 8002dac:	061b      	lsls	r3, r3, #24
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002dae:	4313      	orrs	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
            
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 8002db2:	491d      	ldr	r1, [pc, #116]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3302      	adds	r3, #2
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
  }
  
}
 8002dc0:	e02c      	b.n	8002e1c <FMC_SDRAMInit+0x14c>
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002dd4:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8002de0:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	041b      	lsls	r3, r3, #16
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8002dec:	4313      	orrs	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	031a      	lsls	r2, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	051b      	lsls	r3, r3, #20
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
 8002e08:	4a07      	ldr	r2, [pc, #28]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	6093      	str	r3, [r2, #8]
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 8002e0e:	4906      	ldr	r1, [pc, #24]	; (8002e28 <FMC_SDRAMInit+0x158>)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	3302      	adds	r3, #2
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e1c:	bf00      	nop
 8002e1e:	371c      	adds	r7, #28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	a0000140 	.word	0xa0000140

08002e2c <FMC_SDRAMCmdConfig>:
  * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
  *         which will be configured.
  * @retval None
  */
void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpr = 0x0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
  assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
  
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681a      	ldr	r2, [r3, #0]
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8002e40:	431a      	orrs	r2, r3
                     (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	015b      	lsls	r3, r3, #5
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 8002e4a:	431a      	orrs	r2, r3
                     ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	025b      	lsls	r3, r3, #9
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
  
  FMC_Bank5_6->SDCMR = tmpr;
 8002e56:	4a04      	ldr	r2, [pc, #16]	; (8002e68 <FMC_SDRAMCmdConfig+0x3c>)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6113      	str	r3, [r2, #16]

}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	a0000140 	.word	0xa0000140

08002e6c <FMC_SetRefreshCount>:
  * @brief  defines the SDRAM Memory Refresh rate.
  * @param  FMC_Count: specifies the Refresh timer count.       
  * @retval None
  */
void FMC_SetRefreshCount(uint32_t FMC_Count)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* check the parameters */
  assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
  
  FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 8002e74:	4906      	ldr	r1, [pc, #24]	; (8002e90 <FMC_SetRefreshCount+0x24>)
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <FMC_SetRefreshCount+0x24>)
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	614b      	str	r3, [r1, #20]
   
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	a0000140 	.word	0xa0000140

08002e94 <FMC_GetFlagStatus>:
  *            @arg FMC_FLAG_Refresh: Refresh error Flag.
  *            @arg FMC_FLAG_Busy: Busy status Flag.     
  * @retval The new state of FMC_FLAG (SET or RESET).
  */
FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
  assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
  
  if(FMC_Bank == FMC_Bank2_NAND)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b10      	cmp	r3, #16
 8002eaa:	d103      	bne.n	8002eb4 <FMC_GetFlagStatus+0x20>
  {
    tmpsr = FMC_Bank2->SR2;
 8002eac:	4b14      	ldr	r3, [pc, #80]	; (8002f00 <FMC_GetFlagStatus+0x6c>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	e012      	b.n	8002eda <FMC_GetFlagStatus+0x46>
  }  
  else if(FMC_Bank == FMC_Bank3_NAND)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eba:	d103      	bne.n	8002ec4 <FMC_GetFlagStatus+0x30>
  {
    tmpsr = FMC_Bank3->SR3;
 8002ebc:	4b11      	ldr	r3, [pc, #68]	; (8002f04 <FMC_GetFlagStatus+0x70>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	e00a      	b.n	8002eda <FMC_GetFlagStatus+0x46>
  }
  else if(FMC_Bank == FMC_Bank4_PCCARD)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eca:	d103      	bne.n	8002ed4 <FMC_GetFlagStatus+0x40>
  {
    tmpsr = FMC_Bank4->SR4;
 8002ecc:	4b0e      	ldr	r3, [pc, #56]	; (8002f08 <FMC_GetFlagStatus+0x74>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	e002      	b.n	8002eda <FMC_GetFlagStatus+0x46>
  }
  else 
  {
    tmpsr = FMC_Bank5_6->SDSR;
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <FMC_GetFlagStatus+0x78>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	60bb      	str	r3, [r7, #8]
  }
  
  /* Get the flag status */
  if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	401a      	ands	r2, r3
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d002      	beq.n	8002eec <FMC_GetFlagStatus+0x58>
  {
    bitstatus = RESET;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
 8002eea:	e001      	b.n	8002ef0 <FMC_GetFlagStatus+0x5c>
  }
  else
  {
    bitstatus = SET;
 8002eec:	2301      	movs	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 8002ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	a0000060 	.word	0xa0000060
 8002f04:	a0000080 	.word	0xa0000080
 8002f08:	a00000a0 	.word	0xa00000a0
 8002f0c:	a0000140 	.word	0xa0000140

08002f10 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	613b      	str	r3, [r7, #16]
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	e076      	b.n	800301a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d165      	bne.n	8003014 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	2103      	movs	r1, #3
 8002f52:	fa01 f303 	lsl.w	r3, r1, r3
 8002f56:	43db      	mvns	r3, r3
 8002f58:	401a      	ands	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	791b      	ldrb	r3, [r3, #4]
 8002f66:	4619      	mov	r1, r3
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f70:	431a      	orrs	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	791b      	ldrb	r3, [r3, #4]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d003      	beq.n	8002f86 <GPIO_Init+0x76>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	791b      	ldrb	r3, [r3, #4]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d12e      	bne.n	8002fe4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2103      	movs	r1, #3
 8002f90:	fa01 f303 	lsl.w	r3, r1, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	401a      	ands	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	795b      	ldrb	r3, [r3, #5]
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	408b      	lsls	r3, r1
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	401a      	ands	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	7992      	ldrb	r2, [r2, #6]
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	b292      	uxth	r2, r2
 8002fd8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fdc:	b292      	uxth	r2, r2
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68da      	ldr	r2, [r3, #12]
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	2103      	movs	r1, #3
 8002ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	401a      	ands	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	79db      	ldrb	r3, [r3, #7]
 8003004:	4619      	mov	r1, r3
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	3301      	adds	r3, #1
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	2b0f      	cmp	r3, #15
 800301e:	d985      	bls.n	8002f2c <GPIO_Init+0x1c>
    }
  }
}
 8003020:	bf00      	nop
 8003022:	371c      	adds	r7, #28
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	887a      	ldrh	r2, [r7, #2]
 800303c:	831a      	strh	r2, [r3, #24]
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	887a      	ldrh	r2, [r7, #2]
 800305a:	835a      	strh	r2, [r3, #26]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	807b      	strh	r3, [r7, #2]
 8003074:	4613      	mov	r3, r2
 8003076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8003078:	787b      	ldrb	r3, [r7, #1]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	887a      	ldrh	r2, [r7, #2]
 8003082:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8003084:	e002      	b.n	800308c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	887a      	ldrh	r2, [r7, #2]
 800308a:	835a      	strh	r2, [r3, #26]
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	807b      	strh	r3, [r7, #2]
 80030a4:	4613      	mov	r3, r2
 80030a6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80030a8:	2300      	movs	r3, #0
 80030aa:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80030b0:	787a      	ldrb	r2, [r7, #1]
 80030b2:	887b      	ldrh	r3, [r7, #2]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80030c0:	887b      	ldrh	r3, [r7, #2]
 80030c2:	08db      	lsrs	r3, r3, #3
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	4618      	mov	r0, r3
 80030c8:	887b      	ldrh	r3, [r7, #2]
 80030ca:	08db      	lsrs	r3, r3, #3
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3208      	adds	r2, #8
 80030d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	210f      	movs	r1, #15
 80030e2:	fa01 f303 	lsl.w	r3, r1, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	ea02 0103 	and.w	r1, r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f100 0208 	add.w	r2, r0, #8
 80030f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80030f6:	887b      	ldrh	r3, [r7, #2]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	461a      	mov	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	3208      	adds	r2, #8
 8003102:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4313      	orrs	r3, r2
 800310a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800310c:	887b      	ldrh	r3, [r7, #2]
 800310e:	08db      	lsrs	r3, r3, #3
 8003110:	b29b      	uxth	r3, r3
 8003112:	461a      	mov	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3208      	adds	r2, #8
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003136:	78fb      	ldrb	r3, [r7, #3]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	b29b      	uxth	r3, r3
 8003142:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003146:	b29a      	uxth	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 800314c:	e007      	b.n	800315e <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	881b      	ldrh	r3, [r3, #0]
 8003152:	b29b      	uxth	r3, r3
 8003154:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003158:	b29a      	uxth	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	801a      	strh	r2, [r3, #0]
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
	...

0800316c <LTDC_Init>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	; 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t horizontalsync = 0;
 8003174:	2300      	movs	r3, #0
 8003176:	61fb      	str	r3, [r7, #28]
  uint32_t accumulatedHBP = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]
  uint32_t accumulatedactiveW = 0;
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
  uint32_t totalwidth = 0;
 8003180:	2300      	movs	r3, #0
 8003182:	613b      	str	r3, [r7, #16]
  uint32_t backgreen = 0;
 8003184:	2300      	movs	r3, #0
 8003186:	60fb      	str	r3, [r7, #12]
  uint32_t backred = 0;
 8003188:	2300      	movs	r3, #0
 800318a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));

  /* Sets Synchronization size */
  LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800318c:	4940      	ldr	r1, [pc, #256]	; (8003290 <LTDC_Init+0x124>)
 800318e:	4b40      	ldr	r3, [pc, #256]	; (8003290 <LTDC_Init+0x124>)
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	4b40      	ldr	r3, [pc, #256]	; (8003294 <LTDC_Init+0x128>)
 8003194:	4013      	ands	r3, r2
 8003196:	608b      	str	r3, [r1, #8]
  horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	041b      	lsls	r3, r3, #16
 800319e:	61fb      	str	r3, [r7, #28]
  LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 80031a0:	483b      	ldr	r0, [pc, #236]	; (8003290 <LTDC_Init+0x124>)
 80031a2:	4b3b      	ldr	r3, [pc, #236]	; (8003290 <LTDC_Init+0x124>)
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6959      	ldr	r1, [r3, #20]
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	430b      	orrs	r3, r1
 80031ae:	4313      	orrs	r3, r2
 80031b0:	6083      	str	r3, [r0, #8]

  /* Sets Accumulated Back porch */
  LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80031b2:	4937      	ldr	r1, [pc, #220]	; (8003290 <LTDC_Init+0x124>)
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <LTDC_Init+0x124>)
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	4b36      	ldr	r3, [pc, #216]	; (8003294 <LTDC_Init+0x128>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	60cb      	str	r3, [r1, #12]
  accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	041b      	lsls	r3, r3, #16
 80031c4:	61bb      	str	r3, [r7, #24]
  LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 80031c6:	4832      	ldr	r0, [pc, #200]	; (8003290 <LTDC_Init+0x124>)
 80031c8:	4b31      	ldr	r3, [pc, #196]	; (8003290 <LTDC_Init+0x124>)
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69d9      	ldr	r1, [r3, #28]
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	430b      	orrs	r3, r1
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60c3      	str	r3, [r0, #12]

  /* Sets Accumulated Active Width */
  LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80031d8:	492d      	ldr	r1, [pc, #180]	; (8003290 <LTDC_Init+0x124>)
 80031da:	4b2d      	ldr	r3, [pc, #180]	; (8003290 <LTDC_Init+0x124>)
 80031dc:	691a      	ldr	r2, [r3, #16]
 80031de:	4b2d      	ldr	r3, [pc, #180]	; (8003294 <LTDC_Init+0x128>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	610b      	str	r3, [r1, #16]
  accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	041b      	lsls	r3, r3, #16
 80031ea:	617b      	str	r3, [r7, #20]
  LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 80031ec:	4828      	ldr	r0, [pc, #160]	; (8003290 <LTDC_Init+0x124>)
 80031ee:	4b28      	ldr	r3, [pc, #160]	; (8003290 <LTDC_Init+0x124>)
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	430b      	orrs	r3, r1
 80031fa:	4313      	orrs	r3, r2
 80031fc:	6103      	str	r3, [r0, #16]

  /* Sets Total Width */
  LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80031fe:	4924      	ldr	r1, [pc, #144]	; (8003290 <LTDC_Init+0x124>)
 8003200:	4b23      	ldr	r3, [pc, #140]	; (8003290 <LTDC_Init+0x124>)
 8003202:	695a      	ldr	r2, [r3, #20]
 8003204:	4b23      	ldr	r3, [pc, #140]	; (8003294 <LTDC_Init+0x128>)
 8003206:	4013      	ands	r3, r2
 8003208:	614b      	str	r3, [r1, #20]
  totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320e:	041b      	lsls	r3, r3, #16
 8003210:	613b      	str	r3, [r7, #16]
  LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 8003212:	481f      	ldr	r0, [pc, #124]	; (8003290 <LTDC_Init+0x124>)
 8003214:	4b1e      	ldr	r3, [pc, #120]	; (8003290 <LTDC_Init+0x124>)
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	430b      	orrs	r3, r1
 8003220:	4313      	orrs	r3, r2
 8003222:	6143      	str	r3, [r0, #20]

  LTDC->GCR &= (uint32_t)GCR_MASK;
 8003224:	491a      	ldr	r1, [pc, #104]	; (8003290 <LTDC_Init+0x124>)
 8003226:	4b1a      	ldr	r3, [pc, #104]	; (8003290 <LTDC_Init+0x124>)
 8003228:	699a      	ldr	r2, [r3, #24]
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <LTDC_Init+0x12c>)
 800322c:	4013      	ands	r3, r2
 800322e:	618b      	str	r3, [r1, #24]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8003230:	4817      	ldr	r0, [pc, #92]	; (8003290 <LTDC_Init+0x124>)
 8003232:	4b17      	ldr	r3, [pc, #92]	; (8003290 <LTDC_Init+0x124>)
 8003234:	699a      	ldr	r2, [r3, #24]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6819      	ldr	r1, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8003244:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	430b      	orrs	r3, r1
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 800324c:	4313      	orrs	r3, r2
 800324e:	6183      	str	r3, [r0, #24]

  /* sets the background color value */
  backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	60fb      	str	r3, [r7, #12]
  backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325c:	041b      	lsls	r3, r3, #16
 800325e:	60bb      	str	r3, [r7, #8]

  LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003260:	4a0b      	ldr	r2, [pc, #44]	; (8003290 <LTDC_Init+0x124>)
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <LTDC_Init+0x124>)
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800326a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 800326c:	4808      	ldr	r0, [pc, #32]	; (8003290 <LTDC_Init+0x124>)
 800326e:	4b08      	ldr	r3, [pc, #32]	; (8003290 <LTDC_Init+0x124>)
 8003270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003272:	68b9      	ldr	r1, [r7, #8]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4319      	orrs	r1, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	430b      	orrs	r3, r1
 800327e:	4313      	orrs	r3, r2
 8003280:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8003282:	bf00      	nop
 8003284:	3724      	adds	r7, #36	; 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40016800 	.word	0x40016800
 8003294:	f000f800 	.word	0xf000f800
 8003298:	0ffe888f 	.word	0x0ffe888f

0800329c <LTDC_Cmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_Cmd(FunctionalState NewState)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4603      	mov	r3, r0
 80032a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <LTDC_Cmd+0x1e>
  {
    /* Enable LTDC by setting LTDCEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 80032ac:	4a09      	ldr	r2, [pc, #36]	; (80032d4 <LTDC_Cmd+0x38>)
 80032ae:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <LTDC_Cmd+0x38>)
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable LTDC by clearing LTDCEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
  }
}
 80032b8:	e005      	b.n	80032c6 <LTDC_Cmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 80032ba:	4a06      	ldr	r2, [pc, #24]	; (80032d4 <LTDC_Cmd+0x38>)
 80032bc:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <LTDC_Cmd+0x38>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f023 0301 	bic.w	r3, r3, #1
 80032c4:	6193      	str	r3, [r2, #24]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40016800 	.word	0x40016800

080032d8 <LTDC_DitherCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_DitherCmd(FunctionalState NewState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80032e2:	79fb      	ldrb	r3, [r7, #7]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d006      	beq.n	80032f6 <LTDC_DitherCmd+0x1e>
  {
    /* Enable Dither by setting DTEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 80032e8:	4a09      	ldr	r2, [pc, #36]	; (8003310 <LTDC_DitherCmd+0x38>)
 80032ea:	4b09      	ldr	r3, [pc, #36]	; (8003310 <LTDC_DitherCmd+0x38>)
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f2:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable Dither by clearing DTEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
  }
}
 80032f4:	e005      	b.n	8003302 <LTDC_DitherCmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 80032f6:	4a06      	ldr	r2, [pc, #24]	; (8003310 <LTDC_DitherCmd+0x38>)
 80032f8:	4b05      	ldr	r3, [pc, #20]	; (8003310 <LTDC_DitherCmd+0x38>)
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003300:	6193      	str	r3, [r2, #24]
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40016800 	.word	0x40016800

08003314 <LTDC_ReloadConfig>:
  *     @arg LTDC_VBReload: Immediate reload.  
  * @retval None
  */

void LTDC_ReloadConfig(uint32_t LTDC_Reload)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(LTDC_Reload));

  /* Sets the Reload type */
  LTDC->SRCR = (uint32_t)LTDC_Reload;
 800331c:	4a04      	ldr	r2, [pc, #16]	; (8003330 <LTDC_ReloadConfig+0x1c>)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6253      	str	r3, [r2, #36]	; 0x24
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40016800 	.word	0x40016800

08003334 <LTDC_LayerInit>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
{
 8003334:	b480      	push	{r7}
 8003336:	b089      	sub	sp, #36	; 0x24
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]

  uint32_t whsppos = 0;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
  uint32_t wvsppos = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	61bb      	str	r3, [r7, #24]
  uint32_t dcgreen = 0;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
  uint32_t dcred = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]
  uint32_t dcalpha = 0;
 800334e:	2300      	movs	r3, #0
 8003350:	60fb      	str	r3, [r7, #12]
  uint32_t cfbp = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
  assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
  assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));

  /* Configures the horizontal start and stop position */
  whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	041b      	lsls	r3, r3, #16
 800335c:	61fb      	str	r3, [r7, #28]
  LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	605a      	str	r2, [r3, #4]
  LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	605a      	str	r2, [r3, #4]

  /* Configures the vertical start and stop position */
  wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	041b      	lsls	r3, r3, #16
 800337c:	61bb      	str	r3, [r7, #24]
  LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	609a      	str	r2, [r3, #8]
  LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689a      	ldr	r2, [r3, #8]
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	609a      	str	r2, [r3, #8]

  /* Specifies the pixel format */
  LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f023 0207 	bic.w	r2, r3, #7
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	611a      	str	r2, [r3, #16]
  LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	691a      	ldr	r2, [r3, #16]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	611a      	str	r2, [r3, #16]

  /* Configures the default color values */
  dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	021b      	lsls	r3, r3, #8
 80033b0:	617b      	str	r3, [r7, #20]
  dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	041b      	lsls	r3, r3, #16
 80033b8:	613b      	str	r3, [r7, #16]
  dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	061b      	lsls	r3, r3, #24
 80033c0:	60fb      	str	r3, [r7, #12]
  LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	619a      	str	r2, [r3, #24]
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	699a      	ldr	r2, [r3, #24]
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	431a      	orrs	r2, r3
                        dcred | dcalpha);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	431a      	orrs	r2, r3
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	619a      	str	r2, [r3, #24]

  /* Specifies the constant alpha value */      
  LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	695b      	ldr	r3, [r3, #20]
 80033e4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	615a      	str	r2, [r3, #20]
  LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	695a      	ldr	r2, [r3, #20]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	615a      	str	r2, [r3, #20]

  /* Specifies the blending factors */
  LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033fc:	f023 0307 	bic.w	r3, r3, #7
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	61d3      	str	r3, [r2, #28]
  LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_BlendingFactor_2);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340c:	431a      	orrs	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	61da      	str	r2, [r3, #28]

  /* Configures the color frame buffer start address */
  LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	629a      	str	r2, [r3, #40]	; 0x28
  LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	629a      	str	r2, [r3, #40]	; 0x28

  /* Configures the color frame buffer pitch in byte */
  cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003428:	041b      	lsls	r3, r3, #16
 800342a:	60bb      	str	r3, [r7, #8]
  LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	f003 22e0 	and.w	r2, r3, #3758153728	; 0xe000e000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	62da      	str	r2, [r3, #44]	; 0x2c
  LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003448:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800344c:	f023 0307 	bic.w	r3, r3, #7
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	631a      	str	r2, [r3, #48]	; 0x30

}
 800345c:	bf00      	nop
 800345e:	3724      	adds	r7, #36	; 0x24
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LTDC_LayerCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d006      	beq.n	8003488 <LTDC_LayerCmd+0x20>
  {
    /* Enable LTDC_Layer by setting LEN bit */
    LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f043 0201 	orr.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable LTDC_Layer by clearing LEN bit */
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
  }
}
 8003486:	e005      	b.n	8003494 <LTDC_LayerCmd+0x2c>
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f023 0201 	bic.w	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	601a      	str	r2, [r3, #0]
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80034aa:	4b06      	ldr	r3, [pc, #24]	; (80034c4 <RCC_HSEConfig+0x24>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80034b0:	4a04      	ldr	r2, [pc, #16]	; (80034c4 <RCC_HSEConfig+0x24>)
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	7013      	strb	r3, [r2, #0]
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	40023802 	.word	0x40023802

080034c8 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));

  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 80034d4:	4908      	ldr	r1, [pc, #32]	; (80034f8 <RCC_PLLSAIConfig+0x30>)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	019a      	lsls	r2, r3, #6
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	061b      	lsls	r3, r3, #24
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	071b      	lsls	r3, r3, #28
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80034ea:	bf00      	nop
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40023800 	.word	0x40023800

080034fc <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	4603      	mov	r3, r0
 8003504:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8003506:	4a04      	ldr	r2, [pc, #16]	; (8003518 <RCC_PLLSAICmd+0x1c>)
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	6013      	str	r3, [r2, #0]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	42470070 	.word	0x42470070

0800351c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800351c:	b480      	push	{r7}
 800351e:	b089      	sub	sp, #36	; 0x24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003524:	2300      	movs	r3, #0
 8003526:	61bb      	str	r3, [r7, #24]
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	2300      	movs	r3, #0
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	2302      	movs	r3, #2
 8003532:	613b      	str	r3, [r7, #16]
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	2302      	movs	r3, #2
 800353a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800353c:	4b47      	ldr	r3, [pc, #284]	; (800365c <RCC_GetClocksFreq+0x140>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 030c 	and.w	r3, r3, #12
 8003544:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b04      	cmp	r3, #4
 800354a:	d007      	beq.n	800355c <RCC_GetClocksFreq+0x40>
 800354c:	2b08      	cmp	r3, #8
 800354e:	d009      	beq.n	8003564 <RCC_GetClocksFreq+0x48>
 8003550:	2b00      	cmp	r3, #0
 8003552:	d13d      	bne.n	80035d0 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a42      	ldr	r2, [pc, #264]	; (8003660 <RCC_GetClocksFreq+0x144>)
 8003558:	601a      	str	r2, [r3, #0]
      break;
 800355a:	e03d      	b.n	80035d8 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a41      	ldr	r2, [pc, #260]	; (8003664 <RCC_GetClocksFreq+0x148>)
 8003560:	601a      	str	r2, [r3, #0]
      break;
 8003562:	e039      	b.n	80035d8 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003564:	4b3d      	ldr	r3, [pc, #244]	; (800365c <RCC_GetClocksFreq+0x140>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	0d9b      	lsrs	r3, r3, #22
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003570:	4b3a      	ldr	r3, [pc, #232]	; (800365c <RCC_GetClocksFreq+0x140>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003578:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00c      	beq.n	800359a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003580:	4a38      	ldr	r2, [pc, #224]	; (8003664 <RCC_GetClocksFreq+0x148>)
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	fbb2 f3f3 	udiv	r3, r2, r3
 8003588:	4a34      	ldr	r2, [pc, #208]	; (800365c <RCC_GetClocksFreq+0x140>)
 800358a:	6852      	ldr	r2, [r2, #4]
 800358c:	0992      	lsrs	r2, r2, #6
 800358e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003592:	fb02 f303 	mul.w	r3, r2, r3
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	e00b      	b.n	80035b2 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800359a:	4a31      	ldr	r2, [pc, #196]	; (8003660 <RCC_GetClocksFreq+0x144>)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a2:	4a2e      	ldr	r2, [pc, #184]	; (800365c <RCC_GetClocksFreq+0x140>)
 80035a4:	6852      	ldr	r2, [r2, #4]
 80035a6:	0992      	lsrs	r2, r2, #6
 80035a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035ac:	fb02 f303 	mul.w	r3, r2, r3
 80035b0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80035b2:	4b2a      	ldr	r3, [pc, #168]	; (800365c <RCC_GetClocksFreq+0x140>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	0c1b      	lsrs	r3, r3, #16
 80035b8:	f003 0303 	and.w	r3, r3, #3
 80035bc:	3301      	adds	r3, #1
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80035c2:	69fa      	ldr	r2, [r7, #28]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	601a      	str	r2, [r3, #0]
      break;
 80035ce:	e003      	b.n	80035d8 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a23      	ldr	r2, [pc, #140]	; (8003660 <RCC_GetClocksFreq+0x144>)
 80035d4:	601a      	str	r2, [r3, #0]
      break;
 80035d6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80035d8:	4b20      	ldr	r3, [pc, #128]	; (800365c <RCC_GetClocksFreq+0x140>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035e0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80035e8:	4a1f      	ldr	r2, [pc, #124]	; (8003668 <RCC_GetClocksFreq+0x14c>)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	4413      	add	r3, r2
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	40da      	lsrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003600:	4b16      	ldr	r3, [pc, #88]	; (800365c <RCC_GetClocksFreq+0x140>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003608:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	0a9b      	lsrs	r3, r3, #10
 800360e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003610:	4a15      	ldr	r2, [pc, #84]	; (8003668 <RCC_GetClocksFreq+0x14c>)
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	4413      	add	r3, r2
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	40da      	lsrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003628:	4b0c      	ldr	r3, [pc, #48]	; (800365c <RCC_GetClocksFreq+0x140>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003630:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	0b5b      	lsrs	r3, r3, #13
 8003636:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003638:	4a0b      	ldr	r2, [pc, #44]	; (8003668 <RCC_GetClocksFreq+0x14c>)
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	4413      	add	r3, r2
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	40da      	lsrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	60da      	str	r2, [r3, #12]
}
 8003650:	bf00      	nop
 8003652:	3724      	adds	r7, #36	; 0x24
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40023800 	.word	0x40023800
 8003660:	00f42400 	.word	0x00f42400
 8003664:	007a1200 	.word	0x007a1200
 8003668:	20000000 	.word	0x20000000

0800366c <RCC_LTDCCLKDivConfig>:
  *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8003678:	4b0a      	ldr	r3, [pc, #40]	; (80036a4 <RCC_LTDCCLKDivConfig+0x38>)
 800367a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800367e:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003686:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4313      	orrs	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8003690:	4a04      	ldr	r2, [pc, #16]	; (80036a4 <RCC_LTDCCLKDivConfig+0x38>)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8003698:	bf00      	nop
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	40023800 	.word	0x40023800

080036a8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80036b4:	78fb      	ldrb	r3, [r7, #3]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d006      	beq.n	80036c8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80036ba:	490a      	ldr	r1, [pc, #40]	; (80036e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80036bc:	4b09      	ldr	r3, [pc, #36]	; (80036e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80036be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80036c6:	e006      	b.n	80036d6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80036c8:	4906      	ldr	r1, [pc, #24]	; (80036e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80036ca:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80036cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	43db      	mvns	r3, r3
 80036d2:	4013      	ands	r3, r2
 80036d4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800

080036e8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d006      	beq.n	8003708 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80036fa:	490a      	ldr	r1, [pc, #40]	; (8003724 <RCC_AHB3PeriphClockCmd+0x3c>)
 80036fc:	4b09      	ldr	r3, [pc, #36]	; (8003724 <RCC_AHB3PeriphClockCmd+0x3c>)
 80036fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4313      	orrs	r3, r2
 8003704:	638b      	str	r3, [r1, #56]	; 0x38
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
  }
}
 8003706:	e006      	b.n	8003716 <RCC_AHB3PeriphClockCmd+0x2e>
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8003708:	4906      	ldr	r1, [pc, #24]	; (8003724 <RCC_AHB3PeriphClockCmd+0x3c>)
 800370a:	4b06      	ldr	r3, [pc, #24]	; (8003724 <RCC_AHB3PeriphClockCmd+0x3c>)
 800370c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	43db      	mvns	r3, r3
 8003712:	4013      	ands	r3, r2
 8003714:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40023800 	.word	0x40023800

08003728 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003734:	78fb      	ldrb	r3, [r7, #3]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d006      	beq.n	8003748 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800373a:	490a      	ldr	r1, [pc, #40]	; (8003764 <RCC_APB1PeriphClockCmd+0x3c>)
 800373c:	4b09      	ldr	r3, [pc, #36]	; (8003764 <RCC_APB1PeriphClockCmd+0x3c>)
 800373e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4313      	orrs	r3, r2
 8003744:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8003746:	e006      	b.n	8003756 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003748:	4906      	ldr	r1, [pc, #24]	; (8003764 <RCC_APB1PeriphClockCmd+0x3c>)
 800374a:	4b06      	ldr	r3, [pc, #24]	; (8003764 <RCC_APB1PeriphClockCmd+0x3c>)
 800374c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	43db      	mvns	r3, r3
 8003752:	4013      	ands	r3, r2
 8003754:	640b      	str	r3, [r1, #64]	; 0x40
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800

08003768 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	460b      	mov	r3, r1
 8003772:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003774:	78fb      	ldrb	r3, [r7, #3]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d006      	beq.n	8003788 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800377a:	490a      	ldr	r1, [pc, #40]	; (80037a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800377c:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800377e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4313      	orrs	r3, r2
 8003784:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003786:	e006      	b.n	8003796 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003788:	4906      	ldr	r1, [pc, #24]	; (80037a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800378c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	43db      	mvns	r3, r3
 8003792:	4013      	ands	r3, r2
 8003794:	644b      	str	r3, [r1, #68]	; 0x44
}
 8003796:	bf00      	nop
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40023800 	.word	0x40023800

080037a8 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	460b      	mov	r3, r1
 80037b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037b4:	78fb      	ldrb	r3, [r7, #3]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d006      	beq.n	80037c8 <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80037ba:	490a      	ldr	r1, [pc, #40]	; (80037e4 <RCC_AHB1PeriphResetCmd+0x3c>)
 80037bc:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <RCC_AHB1PeriphResetCmd+0x3c>)
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
  }
}
 80037c6:	e006      	b.n	80037d6 <RCC_AHB1PeriphResetCmd+0x2e>
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80037c8:	4906      	ldr	r1, [pc, #24]	; (80037e4 <RCC_AHB1PeriphResetCmd+0x3c>)
 80037ca:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <RCC_AHB1PeriphResetCmd+0x3c>)
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	4013      	ands	r3, r2
 80037d4:	610b      	str	r3, [r1, #16]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40023800 	.word	0x40023800

080037e8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	460b      	mov	r3, r1
 80037f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80037f4:	78fb      	ldrb	r3, [r7, #3]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d006      	beq.n	8003808 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80037fa:	490a      	ldr	r1, [pc, #40]	; (8003824 <RCC_APB1PeriphResetCmd+0x3c>)
 80037fc:	4b09      	ldr	r3, [pc, #36]	; (8003824 <RCC_APB1PeriphResetCmd+0x3c>)
 80037fe:	6a1a      	ldr	r2, [r3, #32]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4313      	orrs	r3, r2
 8003804:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8003806:	e006      	b.n	8003816 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003808:	4906      	ldr	r1, [pc, #24]	; (8003824 <RCC_APB1PeriphResetCmd+0x3c>)
 800380a:	4b06      	ldr	r3, [pc, #24]	; (8003824 <RCC_APB1PeriphResetCmd+0x3c>)
 800380c:	6a1a      	ldr	r2, [r3, #32]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	43db      	mvns	r3, r3
 8003812:	4013      	ands	r3, r2
 8003814:	620b      	str	r3, [r1, #32]
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40023800 	.word	0x40023800

08003828 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003834:	78fb      	ldrb	r3, [r7, #3]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d006      	beq.n	8003848 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800383a:	490a      	ldr	r1, [pc, #40]	; (8003864 <RCC_APB2PeriphResetCmd+0x3c>)
 800383c:	4b09      	ldr	r3, [pc, #36]	; (8003864 <RCC_APB2PeriphResetCmd+0x3c>)
 800383e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4313      	orrs	r3, r2
 8003844:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8003846:	e006      	b.n	8003856 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003848:	4906      	ldr	r1, [pc, #24]	; (8003864 <RCC_APB2PeriphResetCmd+0x3c>)
 800384a:	4b06      	ldr	r3, [pc, #24]	; (8003864 <RCC_APB2PeriphResetCmd+0x3c>)
 800384c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	43db      	mvns	r3, r3
 8003852:	4013      	ands	r3, r2
 8003854:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800

08003868 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8003872:	2300      	movs	r3, #0
 8003874:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800387a:	2300      	movs	r3, #0
 800387c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	095b      	lsrs	r3, r3, #5
 8003882:	b2db      	uxtb	r3, r3
 8003884:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d103      	bne.n	8003894 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800388c:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <RCC_GetFlagStatus+0x70>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e009      	b.n	80038a8 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d103      	bne.n	80038a2 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800389a:	4b0f      	ldr	r3, [pc, #60]	; (80038d8 <RCC_GetFlagStatus+0x70>)
 800389c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e002      	b.n	80038a8 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80038a2:	4b0d      	ldr	r3, [pc, #52]	; (80038d8 <RCC_GetFlagStatus+0x70>)
 80038a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038a6:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	f003 031f 	and.w	r3, r3, #31
 80038ae:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80038c0:	2301      	movs	r3, #1
 80038c2:	74fb      	strb	r3, [r7, #19]
 80038c4:	e001      	b.n	80038ca <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80038c6:	2300      	movs	r3, #0
 80038c8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80038ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	371c      	adds	r7, #28
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	40023800 	.word	0x40023800

080038dc <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a2e      	ldr	r2, [pc, #184]	; (80039a0 <SPI_I2S_DeInit+0xc4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d10a      	bne.n	8003902 <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80038ec:	2101      	movs	r1, #1
 80038ee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80038f2:	f7ff ff99 	bl	8003828 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80038f6:	2100      	movs	r1, #0
 80038f8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80038fc:	f7ff ff94 	bl	8003828 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8003900:	e049      	b.n	8003996 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI2)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a27      	ldr	r2, [pc, #156]	; (80039a4 <SPI_I2S_DeInit+0xc8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d10a      	bne.n	8003920 <SPI_I2S_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800390a:	2101      	movs	r1, #1
 800390c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003910:	f7ff ff6a 	bl	80037e8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003914:	2100      	movs	r1, #0
 8003916:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800391a:	f7ff ff65 	bl	80037e8 <RCC_APB1PeriphResetCmd>
}
 800391e:	e03a      	b.n	8003996 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI3)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a21      	ldr	r2, [pc, #132]	; (80039a8 <SPI_I2S_DeInit+0xcc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d10a      	bne.n	800393e <SPI_I2S_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003928:	2101      	movs	r1, #1
 800392a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800392e:	f7ff ff5b 	bl	80037e8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003932:	2100      	movs	r1, #0
 8003934:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003938:	f7ff ff56 	bl	80037e8 <RCC_APB1PeriphResetCmd>
}
 800393c:	e02b      	b.n	8003996 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI4)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a1a      	ldr	r2, [pc, #104]	; (80039ac <SPI_I2S_DeInit+0xd0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d10a      	bne.n	800395c <SPI_I2S_DeInit+0x80>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 8003946:	2101      	movs	r1, #1
 8003948:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800394c:	f7ff ff6c 	bl	8003828 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8003950:	2100      	movs	r1, #0
 8003952:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003956:	f7ff ff67 	bl	8003828 <RCC_APB2PeriphResetCmd>
}
 800395a:	e01c      	b.n	8003996 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI5)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a14      	ldr	r2, [pc, #80]	; (80039b0 <SPI_I2S_DeInit+0xd4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d10a      	bne.n	800397a <SPI_I2S_DeInit+0x9e>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 8003964:	2101      	movs	r1, #1
 8003966:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800396a:	f7ff ff5d 	bl	8003828 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 800396e:	2100      	movs	r1, #0
 8003970:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003974:	f7ff ff58 	bl	8003828 <RCC_APB2PeriphResetCmd>
}
 8003978:	e00d      	b.n	8003996 <SPI_I2S_DeInit+0xba>
    if (SPIx == SPI6)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a0d      	ldr	r2, [pc, #52]	; (80039b4 <SPI_I2S_DeInit+0xd8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d109      	bne.n	8003996 <SPI_I2S_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 8003982:	2101      	movs	r1, #1
 8003984:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003988:	f7ff ff4e 	bl	8003828 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 800398c:	2100      	movs	r1, #0
 800398e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003992:	f7ff ff49 	bl	8003828 <RCC_APB2PeriphResetCmd>
}
 8003996:	bf00      	nop
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40013000 	.word	0x40013000
 80039a4:	40003800 	.word	0x40003800
 80039a8:	40003c00 	.word	0x40003c00
 80039ac:	40013400 	.word	0x40013400
 80039b0:	40015000 	.word	0x40015000
 80039b4:	40015400 	.word	0x40015400

080039b8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80039cc:	89fb      	ldrh	r3, [r7, #14]
 80039ce:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80039d2:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	881a      	ldrh	r2, [r3, #0]
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	885b      	ldrh	r3, [r3, #2]
 80039dc:	4313      	orrs	r3, r2
 80039de:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80039e4:	4313      	orrs	r3, r2
 80039e6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80039ec:	4313      	orrs	r3, r2
 80039ee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80039f4:	4313      	orrs	r3, r2
 80039f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80039fc:	4313      	orrs	r3, r2
 80039fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a04:	4313      	orrs	r3, r2
 8003a06:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	89fb      	ldrh	r3, [r7, #14]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	89fa      	ldrh	r2, [r7, #14]
 8003a1a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8b9b      	ldrh	r3, [r3, #28]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	8a1a      	ldrh	r2, [r3, #16]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	821a      	strh	r2, [r3, #16]
}
 8003a34:	bf00      	nop
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d008      	beq.n	8003a64 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8003a62:	e007      	b.n	8003a74 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	881b      	ldrh	r3, [r3, #0]
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	801a      	strh	r2, [r3, #0]
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	887a      	ldrh	r2, [r7, #2]
 8003a90:	819a      	strh	r2, [r3, #12]
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b085      	sub	sp, #20
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	891b      	ldrh	r3, [r3, #8]
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	887b      	ldrh	r3, [r7, #2]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	73fb      	strb	r3, [r7, #15]
 8003ac2:	e001      	b.n	8003ac8 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
	...

08003ad8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08a      	sub	sp, #40	; 0x28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8003aee:	2300      	movs	r3, #0
 8003af0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	8a1b      	ldrh	r3, [r3, #16]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b00:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	88db      	ldrh	r3, [r3, #6]
 8003b06:	461a      	mov	r2, r3
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	899b      	ldrh	r3, [r3, #12]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b24:	f023 030c 	bic.w	r3, r3, #12
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	889a      	ldrh	r2, [r3, #4]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	891b      	ldrh	r3, [r3, #8]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	4313      	orrs	r3, r2
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	8a9b      	ldrh	r3, [r3, #20]
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8003b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	899b      	ldrh	r3, [r3, #12]
 8003b62:	461a      	mov	r2, r3
 8003b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b66:	4313      	orrs	r3, r2
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8003b72:	f107 0308 	add.w	r3, r7, #8
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff fcd0 	bl	800351c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a30      	ldr	r2, [pc, #192]	; (8003c40 <USART_Init+0x168>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d003      	beq.n	8003b8c <USART_Init+0xb4>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a2f      	ldr	r2, [pc, #188]	; (8003c44 <USART_Init+0x16c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d102      	bne.n	8003b92 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	623b      	str	r3, [r7, #32]
 8003b90:	e001      	b.n	8003b96 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	899b      	ldrh	r3, [r3, #12]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	b21b      	sxth	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	da0c      	bge.n	8003bbc <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8003ba2:	6a3a      	ldr	r2, [r7, #32]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	009a      	lsls	r2, r3, #2
 8003bac:	441a      	add	r2, r3
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	61fb      	str	r3, [r7, #28]
 8003bba:	e00b      	b.n	8003bd4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8003bbc:	6a3a      	ldr	r2, [r7, #32]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009a      	lsls	r2, r3, #2
 8003bc6:	441a      	add	r2, r3
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	4a1c      	ldr	r2, [pc, #112]	; (8003c48 <USART_Init+0x170>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	095b      	lsrs	r3, r3, #5
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	091b      	lsrs	r3, r3, #4
 8003be6:	2264      	movs	r2, #100	; 0x64
 8003be8:	fb02 f303 	mul.w	r3, r2, r3
 8003bec:	69fa      	ldr	r2, [r7, #28]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	899b      	ldrh	r3, [r3, #12]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	b21b      	sxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	da0c      	bge.n	8003c18 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	00db      	lsls	r3, r3, #3
 8003c02:	3332      	adds	r3, #50	; 0x32
 8003c04:	4a10      	ldr	r2, [pc, #64]	; (8003c48 <USART_Init+0x170>)
 8003c06:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c12:	4313      	orrs	r3, r2
 8003c14:	627b      	str	r3, [r7, #36]	; 0x24
 8003c16:	e00b      	b.n	8003c30 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	3332      	adds	r3, #50	; 0x32
 8003c1e:	4a0a      	ldr	r2, [pc, #40]	; (8003c48 <USART_Init+0x170>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	095b      	lsrs	r3, r3, #5
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	811a      	strh	r2, [r3, #8]
}
 8003c38:	bf00      	nop
 8003c3a:	3728      	adds	r7, #40	; 0x28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40011000 	.word	0x40011000
 8003c44:	40011400 	.word	0x40011400
 8003c48:	51eb851f 	.word	0x51eb851f

08003c4c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c58:	78fb      	ldrb	r3, [r7, #3]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d008      	beq.n	8003c70 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	899b      	ldrh	r3, [r3, #12]
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8003c6e:	e007      	b.n	8003c80 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	899b      	ldrh	r3, [r3, #12]
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	819a      	strh	r2, [r3, #12]
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c98:	78fb      	ldrb	r3, [r7, #3]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	899b      	ldrh	r3, [r3, #12]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
  }
}  
 8003cb2:	e007      	b.n	8003cc4 <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	899b      	ldrh	r3, [r3, #12]
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	819a      	strh	r2, [r3, #12]
}  
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8003cdc:	887b      	ldrh	r3, [r7, #2]
 8003cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	809a      	strh	r2, [r3, #4]
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	889b      	ldrh	r3, [r3, #4]
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d06:	b29b      	uxth	r3, r3
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	807b      	strh	r3, [r7, #2]
 8003d20:	4613      	mov	r3, r2
 8003d22:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8003d24:	2300      	movs	r3, #0
 8003d26:	613b      	str	r3, [r7, #16]
 8003d28:	2300      	movs	r3, #0
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003d38:	887b      	ldrh	r3, [r7, #2]
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	095b      	lsrs	r3, r3, #5
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003d42:	887b      	ldrh	r3, [r7, #2]
 8003d44:	f003 031f 	and.w	r3, r3, #31
 8003d48:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d52:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d103      	bne.n	8003d62 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	330c      	adds	r3, #12
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	e009      	b.n	8003d76 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d103      	bne.n	8003d70 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	3310      	adds	r3, #16
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	e002      	b.n	8003d76 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	3314      	adds	r3, #20
 8003d74:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8003d76:	787b      	ldrb	r3, [r7, #1]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d006      	beq.n	8003d8a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	6811      	ldr	r1, [r2, #0]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8003d88:	e006      	b.n	8003d98 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	6811      	ldr	r1, [r2, #0]
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	43d2      	mvns	r2, r2
 8003d94:	400a      	ands	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]
}
 8003d98:	bf00      	nop
 8003d9a:	371c      	adds	r7, #28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	460b      	mov	r3, r1
 8003dae:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003db0:	2300      	movs	r3, #0
 8003db2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	887b      	ldrh	r3, [r7, #2]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e001      	b.n	8003dce <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b087      	sub	sp, #28
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]
 8003df0:	2300      	movs	r3, #0
 8003df2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8003df4:	2300      	movs	r3, #0
 8003df6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003df8:	887b      	ldrh	r3, [r7, #2]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8003e02:	887b      	ldrh	r3, [r7, #2]
 8003e04:	f003 031f 	and.w	r3, r3, #31
 8003e08:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d107      	bne.n	8003e2a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	899b      	ldrh	r3, [r3, #12]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	461a      	mov	r2, r3
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	4013      	ands	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	e011      	b.n	8003e4e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d107      	bne.n	8003e40 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	8a1b      	ldrh	r3, [r3, #16]
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	e006      	b.n	8003e4e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	8a9b      	ldrh	r3, [r3, #20]
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	461a      	mov	r2, r3
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8003e4e:	887b      	ldrh	r3, [r7, #2]
 8003e50:	0a1b      	lsrs	r3, r3, #8
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8003e56:	2201      	movs	r2, #1
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	461a      	mov	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d005      	beq.n	8003e80 <USART_GetITStatus+0xa4>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	74fb      	strb	r3, [r7, #19]
 8003e7e:	e001      	b.n	8003e84 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8003e80:	2300      	movs	r3, #0
 8003e82:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8003e84:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	371c      	adds	r7, #28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles the DMA Tx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_TX_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF) != RESET)
 8003e98:	490e      	ldr	r1, [pc, #56]	; (8003ed4 <DMA1_Stream4_IRQHandler+0x40>)
 8003e9a:	480f      	ldr	r0, [pc, #60]	; (8003ed8 <DMA1_Stream4_IRQHandler+0x44>)
 8003e9c:	f7fe fdc6 	bl	8002a2c <DMA_GetFlagStatus>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d013      	beq.n	8003ece <DMA1_Stream4_IRQHandler+0x3a>
  {  
    /* Disable the DMA Tx Stream and Clear TC flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_TX, DISABLE);
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	480b      	ldr	r0, [pc, #44]	; (8003ed8 <DMA1_Stream4_IRQHandler+0x44>)
 8003eaa:	f7fe fda2 	bl	80029f2 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF);
 8003eae:	4909      	ldr	r1, [pc, #36]	; (8003ed4 <DMA1_Stream4_IRQHandler+0x40>)
 8003eb0:	4809      	ldr	r0, [pc, #36]	; (8003ed8 <DMA1_Stream4_IRQHandler+0x44>)
 8003eb2:	f7fe fdf7 	bl	8002aa4 <DMA_ClearFlag>

    /*!< Wait till all data have been physically transferred on the bus */
    sEETimeout = sEE_LONG_TIMEOUT;
 8003eb6:	4b09      	ldr	r3, [pc, #36]	; (8003edc <DMA1_Stream4_IRQHandler+0x48>)
 8003eb8:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8003ebc:	601a      	str	r2, [r3, #0]

    
    /*!< Send STOP condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	4807      	ldr	r0, [pc, #28]	; (8003ee0 <DMA1_Stream4_IRQHandler+0x4c>)
 8003ec2:	f7ff f932 	bl	800312a <I2C_GenerateSTOP>
    
    /* Reset the variable holding the number of data to be written */
    *sEEDataWritePointer = 0;  
 8003ec6:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <DMA1_Stream4_IRQHandler+0x50>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	701a      	strb	r2, [r3, #0]
  }
}
 8003ece:	bf00      	nop
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	20000020 	.word	0x20000020
 8003ed8:	40026070 	.word	0x40026070
 8003edc:	20000020 	.word	0x20000020
 8003ee0:	40005c00 	.word	0x40005c00
 8003ee4:	20000118 	.word	0x20000118

08003ee8 <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles the DMA Rx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_RX_IRQHandler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF) != RESET)
 8003eec:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8003ef0:	480c      	ldr	r0, [pc, #48]	; (8003f24 <DMA1_Stream2_IRQHandler+0x3c>)
 8003ef2:	f7fe fd9b 	bl	8002a2c <DMA_GetFlagStatus>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d010      	beq.n	8003f1e <DMA1_Stream2_IRQHandler+0x36>
  {      
    /*!< Send STOP Condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);    
 8003efc:	2101      	movs	r1, #1
 8003efe:	480a      	ldr	r0, [pc, #40]	; (8003f28 <DMA1_Stream2_IRQHandler+0x40>)
 8003f00:	f7ff f913 	bl	800312a <I2C_GenerateSTOP>
    
    /* Disable the DMA Rx Stream and Clear TC Flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_RX, DISABLE);
 8003f04:	2100      	movs	r1, #0
 8003f06:	4807      	ldr	r0, [pc, #28]	; (8003f24 <DMA1_Stream2_IRQHandler+0x3c>)
 8003f08:	f7fe fd73 	bl	80029f2 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF);
 8003f0c:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8003f10:	4804      	ldr	r0, [pc, #16]	; (8003f24 <DMA1_Stream2_IRQHandler+0x3c>)
 8003f12:	f7fe fdc7 	bl	8002aa4 <DMA_ClearFlag>
    
    /* Reset the variable holding the number of data to be read */
    *sEEDataReadPointer = 0;
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <DMA1_Stream2_IRQHandler+0x44>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	801a      	strh	r2, [r3, #0]
  }
}
 8003f1e:	bf00      	nop
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40026040 	.word	0x40026040
 8003f28:	40005c00 	.word	0x40005c00
 8003f2c:	20000120 	.word	0x20000120

08003f30 <LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval None
  */
void LCD_Init(void)
{ 
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b092      	sub	sp, #72	; 0x48
 8003f34:	af00      	add	r7, sp, #0
  LTDC_InitTypeDef       LTDC_InitStruct;
  GPIO_InitTypeDef       GPIO_InitStructure;
  
  /* Enable clock for NCS port */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8003f36:	2101      	movs	r1, #1
 8003f38:	2008      	movs	r0, #8
 8003f3a:	f7ff fbb5 	bl	80036a8 <RCC_AHB1PeriphClockCmd>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8003f3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f42:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003f44:	2302      	movs	r3, #2
 8003f46:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003f50:	2300      	movs	r3, #0
 8003f52:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003f54:	1d3b      	adds	r3, r7, #4
 8003f56:	4619      	mov	r1, r3
 8003f58:	482d      	ldr	r0, [pc, #180]	; (8004010 <LCD_Init+0xe0>)
 8003f5a:	f7fe ffd9 	bl	8002f10 <GPIO_Init>
  
  /* Configure the LCD Control pins ------------------------------------------*/
  LCD_CtrlLinesConfig();
 8003f5e:	f000 fcfb 	bl	8004958 <LCD_CtrlLinesConfig>
  LCD_ChipSelect(DISABLE);
 8003f62:	2000      	movs	r0, #0
 8003f64:	f000 f8b2 	bl	80040cc <LCD_ChipSelect>
  LCD_ChipSelect(ENABLE);
 8003f68:	2001      	movs	r0, #1
 8003f6a:	f000 f8af 	bl	80040cc <LCD_ChipSelect>
  
  /* Configure the LCD_SPI interface -----------------------------------------*/
  LCD_SPIConfig(); 
 8003f6e:	f000 fd29 	bl	80049c4 <LCD_SPIConfig>
  
  /* Power on the LCD --------------------------------------------------------*/
  LCD_PowerOn();
 8003f72:	f000 fba9 	bl	80046c8 <LCD_PowerOn>
  
  /* Enable the LTDC Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_LTDC, ENABLE);
 8003f76:	2101      	movs	r1, #1
 8003f78:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003f7c:	f7ff fbf4 	bl	8003768 <RCC_APB2PeriphClockCmd>
  
  /* Enable the DMA2D Clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2D, ENABLE); 
 8003f80:	2101      	movs	r1, #1
 8003f82:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003f86:	f7ff fb8f 	bl	80036a8 <RCC_AHB1PeriphClockCmd>
  
  /* Configure the LCD Control pins */
  LCD_AF_GPIOConfig();  
 8003f8a:	f000 fd7f 	bl	8004a8c <LCD_AF_GPIOConfig>
  
  /* Configure the FMC Parallel interface : SDRAM is used as Frame Buffer for LCD */
  SDRAM_Init();
 8003f8e:	f000 fe72 	bl	8004c76 <SDRAM_Init>
  
  /* LTDC Configuration *********************************************************/  
  /* Polarity configuration */
  /* Initialize the horizontal synchronization polarity as active low */
  LTDC_InitStruct.LTDC_HSPolarity = LTDC_HSPolarity_AL;     
 8003f92:	2300      	movs	r3, #0
 8003f94:	60fb      	str	r3, [r7, #12]
  /* Initialize the vertical synchronization polarity as active low */  
  LTDC_InitStruct.LTDC_VSPolarity = LTDC_VSPolarity_AL;     
 8003f96:	2300      	movs	r3, #0
 8003f98:	613b      	str	r3, [r7, #16]
  /* Initialize the data enable polarity as active low */
  LTDC_InitStruct.LTDC_DEPolarity = LTDC_DEPolarity_AL;     
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	617b      	str	r3, [r7, #20]
  /* Initialize the pixel clock polarity as input pixel clock */ 
  LTDC_InitStruct.LTDC_PCPolarity = LTDC_PCPolarity_IPC;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]
  
  /* Configure R,G,B component values for LCD background color */                   
  LTDC_InitStruct.LTDC_BackgroundRedValue = 0;            
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
  LTDC_InitStruct.LTDC_BackgroundGreenValue = 0;          
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	643b      	str	r3, [r7, #64]	; 0x40
  LTDC_InitStruct.LTDC_BackgroundBlueValue = 0;  
 8003faa:	2300      	movs	r3, #0
 8003fac:	647b      	str	r3, [r7, #68]	; 0x44
  /* Enable Pixel Clock */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAI_N = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAI_R = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / RCC_PLLSAIDivR = 48/8 = 6 Mhz */
  RCC_PLLSAIConfig(192, 7, 4);
 8003fae:	2204      	movs	r2, #4
 8003fb0:	2107      	movs	r1, #7
 8003fb2:	20c0      	movs	r0, #192	; 0xc0
 8003fb4:	f7ff fa88 	bl	80034c8 <RCC_PLLSAIConfig>
  RCC_LTDCCLKDivConfig(RCC_PLLSAIDivR_Div8);
 8003fb8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003fbc:	f7ff fb56 	bl	800366c <RCC_LTDCCLKDivConfig>
  
  /* Enable PLLSAI Clock */
  RCC_PLLSAICmd(ENABLE);
 8003fc0:	2001      	movs	r0, #1
 8003fc2:	f7ff fa9b 	bl	80034fc <RCC_PLLSAICmd>
  /* Wait for PLLSAI activation */
  while(RCC_GetFlagStatus(RCC_FLAG_PLLSAIRDY) == RESET)
 8003fc6:	bf00      	nop
 8003fc8:	203d      	movs	r0, #61	; 0x3d
 8003fca:	f7ff fc4d 	bl	8003868 <RCC_GetFlagStatus>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0f9      	beq.n	8003fc8 <LCD_Init+0x98>
  {
  }
  
  /* Timing configuration */  
  /* Configure horizontal synchronization width */     
  LTDC_InitStruct.LTDC_HorizontalSync = 9;
 8003fd4:	2309      	movs	r3, #9
 8003fd6:	61fb      	str	r3, [r7, #28]
  /* Configure vertical synchronization height */
  LTDC_InitStruct.LTDC_VerticalSync = 1;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	623b      	str	r3, [r7, #32]
  /* Configure accumulated horizontal back porch */
  LTDC_InitStruct.LTDC_AccumulatedHBP = 29; 
 8003fdc:	231d      	movs	r3, #29
 8003fde:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure accumulated vertical back porch */
  LTDC_InitStruct.LTDC_AccumulatedVBP = 3;  
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Configure accumulated active width */  
  LTDC_InitStruct.LTDC_AccumulatedActiveW = 269;
 8003fe4:	f240 130d 	movw	r3, #269	; 0x10d
 8003fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure accumulated active height */
  LTDC_InitStruct.LTDC_AccumulatedActiveH = 323;
 8003fea:	f240 1343 	movw	r3, #323	; 0x143
 8003fee:	633b      	str	r3, [r7, #48]	; 0x30
  /* Configure total width */
  LTDC_InitStruct.LTDC_TotalWidth = 279; 
 8003ff0:	f240 1317 	movw	r3, #279	; 0x117
 8003ff4:	637b      	str	r3, [r7, #52]	; 0x34
  /* Configure total height */
  LTDC_InitStruct.LTDC_TotalHeigh = 327;
 8003ff6:	f240 1347 	movw	r3, #327	; 0x147
 8003ffa:	63bb      	str	r3, [r7, #56]	; 0x38
  
  LTDC_Init(&LTDC_InitStruct);
 8003ffc:	f107 030c 	add.w	r3, r7, #12
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff f8b3 	bl	800316c <LTDC_Init>
}  
 8004006:	bf00      	nop
 8004008:	3748      	adds	r7, #72	; 0x48
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40020c00 	.word	0x40020c00

08004014 <LCD_LayerInit>:
  * @brief  Initializes the LCD Layers.
  * @param  None
  * @retval None
  */
void LCD_LayerInit(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b090      	sub	sp, #64	; 0x40
 8004018:	af00      	add	r7, sp, #0
  /* In this case all the active display area is used to display a picture then :
  Horizontal start = horizontal synchronization + Horizontal back porch = 30 
  Horizontal stop = Horizontal start + window width -1 = 30 + 240 -1
  Vertical start   = vertical synchronization + vertical back porch     = 4
  Vertical stop   = Vertical start + window height -1  = 4 + 320 -1      */      
  LTDC_Layer_InitStruct.LTDC_HorizontalStart = 30;
 800401a:	231e      	movs	r3, #30
 800401c:	603b      	str	r3, [r7, #0]
  LTDC_Layer_InitStruct.LTDC_HorizontalStop = (LCD_PIXEL_WIDTH + 30 - 1); 
 800401e:	f240 130d 	movw	r3, #269	; 0x10d
 8004022:	607b      	str	r3, [r7, #4]
  LTDC_Layer_InitStruct.LTDC_VerticalStart = 4;
 8004024:	2304      	movs	r3, #4
 8004026:	60bb      	str	r3, [r7, #8]
  LTDC_Layer_InitStruct.LTDC_VerticalStop = (LCD_PIXEL_HEIGHT + 4 - 1);
 8004028:	f240 1343 	movw	r3, #323	; 0x143
 800402c:	60fb      	str	r3, [r7, #12]
  
  /* Pixel Format configuration*/
  LTDC_Layer_InitStruct.LTDC_PixelFormat = LTDC_Pixelformat_RGB565;
 800402e:	2302      	movs	r3, #2
 8004030:	613b      	str	r3, [r7, #16]
  /* Alpha constant (255 totally opaque) */
  LTDC_Layer_InitStruct.LTDC_ConstantAlpha = 255; 
 8004032:	23ff      	movs	r3, #255	; 0xff
 8004034:	617b      	str	r3, [r7, #20]
  /* Default Color configuration (configure A,R,G,B component values) */          
  LTDC_Layer_InitStruct.LTDC_DefaultColorBlue = 0;        
 8004036:	2300      	movs	r3, #0
 8004038:	61bb      	str	r3, [r7, #24]
  LTDC_Layer_InitStruct.LTDC_DefaultColorGreen = 0;       
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
  LTDC_Layer_InitStruct.LTDC_DefaultColorRed = 0;         
 800403e:	2300      	movs	r3, #0
 8004040:	623b      	str	r3, [r7, #32]
  LTDC_Layer_InitStruct.LTDC_DefaultColorAlpha = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure blending factors */       
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_CA;    
 8004046:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800404a:	62bb      	str	r3, [r7, #40]	; 0x28
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_CA;
 800404c:	2305      	movs	r3, #5
 800404e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* the length of one line of pixels in bytes + 3 then :
  Line Lenth = Active high width x number of bytes per pixel + 3 
  Active high width         = LCD_PIXEL_WIDTH 
  number of bytes per pixel = 2    (pixel_format : RGB565) 
  */
  LTDC_Layer_InitStruct.LTDC_CFBLineLength = ((LCD_PIXEL_WIDTH * 2) + 3);
 8004050:	f240 13e3 	movw	r3, #483	; 0x1e3
 8004054:	637b      	str	r3, [r7, #52]	; 0x34
  /* the pitch is the increment from the start of one line of pixels to the 
  start of the next line in bytes, then :
  Pitch = Active high width x number of bytes per pixel */ 
  LTDC_Layer_InitStruct.LTDC_CFBPitch = (LCD_PIXEL_WIDTH * 2);
 8004056:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800405a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  /* Configure the number of lines */  
  LTDC_Layer_InitStruct.LTDC_CFBLineNumber = LCD_PIXEL_HEIGHT;
 800405c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8004060:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* Start Address configuration : the LCD Frame buffer is defined on SDRAM */    
  LTDC_Layer_InitStruct.LTDC_CFBStartAdress = LCD_FRAME_BUFFER;
 8004062:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8004066:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Initialize LTDC layer 1 */
  LTDC_LayerInit(LTDC_Layer1, &LTDC_Layer_InitStruct);
 8004068:	463b      	mov	r3, r7
 800406a:	4619      	mov	r1, r3
 800406c:	4813      	ldr	r0, [pc, #76]	; (80040bc <LCD_LayerInit+0xa8>)
 800406e:	f7ff f961 	bl	8003334 <LTDC_LayerInit>
  
  /* Configure Layer2 */
  /* Start Address configuration : the LCD Frame buffer is defined on SDRAM w/ Offset */     
  LTDC_Layer_InitStruct.LTDC_CFBStartAdress = LCD_FRAME_BUFFER + BUFFER_OFFSET;
 8004072:	4b13      	ldr	r3, [pc, #76]	; (80040c0 <LCD_LayerInit+0xac>)
 8004074:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Configure blending factors */       
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;    
 8004076:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800407a:	62bb      	str	r3, [r7, #40]	; 0x28
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 800407c:	2307      	movs	r3, #7
 800407e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Initialize LTDC layer 2 */
  LTDC_LayerInit(LTDC_Layer2, &LTDC_Layer_InitStruct);
 8004080:	463b      	mov	r3, r7
 8004082:	4619      	mov	r1, r3
 8004084:	480f      	ldr	r0, [pc, #60]	; (80040c4 <LCD_LayerInit+0xb0>)
 8004086:	f7ff f955 	bl	8003334 <LTDC_LayerInit>
  
  /* LTDC configuration reload */  
  LTDC_ReloadConfig(LTDC_IMReload);
 800408a:	2001      	movs	r0, #1
 800408c:	f7ff f942 	bl	8003314 <LTDC_ReloadConfig>
  
  /* Enable foreground & background Layers */
  LTDC_LayerCmd(LTDC_Layer1, ENABLE); 
 8004090:	2101      	movs	r1, #1
 8004092:	480a      	ldr	r0, [pc, #40]	; (80040bc <LCD_LayerInit+0xa8>)
 8004094:	f7ff f9e8 	bl	8003468 <LTDC_LayerCmd>
  LTDC_LayerCmd(LTDC_Layer2, ENABLE);
 8004098:	2101      	movs	r1, #1
 800409a:	480a      	ldr	r0, [pc, #40]	; (80040c4 <LCD_LayerInit+0xb0>)
 800409c:	f7ff f9e4 	bl	8003468 <LTDC_LayerCmd>
  
  /* LTDC configuration reload */  
  LTDC_ReloadConfig(LTDC_IMReload);
 80040a0:	2001      	movs	r0, #1
 80040a2:	f7ff f937 	bl	8003314 <LTDC_ReloadConfig>
  
  /* Set default font */    
  LCD_SetFont(&LCD_DEFAULT_FONT); 
 80040a6:	4808      	ldr	r0, [pc, #32]	; (80040c8 <LCD_LayerInit+0xb4>)
 80040a8:	f000 f85e 	bl	8004168 <LCD_SetFont>
  
  /* dithering activation */
  LTDC_DitherCmd(ENABLE);
 80040ac:	2001      	movs	r0, #1
 80040ae:	f7ff f913 	bl	80032d8 <LTDC_DitherCmd>
}
 80040b2:	bf00      	nop
 80040b4:	3740      	adds	r7, #64	; 0x40
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40016884 	.word	0x40016884
 80040c0:	d0050000 	.word	0xd0050000
 80040c4:	40016904 	.word	0x40016904
 80040c8:	20000010 	.word	0x20000010

080040cc <LCD_ChipSelect>:
  * @brief  Enable or Disable the LCD through CS pin
  * @param  NewState CS pin state
  * @retval None
  */
void LCD_ChipSelect(FunctionalState NewState)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	71fb      	strb	r3, [r7, #7]
  if (NewState == DISABLE)
 80040d6:	79fb      	ldrb	r3, [r7, #7]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d105      	bne.n	80040e8 <LCD_ChipSelect+0x1c>
  {
    GPIO_ResetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin low: LCD disabled */
 80040dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040e0:	4806      	ldr	r0, [pc, #24]	; (80040fc <LCD_ChipSelect+0x30>)
 80040e2:	f7fe ffb2 	bl	800304a <GPIO_ResetBits>
  }
  else
  {
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
  }
}
 80040e6:	e004      	b.n	80040f2 <LCD_ChipSelect+0x26>
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
 80040e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040ec:	4803      	ldr	r0, [pc, #12]	; (80040fc <LCD_ChipSelect+0x30>)
 80040ee:	f7fe ff9d 	bl	800302c <GPIO_SetBits>
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40020400 	.word	0x40020400

08004100 <LCD_SetLayer>:
  * @brief  Sets the LCD Layer.
  * @param  Layerx: specifies the Layer foreground or background.
  * @retval None
  */
void LCD_SetLayer(__IO uint32_t Layerx)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  if (Layerx == LCD_BACKGROUND_LAYER)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d107      	bne.n	800411e <LCD_SetLayer+0x1e>
  {
    CurrentFrameBuffer = LCD_FRAME_BUFFER; 
 800410e:	4b0a      	ldr	r3, [pc, #40]	; (8004138 <LCD_SetLayer+0x38>)
 8004110:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 8004114:	601a      	str	r2, [r3, #0]
    CurrentLayer = LCD_BACKGROUND_LAYER;
 8004116:	4b09      	ldr	r3, [pc, #36]	; (800413c <LCD_SetLayer+0x3c>)
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]
  else
  {
    CurrentFrameBuffer = LCD_FRAME_BUFFER + BUFFER_OFFSET;
    CurrentLayer = LCD_FOREGROUND_LAYER;
  }
}  
 800411c:	e005      	b.n	800412a <LCD_SetLayer+0x2a>
    CurrentFrameBuffer = LCD_FRAME_BUFFER + BUFFER_OFFSET;
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <LCD_SetLayer+0x38>)
 8004120:	4a07      	ldr	r2, [pc, #28]	; (8004140 <LCD_SetLayer+0x40>)
 8004122:	601a      	str	r2, [r3, #0]
    CurrentLayer = LCD_FOREGROUND_LAYER;
 8004124:	4b05      	ldr	r3, [pc, #20]	; (800413c <LCD_SetLayer+0x3c>)
 8004126:	2201      	movs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]
}  
 800412a:	bf00      	nop
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	20000028 	.word	0x20000028
 800413c:	20000108 	.word	0x20000108
 8004140:	d0050000 	.word	0xd0050000

08004144 <LCD_SetTextColor>:
  * @brief  Sets the Text color.
  * @param  Color: specifies the Text color code RGB(5-6-5).
  * @retval None
  */
void LCD_SetTextColor(__IO uint16_t Color)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	b29a      	uxth	r2, r3
 8004152:	4b04      	ldr	r3, [pc, #16]	; (8004164 <LCD_SetTextColor+0x20>)
 8004154:	801a      	strh	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	20000104 	.word	0x20000104

08004168 <LCD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  fonts: specifies the font to be used.
  * @retval None
  */
void LCD_SetFont(sFONT *fonts)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8004170:	4a04      	ldr	r2, [pc, #16]	; (8004184 <LCD_SetFont+0x1c>)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6013      	str	r3, [r2, #0]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000100 	.word	0x20000100

08004188 <LCD_GetFont>:
  * @brief  Gets the Text Font.
  * @param  None.
  * @retval the used font.
  */
sFONT *LCD_GetFont(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return LCD_Currentfonts;
 800418c:	4b03      	ldr	r3, [pc, #12]	; (800419c <LCD_GetFont+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000100 	.word	0x20000100

080041a0 <LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background.
  * @retval None
  */
void LCD_Clear(uint16_t Color)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	4603      	mov	r3, r0
 80041a8:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	60fb      	str	r3, [r7, #12]
  
  /* erase memory */
  for (index = 0x00; index < BUFFER_OFFSET; index++)
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	e00a      	b.n	80041ca <LCD_Clear+0x2a>
  {
    *(__IO uint16_t*)(CurrentFrameBuffer + (2*index)) = Color;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	005a      	lsls	r2, r3, #1
 80041b8:	4b09      	ldr	r3, [pc, #36]	; (80041e0 <LCD_Clear+0x40>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4413      	add	r3, r2
 80041be:	461a      	mov	r2, r3
 80041c0:	88fb      	ldrh	r3, [r7, #6]
 80041c2:	8013      	strh	r3, [r2, #0]
  for (index = 0x00; index < BUFFER_OFFSET; index++)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3301      	adds	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041d0:	d3f0      	bcc.n	80041b4 <LCD_Clear+0x14>
  } 
}
 80041d2:	bf00      	nop
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000028 	.word	0x20000028

080041e4 <LCD_DrawChar>:
  * @param  Ypos: start column address.
  * @param  c: pointer to the character data.
  * @retval None
  */
void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	603a      	str	r2, [r7, #0]
 80041ee:	80fb      	strh	r3, [r7, #6]
 80041f0:	460b      	mov	r3, r1
 80041f2:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0, xpos =0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	2300      	movs	r3, #0
 80041fe:	60bb      	str	r3, [r7, #8]
  uint32_t  Xaddress = 0;
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]
  
  xpos = Xpos*LCD_PIXEL_WIDTH*2;
 8004204:	88fa      	ldrh	r2, [r7, #6]
 8004206:	4613      	mov	r3, r2
 8004208:	011b      	lsls	r3, r3, #4
 800420a:	1a9b      	subs	r3, r3, r2
 800420c:	015b      	lsls	r3, r3, #5
 800420e:	60bb      	str	r3, [r7, #8]
  Xaddress += Ypos;
 8004210:	88bb      	ldrh	r3, [r7, #4]
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4413      	add	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]
  
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	e05f      	b.n	80042de <LCD_DrawChar+0xfa>
  {
    
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 800421e:	2300      	movs	r3, #0
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	e04a      	b.n	80042ba <LCD_DrawChar+0xd6>
    {
          
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	4413      	add	r3, r2
 800422c:	881b      	ldrh	r3, [r3, #0]
 800422e:	4619      	mov	r1, r3
 8004230:	4b31      	ldr	r3, [pc, #196]	; (80042f8 <LCD_DrawChar+0x114>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	889b      	ldrh	r3, [r3, #4]
 8004236:	4a31      	ldr	r2, [pc, #196]	; (80042fc <LCD_DrawChar+0x118>)
 8004238:	fba2 2303 	umull	r2, r3, r2, r3
 800423c:	08db      	lsrs	r3, r3, #3
 800423e:	b29b      	uxth	r3, r3
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	2280      	movs	r2, #128	; 0x80
 8004244:	409a      	lsls	r2, r3
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	fa42 f303 	asr.w	r3, r2, r3
 800424c:	400b      	ands	r3, r1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d104      	bne.n	800425c <LCD_DrawChar+0x78>
 8004252:	4b29      	ldr	r3, [pc, #164]	; (80042f8 <LCD_DrawChar+0x114>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	889b      	ldrh	r3, [r3, #4]
 8004258:	2b0c      	cmp	r3, #12
 800425a:	d911      	bls.n	8004280 <LCD_DrawChar+0x9c>
        (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	4413      	add	r3, r2
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	fa42 f303 	asr.w	r3, r2, r3
 800426e:	f003 0301 	and.w	r3, r3, #1
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8004272:	2b00      	cmp	r3, #0
 8004274:	d110      	bne.n	8004298 <LCD_DrawChar+0xb4>
        (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8004276:	4b20      	ldr	r3, [pc, #128]	; (80042f8 <LCD_DrawChar+0x114>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	889b      	ldrh	r3, [r3, #4]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	d90b      	bls.n	8004298 <LCD_DrawChar+0xb4>
      {
          /* Write data value to all SDRAM memory */
         *(__IO uint16_t*) (CurrentFrameBuffer + (2*Xaddress) + xpos) = CurrentBackColor;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	005a      	lsls	r2, r3, #1
 8004284:	4b1e      	ldr	r3, [pc, #120]	; (8004300 <LCD_DrawChar+0x11c>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	441a      	add	r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	4413      	add	r3, r2
 800428e:	461a      	mov	r2, r3
 8004290:	4b1c      	ldr	r3, [pc, #112]	; (8004304 <LCD_DrawChar+0x120>)
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	8013      	strh	r3, [r2, #0]
 8004296:	e00a      	b.n	80042ae <LCD_DrawChar+0xca>
      }
      else
      {
          /* Write data value to all SDRAM memory */
         *(__IO uint16_t*) (CurrentFrameBuffer + (2*Xaddress) + xpos) = CurrentTextColor;         
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	005a      	lsls	r2, r3, #1
 800429c:	4b18      	ldr	r3, [pc, #96]	; (8004300 <LCD_DrawChar+0x11c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	441a      	add	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4413      	add	r3, r2
 80042a6:	461a      	mov	r2, r3
 80042a8:	4b17      	ldr	r3, [pc, #92]	; (8004308 <LCD_DrawChar+0x124>)
 80042aa:	881b      	ldrh	r3, [r3, #0]
 80042ac:	8013      	strh	r3, [r2, #0]
      }
      Xaddress++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	3301      	adds	r3, #1
 80042b2:	60fb      	str	r3, [r7, #12]
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	3301      	adds	r3, #1
 80042b8:	613b      	str	r3, [r7, #16]
 80042ba:	4b0f      	ldr	r3, [pc, #60]	; (80042f8 <LCD_DrawChar+0x114>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	889b      	ldrh	r3, [r3, #4]
 80042c0:	461a      	mov	r2, r3
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d8ad      	bhi.n	8004224 <LCD_DrawChar+0x40>
    }
      Xaddress += (LCD_PIXEL_WIDTH - LCD_Currentfonts->Width);
 80042c8:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <LCD_DrawChar+0x114>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	889b      	ldrh	r3, [r3, #4]
 80042ce:	461a      	mov	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	1a9b      	subs	r3, r3, r2
 80042d4:	33f0      	adds	r3, #240	; 0xf0
 80042d6:	60fb      	str	r3, [r7, #12]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	3301      	adds	r3, #1
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <LCD_DrawChar+0x114>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	88db      	ldrh	r3, [r3, #6]
 80042e4:	461a      	mov	r2, r3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d898      	bhi.n	800421e <LCD_DrawChar+0x3a>
  }
}
 80042ec:	bf00      	nop
 80042ee:	371c      	adds	r7, #28
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	20000100 	.word	0x20000100
 80042fc:	aaaaaaab 	.word	0xaaaaaaab
 8004300:	20000028 	.word	0x20000028
 8004304:	20000024 	.word	0x20000024
 8004308:	20000104 	.word	0x20000104

0800430c <LCD_DisplayChar>:
  * @param  Column: start column address.
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E.
  * @retval None
  */
void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	80fb      	strh	r3, [r7, #6]
 8004316:	460b      	mov	r3, r1
 8004318:	80bb      	strh	r3, [r7, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 800431e:	78fb      	ldrb	r3, [r7, #3]
 8004320:	3b20      	subs	r3, #32
 8004322:	70fb      	strb	r3, [r7, #3]

  LCD_DrawChar(Line, Column, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8004324:	4b09      	ldr	r3, [pc, #36]	; (800434c <LCD_DisplayChar+0x40>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	78fb      	ldrb	r3, [r7, #3]
 800432c:	4907      	ldr	r1, [pc, #28]	; (800434c <LCD_DisplayChar+0x40>)
 800432e:	6809      	ldr	r1, [r1, #0]
 8004330:	88c9      	ldrh	r1, [r1, #6]
 8004332:	fb01 f303 	mul.w	r3, r1, r3
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	441a      	add	r2, r3
 800433a:	88b9      	ldrh	r1, [r7, #4]
 800433c:	88fb      	ldrh	r3, [r7, #6]
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff ff50 	bl	80041e4 <LCD_DrawChar>
}
 8004344:	bf00      	nop
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	20000100 	.word	0x20000100

08004350 <LCD_DisplayStringLine>:
  *     @arg Linex: where x can be 0..9
  * @param  *ptr: pointer to string to display on LCD.
  * @retval None
  */
void LCD_DisplayStringLine(uint16_t Line, uint8_t *ptr)
{  
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	6039      	str	r1, [r7, #0]
 800435a:	80fb      	strh	r3, [r7, #6]
  uint16_t refcolumn = 0;
 800435c:	2300      	movs	r3, #0
 800435e:	81fb      	strh	r3, [r7, #14]
  /* Send the string character by character on lCD */
  while ((refcolumn < LCD_PIXEL_WIDTH) && ((*ptr != 0) & (((refcolumn + LCD_Currentfonts->Width) & 0xFFFF) >= LCD_Currentfonts->Width)))
 8004360:	e00f      	b.n	8004382 <LCD_DisplayStringLine+0x32>
  {
    /* Display one character on LCD */
    LCD_DisplayChar(Line, refcolumn, *ptr);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	781a      	ldrb	r2, [r3, #0]
 8004366:	89f9      	ldrh	r1, [r7, #14]
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff ffce 	bl	800430c <LCD_DisplayChar>
    /* Decrement the column position by width */
    refcolumn += LCD_Currentfonts->Width;
 8004370:	4b14      	ldr	r3, [pc, #80]	; (80043c4 <LCD_DisplayStringLine+0x74>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	889a      	ldrh	r2, [r3, #4]
 8004376:	89fb      	ldrh	r3, [r7, #14]
 8004378:	4413      	add	r3, r2
 800437a:	81fb      	strh	r3, [r7, #14]
    /* Point on the next character */
    ptr++;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	3301      	adds	r3, #1
 8004380:	603b      	str	r3, [r7, #0]
  while ((refcolumn < LCD_PIXEL_WIDTH) && ((*ptr != 0) & (((refcolumn + LCD_Currentfonts->Width) & 0xFFFF) >= LCD_Currentfonts->Width)))
 8004382:	89fb      	ldrh	r3, [r7, #14]
 8004384:	2bef      	cmp	r3, #239	; 0xef
 8004386:	d819      	bhi.n	80043bc <LCD_DisplayStringLine+0x6c>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2da      	uxtb	r2, r3
 8004396:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <LCD_DisplayStringLine+0x74>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	8899      	ldrh	r1, [r3, #4]
 800439c:	89fb      	ldrh	r3, [r7, #14]
 800439e:	440b      	add	r3, r1
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	4619      	mov	r1, r3
 80043a4:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <LCD_DisplayStringLine+0x74>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	889b      	ldrh	r3, [r3, #4]
 80043aa:	4299      	cmp	r1, r3
 80043ac:	bfac      	ite	ge
 80043ae:	2301      	movge	r3, #1
 80043b0:	2300      	movlt	r3, #0
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	4013      	ands	r3, r2
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1d2      	bne.n	8004362 <LCD_DisplayStringLine+0x12>
  }
}
 80043bc:	bf00      	nop
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	20000100 	.word	0x20000100

080043c8 <LCD_DrawLine>:
  * @param Direction: line direction.
  *   This parameter can be one of the following values: LCD_DIR_HORIZONTAL or LCD_DIR_VERTICAL.
  * @retval None
  */
void LCD_DrawLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length, uint8_t Direction)
{
 80043c8:	b590      	push	{r4, r7, lr}
 80043ca:	b091      	sub	sp, #68	; 0x44
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	4604      	mov	r4, r0
 80043d0:	4608      	mov	r0, r1
 80043d2:	4611      	mov	r1, r2
 80043d4:	461a      	mov	r2, r3
 80043d6:	4623      	mov	r3, r4
 80043d8:	80fb      	strh	r3, [r7, #6]
 80043da:	4603      	mov	r3, r0
 80043dc:	80bb      	strh	r3, [r7, #4]
 80043de:	460b      	mov	r3, r1
 80043e0:	807b      	strh	r3, [r7, #2]
 80043e2:	4613      	mov	r3, r2
 80043e4:	707b      	strb	r3, [r7, #1]
  DMA2D_InitTypeDef      DMA2D_InitStruct;
  
  uint32_t  Xaddress = 0;
 80043e6:	2300      	movs	r3, #0
 80043e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0;
 80043ea:	2300      	movs	r3, #0
 80043ec:	877b      	strh	r3, [r7, #58]	; 0x3a
 80043ee:	2300      	movs	r3, #0
 80043f0:	873b      	strh	r3, [r7, #56]	; 0x38
 80043f2:	2300      	movs	r3, #0
 80043f4:	86fb      	strh	r3, [r7, #54]	; 0x36
  
  Xaddress = CurrentFrameBuffer + 2*(LCD_PIXEL_WIDTH*Ypos + Xpos);
 80043f6:	88ba      	ldrh	r2, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	461a      	mov	r2, r3
 8004402:	88fb      	ldrh	r3, [r7, #6]
 8004404:	4413      	add	r3, r2
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	461a      	mov	r2, r3
 800440a:	4b23      	ldr	r3, [pc, #140]	; (8004498 <LCD_DrawLine+0xd0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4413      	add	r3, r2
 8004410:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  Red_Value = (0xF800 & CurrentTextColor) >> 11;
 8004412:	4b22      	ldr	r3, [pc, #136]	; (800449c <LCD_DrawLine+0xd4>)
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	0adb      	lsrs	r3, r3, #11
 8004418:	877b      	strh	r3, [r7, #58]	; 0x3a
  Blue_Value = 0x001F & CurrentTextColor;
 800441a:	4b20      	ldr	r3, [pc, #128]	; (800449c <LCD_DrawLine+0xd4>)
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	f003 031f 	and.w	r3, r3, #31
 8004422:	86fb      	strh	r3, [r7, #54]	; 0x36
  Green_Value = (0x07E0 & CurrentTextColor) >> 5;
 8004424:	4b1d      	ldr	r3, [pc, #116]	; (800449c <LCD_DrawLine+0xd4>)
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	095b      	lsrs	r3, r3, #5
 800442a:	b29b      	uxth	r3, r3
 800442c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004430:	873b      	strh	r3, [r7, #56]	; 0x38

  /* Configure DMA2D */    
  DMA2D_DeInit();  
 8004432:	f7fe fb65 	bl	8002b00 <DMA2D_DeInit>
  DMA2D_InitStruct.DMA2D_Mode = DMA2D_R2M;       
 8004436:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800443a:	60fb      	str	r3, [r7, #12]
  DMA2D_InitStruct.DMA2D_CMode = DMA2D_RGB565;      
 800443c:	2302      	movs	r3, #2
 800443e:	613b      	str	r3, [r7, #16]
  DMA2D_InitStruct.DMA2D_OutputGreen = Green_Value;      
 8004440:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004442:	61bb      	str	r3, [r7, #24]
  DMA2D_InitStruct.DMA2D_OutputBlue = Blue_Value;     
 8004444:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004446:	617b      	str	r3, [r7, #20]
  DMA2D_InitStruct.DMA2D_OutputRed = Red_Value;                
 8004448:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800444a:	61fb      	str	r3, [r7, #28]
  DMA2D_InitStruct.DMA2D_OutputAlpha = 0x0F;                  
 800444c:	230f      	movs	r3, #15
 800444e:	623b      	str	r3, [r7, #32]
  DMA2D_InitStruct.DMA2D_OutputMemoryAdd = Xaddress;                  
 8004450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004452:	627b      	str	r3, [r7, #36]	; 0x24
  
  if(Direction == LCD_DIR_HORIZONTAL)
 8004454:	787b      	ldrb	r3, [r7, #1]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <LCD_DrawLine+0xa0>
  {                                                      
    DMA2D_InitStruct.DMA2D_OutputOffset = 0;                
 800445a:	2300      	movs	r3, #0
 800445c:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA2D_InitStruct.DMA2D_NumberOfLine = 1;            
 800445e:	2301      	movs	r3, #1
 8004460:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA2D_InitStruct.DMA2D_PixelPerLine = Length; 
 8004462:	887b      	ldrh	r3, [r7, #2]
 8004464:	633b      	str	r3, [r7, #48]	; 0x30
 8004466:	e005      	b.n	8004474 <LCD_DrawLine+0xac>
  }
  else
  {                                                            
    DMA2D_InitStruct.DMA2D_OutputOffset = LCD_PIXEL_WIDTH - 1;                
 8004468:	23ef      	movs	r3, #239	; 0xef
 800446a:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA2D_InitStruct.DMA2D_NumberOfLine = Length;            
 800446c:	887b      	ldrh	r3, [r7, #2]
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA2D_InitStruct.DMA2D_PixelPerLine = 1;  
 8004470:	2301      	movs	r3, #1
 8004472:	633b      	str	r3, [r7, #48]	; 0x30
  }
  
  DMA2D_Init(&DMA2D_InitStruct);  
 8004474:	f107 030c 	add.w	r3, r7, #12
 8004478:	4618      	mov	r0, r3
 800447a:	f7fe fb4f 	bl	8002b1c <DMA2D_Init>
  /* Start Transfer */ 
  DMA2D_StartTransfer();  
 800447e:	f7fe fbfd 	bl	8002c7c <DMA2D_StartTransfer>
  /* Wait for CTC Flag activation */
  while(DMA2D_GetFlagStatus(DMA2D_FLAG_TC) == RESET)
 8004482:	bf00      	nop
 8004484:	2002      	movs	r0, #2
 8004486:	f7fe fc09 	bl	8002c9c <DMA2D_GetFlagStatus>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0f9      	beq.n	8004484 <LCD_DrawLine+0xbc>
  {
  }
  
}
 8004490:	bf00      	nop
 8004492:	3744      	adds	r7, #68	; 0x44
 8004494:	46bd      	mov	sp, r7
 8004496:	bd90      	pop	{r4, r7, pc}
 8004498:	20000028 	.word	0x20000028
 800449c:	20000104 	.word	0x20000104

080044a0 <LCD_DrawUniLine>:
  * @param  x2: specifies the point 2 x position.
  * @param  y2: specifies the point 2 y position.
  * @retval None
  */
void LCD_DrawUniLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b08b      	sub	sp, #44	; 0x2c
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4604      	mov	r4, r0
 80044a8:	4608      	mov	r0, r1
 80044aa:	4611      	mov	r1, r2
 80044ac:	461a      	mov	r2, r3
 80044ae:	4623      	mov	r3, r4
 80044b0:	80fb      	strh	r3, [r7, #6]
 80044b2:	4603      	mov	r3, r0
 80044b4:	80bb      	strh	r3, [r7, #4]
 80044b6:	460b      	mov	r3, r1
 80044b8:	807b      	strh	r3, [r7, #2]
 80044ba:	4613      	mov	r3, r2
 80044bc:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80044be:	2300      	movs	r3, #0
 80044c0:	823b      	strh	r3, [r7, #16]
 80044c2:	2300      	movs	r3, #0
 80044c4:	81fb      	strh	r3, [r7, #14]
 80044c6:	2300      	movs	r3, #0
 80044c8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044ca:	2300      	movs	r3, #0
 80044cc:	84bb      	strh	r3, [r7, #36]	; 0x24
 80044ce:	2300      	movs	r3, #0
 80044d0:	847b      	strh	r3, [r7, #34]	; 0x22
 80044d2:	2300      	movs	r3, #0
 80044d4:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80044d6:	2300      	movs	r3, #0
 80044d8:	83fb      	strh	r3, [r7, #30]
 80044da:	2300      	movs	r3, #0
 80044dc:	83bb      	strh	r3, [r7, #28]
 80044de:	2300      	movs	r3, #0
 80044e0:	837b      	strh	r3, [r7, #26]
 80044e2:	2300      	movs	r3, #0
 80044e4:	833b      	strh	r3, [r7, #24]
 80044e6:	2300      	movs	r3, #0
 80044e8:	82fb      	strh	r3, [r7, #22]
 80044ea:	2300      	movs	r3, #0
 80044ec:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 80044f2:	887a      	ldrh	r2, [r7, #2]
 80044f4:	88fb      	ldrh	r3, [r7, #6]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	bfb8      	it	lt
 80044fc:	425b      	neglt	r3, r3
 80044fe:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8004500:	883a      	ldrh	r2, [r7, #0]
 8004502:	88bb      	ldrh	r3, [r7, #4]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	bfb8      	it	lt
 800450a:	425b      	neglt	r3, r3
 800450c:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 800450e:	88fb      	ldrh	r3, [r7, #6]
 8004510:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8004512:	88bb      	ldrh	r3, [r7, #4]
 8004514:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8004516:	887a      	ldrh	r2, [r7, #2]
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	429a      	cmp	r2, r3
 800451c:	d304      	bcc.n	8004528 <LCD_DrawUniLine+0x88>
  {
    xinc1 = 1;
 800451e:	2301      	movs	r3, #1
 8004520:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8004522:	2301      	movs	r3, #1
 8004524:	843b      	strh	r3, [r7, #32]
 8004526:	e005      	b.n	8004534 <LCD_DrawUniLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8004528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800452c:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 800452e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004532:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8004534:	883a      	ldrh	r2, [r7, #0]
 8004536:	88bb      	ldrh	r3, [r7, #4]
 8004538:	429a      	cmp	r2, r3
 800453a:	d304      	bcc.n	8004546 <LCD_DrawUniLine+0xa6>
  {
    yinc1 = 1;
 800453c:	2301      	movs	r3, #1
 800453e:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8004540:	2301      	movs	r3, #1
 8004542:	83bb      	strh	r3, [r7, #28]
 8004544:	e005      	b.n	8004552 <LCD_DrawUniLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8004546:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800454a:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 800454c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004550:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8004552:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004556:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800455a:	429a      	cmp	r2, r3
 800455c:	db10      	blt.n	8004580 <LCD_DrawUniLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 800455e:	2300      	movs	r3, #0
 8004560:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8004562:	2300      	movs	r3, #0
 8004564:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8004566:	8a3b      	ldrh	r3, [r7, #16]
 8004568:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 800456a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800456e:	0fda      	lsrs	r2, r3, #31
 8004570:	4413      	add	r3, r2
 8004572:	105b      	asrs	r3, r3, #1
 8004574:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8004576:	89fb      	ldrh	r3, [r7, #14]
 8004578:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 800457a:	8a3b      	ldrh	r3, [r7, #16]
 800457c:	82bb      	strh	r3, [r7, #20]
 800457e:	e00f      	b.n	80045a0 <LCD_DrawUniLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8004580:	2300      	movs	r3, #0
 8004582:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8004584:	2300      	movs	r3, #0
 8004586:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8004588:	89fb      	ldrh	r3, [r7, #14]
 800458a:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 800458c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004590:	0fda      	lsrs	r2, r3, #31
 8004592:	4413      	add	r3, r2
 8004594:	105b      	asrs	r3, r3, #1
 8004596:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8004598:	8a3b      	ldrh	r3, [r7, #16]
 800459a:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 800459c:	89fb      	ldrh	r3, [r7, #14]
 800459e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80045a0:	2300      	movs	r3, #0
 80045a2:	827b      	strh	r3, [r7, #18]
 80045a4:	e031      	b.n	800460a <LCD_DrawUniLine+0x16a>
  {
    PutPixel(x, y);             /* Draw the current pixel */
 80045a6:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80045aa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80045ae:	4611      	mov	r1, r2
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fb27 	bl	8004c04 <PutPixel>
    num += numadd;              /* Increase the numerator by the top of the fraction */
 80045b6:	8b3a      	ldrh	r2, [r7, #24]
 80045b8:	8afb      	ldrh	r3, [r7, #22]
 80045ba:	4413      	add	r3, r2
 80045bc:	b29b      	uxth	r3, r3
 80045be:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 80045c0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80045c4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	db0e      	blt.n	80045ea <LCD_DrawUniLine+0x14a>
    {
      num -= den;               /* Calculate the new numerator value */
 80045cc:	8b3a      	ldrh	r2, [r7, #24]
 80045ce:	8b7b      	ldrh	r3, [r7, #26]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 80045d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80045d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80045da:	4413      	add	r3, r2
 80045dc:	b29b      	uxth	r3, r3
 80045de:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 80045e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045e2:	8bfb      	ldrh	r3, [r7, #30]
 80045e4:	4413      	add	r3, r2
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 80045ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80045ec:	8c3b      	ldrh	r3, [r7, #32]
 80045ee:	4413      	add	r3, r2
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 80045f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045f6:	8bbb      	ldrh	r3, [r7, #28]
 80045f8:	4413      	add	r3, r2
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80045fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004602:	b29b      	uxth	r3, r3
 8004604:	3301      	adds	r3, #1
 8004606:	b29b      	uxth	r3, r3
 8004608:	827b      	strh	r3, [r7, #18]
 800460a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800460e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004612:	429a      	cmp	r2, r3
 8004614:	ddc7      	ble.n	80045a6 <LCD_DrawUniLine+0x106>
  }
}
 8004616:	bf00      	nop
 8004618:	372c      	adds	r7, #44	; 0x2c
 800461a:	46bd      	mov	sp, r7
 800461c:	bd90      	pop	{r4, r7, pc}
	...

08004620 <LCD_WriteCommand>:
  * @brief  Writes command to select the LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void LCD_WriteCommand(uint8_t LCD_Reg)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	71fb      	strb	r3, [r7, #7]
    /* Reset WRX to send command */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_RESET);
 800462a:	2200      	movs	r2, #0
 800462c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004630:	480e      	ldr	r0, [pc, #56]	; (800466c <LCD_WriteCommand+0x4c>)
 8004632:	f000 f9b5 	bl	80049a0 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_ChipSelect(DISABLE);
 8004636:	2000      	movs	r0, #0
 8004638:	f7ff fd48 	bl	80040cc <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, LCD_Reg);
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	b29b      	uxth	r3, r3
 8004640:	4619      	mov	r1, r3
 8004642:	480b      	ldr	r0, [pc, #44]	; (8004670 <LCD_WriteCommand+0x50>)
 8004644:	f7ff fa1c 	bl	8003a80 <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 8004648:	bf00      	nop
 800464a:	2180      	movs	r1, #128	; 0x80
 800464c:	4808      	ldr	r0, [pc, #32]	; (8004670 <LCD_WriteCommand+0x50>)
 800464e:	f7ff fa26 	bl	8003a9e <SPI_I2S_GetFlagStatus>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1f8      	bne.n	800464a <LCD_WriteCommand+0x2a>
  delay(10);
 8004658:	200a      	movs	r0, #10
 800465a:	f000 faf7 	bl	8004c4c <delay>
  LCD_ChipSelect(ENABLE);
 800465e:	2001      	movs	r0, #1
 8004660:	f7ff fd34 	bl	80040cc <LCD_ChipSelect>
}
 8004664:	bf00      	nop
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40020c00 	.word	0x40020c00
 8004670:	40015000 	.word	0x40015000

08004674 <LCD_WriteData>:
  *         This function must be used after LCD_WriteCommand() function
  * @param  value: data to write to the selected register.
  * @retval None
  */
void LCD_WriteData(uint8_t value)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	4603      	mov	r3, r0
 800467c:	71fb      	strb	r3, [r7, #7]
    /* Set WRX to send data */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_SET);
 800467e:	2201      	movs	r2, #1
 8004680:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004684:	480e      	ldr	r0, [pc, #56]	; (80046c0 <LCD_WriteData+0x4c>)
 8004686:	f000 f98b 	bl	80049a0 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_ChipSelect(DISABLE);
 800468a:	2000      	movs	r0, #0
 800468c:	f7ff fd1e 	bl	80040cc <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, value);
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	b29b      	uxth	r3, r3
 8004694:	4619      	mov	r1, r3
 8004696:	480b      	ldr	r0, [pc, #44]	; (80046c4 <LCD_WriteData+0x50>)
 8004698:	f7ff f9f2 	bl	8003a80 <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 800469c:	bf00      	nop
 800469e:	2180      	movs	r1, #128	; 0x80
 80046a0:	4808      	ldr	r0, [pc, #32]	; (80046c4 <LCD_WriteData+0x50>)
 80046a2:	f7ff f9fc 	bl	8003a9e <SPI_I2S_GetFlagStatus>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1f8      	bne.n	800469e <LCD_WriteData+0x2a>
  delay(10);
 80046ac:	200a      	movs	r0, #10
 80046ae:	f000 facd 	bl	8004c4c <delay>
  LCD_ChipSelect(ENABLE);
 80046b2:	2001      	movs	r0, #1
 80046b4:	f7ff fd0a 	bl	80040cc <LCD_ChipSelect>
}
 80046b8:	bf00      	nop
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40020c00 	.word	0x40020c00
 80046c4:	40015000 	.word	0x40015000

080046c8 <LCD_PowerOn>:

void LCD_PowerOn(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  LCD_WriteCommand(0xCA);
 80046cc:	20ca      	movs	r0, #202	; 0xca
 80046ce:	f7ff ffa7 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0xC3);
 80046d2:	20c3      	movs	r0, #195	; 0xc3
 80046d4:	f7ff ffce 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x08);
 80046d8:	2008      	movs	r0, #8
 80046da:	f7ff ffcb 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x50);
 80046de:	2050      	movs	r0, #80	; 0x50
 80046e0:	f7ff ffc8 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERB);
 80046e4:	20cf      	movs	r0, #207	; 0xcf
 80046e6:	f7ff ff9b 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80046ea:	2000      	movs	r0, #0
 80046ec:	f7ff ffc2 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0xC1);
 80046f0:	20c1      	movs	r0, #193	; 0xc1
 80046f2:	f7ff ffbf 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x30);
 80046f6:	2030      	movs	r0, #48	; 0x30
 80046f8:	f7ff ffbc 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER_SEQ);
 80046fc:	20ed      	movs	r0, #237	; 0xed
 80046fe:	f7ff ff8f 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x64);
 8004702:	2064      	movs	r0, #100	; 0x64
 8004704:	f7ff ffb6 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x03);
 8004708:	2003      	movs	r0, #3
 800470a:	f7ff ffb3 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x12);
 800470e:	2012      	movs	r0, #18
 8004710:	f7ff ffb0 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x81);
 8004714:	2081      	movs	r0, #129	; 0x81
 8004716:	f7ff ffad 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCA);
 800471a:	20e8      	movs	r0, #232	; 0xe8
 800471c:	f7ff ff80 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x85);
 8004720:	2085      	movs	r0, #133	; 0x85
 8004722:	f7ff ffa7 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 8004726:	2000      	movs	r0, #0
 8004728:	f7ff ffa4 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x78);
 800472c:	2078      	movs	r0, #120	; 0x78
 800472e:	f7ff ffa1 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERA);
 8004732:	20cb      	movs	r0, #203	; 0xcb
 8004734:	f7ff ff74 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x39);
 8004738:	2039      	movs	r0, #57	; 0x39
 800473a:	f7ff ff9b 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x2C);
 800473e:	202c      	movs	r0, #44	; 0x2c
 8004740:	f7ff ff98 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 8004744:	2000      	movs	r0, #0
 8004746:	f7ff ff95 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x34);
 800474a:	2034      	movs	r0, #52	; 0x34
 800474c:	f7ff ff92 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x02);
 8004750:	2002      	movs	r0, #2
 8004752:	f7ff ff8f 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_PRC);
 8004756:	20f7      	movs	r0, #247	; 0xf7
 8004758:	f7ff ff62 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x20);
 800475c:	2020      	movs	r0, #32
 800475e:	f7ff ff89 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCB);
 8004762:	20ea      	movs	r0, #234	; 0xea
 8004764:	f7ff ff5c 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8004768:	2000      	movs	r0, #0
 800476a:	f7ff ff83 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 800476e:	2000      	movs	r0, #0
 8004770:	f7ff ff80 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_FRC);
 8004774:	20b1      	movs	r0, #177	; 0xb1
 8004776:	f7ff ff53 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 800477a:	2000      	movs	r0, #0
 800477c:	f7ff ff7a 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x1B);
 8004780:	201b      	movs	r0, #27
 8004782:	f7ff ff77 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8004786:	20b6      	movs	r0, #182	; 0xb6
 8004788:	f7ff ff4a 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 800478c:	200a      	movs	r0, #10
 800478e:	f7ff ff71 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0xA2);
 8004792:	20a2      	movs	r0, #162	; 0xa2
 8004794:	f7ff ff6e 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER1);
 8004798:	20c0      	movs	r0, #192	; 0xc0
 800479a:	f7ff ff41 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 800479e:	2010      	movs	r0, #16
 80047a0:	f7ff ff68 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER2);
 80047a4:	20c1      	movs	r0, #193	; 0xc1
 80047a6:	f7ff ff3b 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 80047aa:	2010      	movs	r0, #16
 80047ac:	f7ff ff62 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM1);
 80047b0:	20c5      	movs	r0, #197	; 0xc5
 80047b2:	f7ff ff35 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x45);
 80047b6:	2045      	movs	r0, #69	; 0x45
 80047b8:	f7ff ff5c 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x15);
 80047bc:	2015      	movs	r0, #21
 80047be:	f7ff ff59 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM2);
 80047c2:	20c7      	movs	r0, #199	; 0xc7
 80047c4:	f7ff ff2c 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x90);
 80047c8:	2090      	movs	r0, #144	; 0x90
 80047ca:	f7ff ff53 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_MAC);
 80047ce:	2036      	movs	r0, #54	; 0x36
 80047d0:	f7ff ff26 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0xC8);
 80047d4:	20c8      	movs	r0, #200	; 0xc8
 80047d6:	f7ff ff4d 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_3GAMMA_EN);
 80047da:	20f2      	movs	r0, #242	; 0xf2
 80047dc:	f7ff ff20 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80047e0:	2000      	movs	r0, #0
 80047e2:	f7ff ff47 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_RGB_INTERFACE);
 80047e6:	20b0      	movs	r0, #176	; 0xb0
 80047e8:	f7ff ff1a 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0xC2);
 80047ec:	20c2      	movs	r0, #194	; 0xc2
 80047ee:	f7ff ff41 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 80047f2:	20b6      	movs	r0, #182	; 0xb6
 80047f4:	f7ff ff14 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 80047f8:	200a      	movs	r0, #10
 80047fa:	f7ff ff3b 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0xA7);
 80047fe:	20a7      	movs	r0, #167	; 0xa7
 8004800:	f7ff ff38 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x27);
 8004804:	2027      	movs	r0, #39	; 0x27
 8004806:	f7ff ff35 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x04);
 800480a:	2004      	movs	r0, #4
 800480c:	f7ff ff32 	bl	8004674 <LCD_WriteData>

  /* colomn address set */
  LCD_WriteCommand(LCD_COLUMN_ADDR);
 8004810:	202a      	movs	r0, #42	; 0x2a
 8004812:	f7ff ff05 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8004816:	2000      	movs	r0, #0
 8004818:	f7ff ff2c 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 800481c:	2000      	movs	r0, #0
 800481e:	f7ff ff29 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 8004822:	2000      	movs	r0, #0
 8004824:	f7ff ff26 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0xEF);
 8004828:	20ef      	movs	r0, #239	; 0xef
 800482a:	f7ff ff23 	bl	8004674 <LCD_WriteData>
  /* Page Address Set */
  LCD_WriteCommand(LCD_PAGE_ADDR);
 800482e:	202b      	movs	r0, #43	; 0x2b
 8004830:	f7ff fef6 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8004834:	2000      	movs	r0, #0
 8004836:	f7ff ff1d 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 800483a:	2000      	movs	r0, #0
 800483c:	f7ff ff1a 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x01);
 8004840:	2001      	movs	r0, #1
 8004842:	f7ff ff17 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x3F);
 8004846:	203f      	movs	r0, #63	; 0x3f
 8004848:	f7ff ff14 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_INTERFACE);
 800484c:	20f6      	movs	r0, #246	; 0xf6
 800484e:	f7ff fee7 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8004852:	2001      	movs	r0, #1
 8004854:	f7ff ff0e 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 8004858:	2000      	movs	r0, #0
 800485a:	f7ff ff0b 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x06);
 800485e:	2006      	movs	r0, #6
 8004860:	f7ff ff08 	bl	8004674 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_GRAM);
 8004864:	202c      	movs	r0, #44	; 0x2c
 8004866:	f7ff fedb 	bl	8004620 <LCD_WriteCommand>
  delay(200);
 800486a:	20c8      	movs	r0, #200	; 0xc8
 800486c:	f000 f9ee 	bl	8004c4c <delay>
  
  LCD_WriteCommand(LCD_GAMMA);
 8004870:	2026      	movs	r0, #38	; 0x26
 8004872:	f7ff fed5 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8004876:	2001      	movs	r0, #1
 8004878:	f7ff fefc 	bl	8004674 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_PGAMMA);
 800487c:	20e0      	movs	r0, #224	; 0xe0
 800487e:	f7ff fecf 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x0F);
 8004882:	200f      	movs	r0, #15
 8004884:	f7ff fef6 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x29);
 8004888:	2029      	movs	r0, #41	; 0x29
 800488a:	f7ff fef3 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x24);
 800488e:	2024      	movs	r0, #36	; 0x24
 8004890:	f7ff fef0 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x0C);
 8004894:	200c      	movs	r0, #12
 8004896:	f7ff feed 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x0E);
 800489a:	200e      	movs	r0, #14
 800489c:	f7ff feea 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x09);
 80048a0:	2009      	movs	r0, #9
 80048a2:	f7ff fee7 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x4E);
 80048a6:	204e      	movs	r0, #78	; 0x4e
 80048a8:	f7ff fee4 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x78);
 80048ac:	2078      	movs	r0, #120	; 0x78
 80048ae:	f7ff fee1 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x3C);
 80048b2:	203c      	movs	r0, #60	; 0x3c
 80048b4:	f7ff fede 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x09);
 80048b8:	2009      	movs	r0, #9
 80048ba:	f7ff fedb 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x13);
 80048be:	2013      	movs	r0, #19
 80048c0:	f7ff fed8 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x05);
 80048c4:	2005      	movs	r0, #5
 80048c6:	f7ff fed5 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x17);
 80048ca:	2017      	movs	r0, #23
 80048cc:	f7ff fed2 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x11);
 80048d0:	2011      	movs	r0, #17
 80048d2:	f7ff fecf 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x00);
 80048d6:	2000      	movs	r0, #0
 80048d8:	f7ff fecc 	bl	8004674 <LCD_WriteData>
  LCD_WriteCommand(LCD_NGAMMA);
 80048dc:	20e1      	movs	r0, #225	; 0xe1
 80048de:	f7ff fe9f 	bl	8004620 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80048e2:	2000      	movs	r0, #0
 80048e4:	f7ff fec6 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x16);
 80048e8:	2016      	movs	r0, #22
 80048ea:	f7ff fec3 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x1B);
 80048ee:	201b      	movs	r0, #27
 80048f0:	f7ff fec0 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x04);
 80048f4:	2004      	movs	r0, #4
 80048f6:	f7ff febd 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x11);
 80048fa:	2011      	movs	r0, #17
 80048fc:	f7ff feba 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x07);
 8004900:	2007      	movs	r0, #7
 8004902:	f7ff feb7 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x31);
 8004906:	2031      	movs	r0, #49	; 0x31
 8004908:	f7ff feb4 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x33);
 800490c:	2033      	movs	r0, #51	; 0x33
 800490e:	f7ff feb1 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x42);
 8004912:	2042      	movs	r0, #66	; 0x42
 8004914:	f7ff feae 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x05);
 8004918:	2005      	movs	r0, #5
 800491a:	f7ff feab 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x0C);
 800491e:	200c      	movs	r0, #12
 8004920:	f7ff fea8 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x0A);
 8004924:	200a      	movs	r0, #10
 8004926:	f7ff fea5 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x28);
 800492a:	2028      	movs	r0, #40	; 0x28
 800492c:	f7ff fea2 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x2F);
 8004930:	202f      	movs	r0, #47	; 0x2f
 8004932:	f7ff fe9f 	bl	8004674 <LCD_WriteData>
  LCD_WriteData(0x0F);
 8004936:	200f      	movs	r0, #15
 8004938:	f7ff fe9c 	bl	8004674 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_SLEEP_OUT);
 800493c:	2011      	movs	r0, #17
 800493e:	f7ff fe6f 	bl	8004620 <LCD_WriteCommand>
  delay(200);
 8004942:	20c8      	movs	r0, #200	; 0xc8
 8004944:	f000 f982 	bl	8004c4c <delay>
  LCD_WriteCommand(LCD_DISPLAY_ON);
 8004948:	2029      	movs	r0, #41	; 0x29
 800494a:	f7ff fe69 	bl	8004620 <LCD_WriteCommand>
  /* GRAM start writing */
  LCD_WriteCommand(LCD_GRAM);
 800494e:	202c      	movs	r0, #44	; 0x2c
 8004950:	f7ff fe66 	bl	8004620 <LCD_WriteCommand>
 }
 8004954:	bf00      	nop
 8004956:	bd80      	pop	{r7, pc}

08004958 <LCD_CtrlLinesConfig>:
  *         when VDDIO is lower than required LCD supply.
  * @param  None
  * @retval None
  */
void LCD_CtrlLinesConfig(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(LCD_NCS_GPIO_CLK, ENABLE);
 800495e:	2101      	movs	r1, #1
 8004960:	2002      	movs	r0, #2
 8004962:	f7fe fea1 	bl	80036a8 <RCC_AHB1PeriphClockCmd>

  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStructure.GPIO_Pin = LCD_NCS_PIN;
 8004966:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800496a:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800496c:	2302      	movs	r3, #2
 800496e:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8004970:	2301      	movs	r3, #1
 8004972:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8004974:	2300      	movs	r3, #0
 8004976:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004978:	2300      	movs	r3, #0
 800497a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800497c:	463b      	mov	r3, r7
 800497e:	4619      	mov	r1, r3
 8004980:	4806      	ldr	r0, [pc, #24]	; (800499c <LCD_CtrlLinesConfig+0x44>)
 8004982:	f7fe fac5 	bl	8002f10 <GPIO_Init>

  LCD_CtrlLinesWrite(LCD_NCS_GPIO_PORT, LCD_NCS_PIN, Bit_SET);
 8004986:	2201      	movs	r2, #1
 8004988:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800498c:	4803      	ldr	r0, [pc, #12]	; (800499c <LCD_CtrlLinesConfig+0x44>)
 800498e:	f000 f807 	bl	80049a0 <LCD_CtrlLinesWrite>
}
 8004992:	bf00      	nop
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	40020400 	.word	0x40020400

080049a0 <LCD_CtrlLinesWrite>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void LCD_CtrlLinesWrite(GPIO_TypeDef* GPIOx, uint16_t CtrlPins, BitAction BitVal)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	460b      	mov	r3, r1
 80049aa:	807b      	strh	r3, [r7, #2]
 80049ac:	4613      	mov	r3, r2
 80049ae:	707b      	strb	r3, [r7, #1]
  /* Set or Reset the control line */
  GPIO_WriteBit(GPIOx, (uint16_t)CtrlPins, (BitAction)BitVal);
 80049b0:	787a      	ldrb	r2, [r7, #1]
 80049b2:	887b      	ldrh	r3, [r7, #2]
 80049b4:	4619      	mov	r1, r3
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7fe fb56 	bl	8003068 <GPIO_WriteBit>
}
 80049bc:	bf00      	nop
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <LCD_SPIConfig>:
  * @brief  Configures the LCD_SPI interface.
  * @param  None
  * @retval None
  */
void LCD_SPIConfig(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af00      	add	r7, sp, #0
  SPI_InitTypeDef    SPI_InitStructure;
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable LCD_SPI_SCK_GPIO_CLK, LCD_SPI_MISO_GPIO_CLK and LCD_SPI_MOSI_GPIO_CLK clock */
  RCC_AHB1PeriphClockCmd(LCD_SPI_SCK_GPIO_CLK | LCD_SPI_MISO_GPIO_CLK | LCD_SPI_MOSI_GPIO_CLK, ENABLE);
 80049ca:	2101      	movs	r1, #1
 80049cc:	2020      	movs	r0, #32
 80049ce:	f7fe fe6b 	bl	80036a8 <RCC_AHB1PeriphClockCmd>

  /* Enable LCD_SPI and SYSCFG clock  */
  RCC_APB2PeriphClockCmd(LCD_SPI_CLK, ENABLE);
 80049d2:	2101      	movs	r1, #1
 80049d4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80049d8:	f7fe fec6 	bl	8003768 <RCC_APB2PeriphClockCmd>
  
  /* Configure LCD_SPI SCK pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_SCK_PIN;
 80049dc:	2380      	movs	r3, #128	; 0x80
 80049de:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80049e0:	2302      	movs	r3, #2
 80049e2:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80049e4:	2302      	movs	r3, #2
 80049e6:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80049e8:	2300      	movs	r3, #0
 80049ea:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80049ec:	2300      	movs	r3, #0
 80049ee:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(LCD_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 80049f0:	1d3b      	adds	r3, r7, #4
 80049f2:	4619      	mov	r1, r3
 80049f4:	4823      	ldr	r0, [pc, #140]	; (8004a84 <LCD_SPIConfig+0xc0>)
 80049f6:	f7fe fa8b 	bl	8002f10 <GPIO_Init>

  /* Configure LCD_SPI MISO pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MISO_PIN;
 80049fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049fe:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 8004a00:	1d3b      	adds	r3, r7, #4
 8004a02:	4619      	mov	r1, r3
 8004a04:	481f      	ldr	r0, [pc, #124]	; (8004a84 <LCD_SPIConfig+0xc0>)
 8004a06:	f7fe fa83 	bl	8002f10 <GPIO_Init>

  /* Configure LCD_SPI MOSI pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MOSI_PIN;
 8004a0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a0e:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8004a10:	1d3b      	adds	r3, r7, #4
 8004a12:	4619      	mov	r1, r3
 8004a14:	481b      	ldr	r0, [pc, #108]	; (8004a84 <LCD_SPIConfig+0xc0>)
 8004a16:	f7fe fa7b 	bl	8002f10 <GPIO_Init>

  /* Connect SPI SCK */
  GPIO_PinAFConfig(LCD_SPI_SCK_GPIO_PORT, LCD_SPI_SCK_SOURCE, LCD_SPI_SCK_AF);
 8004a1a:	2205      	movs	r2, #5
 8004a1c:	2107      	movs	r1, #7
 8004a1e:	4819      	ldr	r0, [pc, #100]	; (8004a84 <LCD_SPIConfig+0xc0>)
 8004a20:	f7fe fb3a 	bl	8003098 <GPIO_PinAFConfig>

  /* Connect SPI MISO */
  GPIO_PinAFConfig(LCD_SPI_MISO_GPIO_PORT, LCD_SPI_MISO_SOURCE, LCD_SPI_MISO_AF);
 8004a24:	2205      	movs	r2, #5
 8004a26:	2108      	movs	r1, #8
 8004a28:	4816      	ldr	r0, [pc, #88]	; (8004a84 <LCD_SPIConfig+0xc0>)
 8004a2a:	f7fe fb35 	bl	8003098 <GPIO_PinAFConfig>

  /* Connect SPI MOSI */
  GPIO_PinAFConfig(LCD_SPI_MOSI_GPIO_PORT, LCD_SPI_MOSI_SOURCE, LCD_SPI_MOSI_AF);
 8004a2e:	2205      	movs	r2, #5
 8004a30:	2109      	movs	r1, #9
 8004a32:	4814      	ldr	r0, [pc, #80]	; (8004a84 <LCD_SPIConfig+0xc0>)
 8004a34:	f7fe fb30 	bl	8003098 <GPIO_PinAFConfig>
  
  SPI_I2S_DeInit(LCD_SPI);
 8004a38:	4813      	ldr	r0, [pc, #76]	; (8004a88 <LCD_SPIConfig+0xc4>)
 8004a3a:	f7fe ff4f 	bl	80038dc <SPI_I2S_DeInit>
  
  /* SPI Config */
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex; //SPI_Direction_1Line_Tx;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8004a42:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004a46:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8004a50:	2300      	movs	r3, #0
 8004a52:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8004a54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a58:	82fb      	strh	r3, [r7, #22]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; 
 8004a5a:	2308      	movs	r3, #8
 8004a5c:	833b      	strh	r3, [r7, #24]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	837b      	strh	r3, [r7, #26]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8004a62:	2307      	movs	r3, #7
 8004a64:	83bb      	strh	r3, [r7, #28]
  SPI_Init(LCD_SPI, &SPI_InitStructure);
 8004a66:	f107 030c 	add.w	r3, r7, #12
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4806      	ldr	r0, [pc, #24]	; (8004a88 <LCD_SPIConfig+0xc4>)
 8004a6e:	f7fe ffa3 	bl	80039b8 <SPI_Init>

  /* SPI enable */
  SPI_Cmd(LCD_SPI, ENABLE);
 8004a72:	2101      	movs	r1, #1
 8004a74:	4804      	ldr	r0, [pc, #16]	; (8004a88 <LCD_SPIConfig+0xc4>)
 8004a76:	f7fe ffe3 	bl	8003a40 <SPI_Cmd>
}
 8004a7a:	bf00      	nop
 8004a7c:	3720      	adds	r7, #32
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40021400 	.word	0x40021400
 8004a88:	40015000 	.word	0x40015000

08004a8c <LCD_AF_GPIOConfig>:
  * @brief GPIO config for LTDC.
  * @retval
  *  None
  */
static void LCD_AF_GPIOConfig(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable GPIOI, GPIOJ, GPIOG, GPIOF, GPIOH AHB Clocks */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | \
 8004a92:	2101      	movs	r1, #1
 8004a94:	206f      	movs	r0, #111	; 0x6f
 8004a96:	f7fe fe07 	bl	80036a8 <RCC_AHB1PeriphClockCmd>
           -----------------------------------------------------

*/

 /* GPIOA configuration */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_LTDC);
 8004a9a:	220e      	movs	r2, #14
 8004a9c:	2103      	movs	r1, #3
 8004a9e:	4853      	ldr	r0, [pc, #332]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004aa0:	f7fe fafa 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_LTDC);
 8004aa4:	220e      	movs	r2, #14
 8004aa6:	2104      	movs	r1, #4
 8004aa8:	4850      	ldr	r0, [pc, #320]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004aaa:	f7fe faf5 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_LTDC);
 8004aae:	220e      	movs	r2, #14
 8004ab0:	2106      	movs	r1, #6
 8004ab2:	484e      	ldr	r0, [pc, #312]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004ab4:	f7fe faf0 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_LTDC);
 8004ab8:	220e      	movs	r2, #14
 8004aba:	210b      	movs	r1, #11
 8004abc:	484b      	ldr	r0, [pc, #300]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004abe:	f7fe faeb 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_LTDC);
 8004ac2:	220e      	movs	r2, #14
 8004ac4:	210c      	movs	r1, #12
 8004ac6:	4849      	ldr	r0, [pc, #292]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004ac8:	f7fe fae6 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_6 | \
 8004acc:	f641 0358 	movw	r3, #6232	; 0x1858
 8004ad0:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;
                             
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	717b      	strb	r3, [r7, #5]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	713b      	strb	r3, [r7, #4]
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8004ada:	2300      	movs	r3, #0
 8004adc:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae2:	463b      	mov	r3, r7
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4841      	ldr	r0, [pc, #260]	; (8004bec <LCD_AF_GPIOConfig+0x160>)
 8004ae8:	f7fe fa12 	bl	8002f10 <GPIO_Init>
  
 /* GPIOB configuration */  
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource0, 0x09);
 8004aec:	2209      	movs	r2, #9
 8004aee:	2100      	movs	r1, #0
 8004af0:	483f      	ldr	r0, [pc, #252]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004af2:	f7fe fad1 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource1, 0x09);
 8004af6:	2209      	movs	r2, #9
 8004af8:	2101      	movs	r1, #1
 8004afa:	483d      	ldr	r0, [pc, #244]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004afc:	f7fe facc 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_LTDC);
 8004b00:	220e      	movs	r2, #14
 8004b02:	2108      	movs	r1, #8
 8004b04:	483a      	ldr	r0, [pc, #232]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004b06:	f7fe fac7 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_LTDC);
 8004b0a:	220e      	movs	r2, #14
 8004b0c:	2109      	movs	r1, #9
 8004b0e:	4838      	ldr	r0, [pc, #224]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004b10:	f7fe fac2 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_LTDC);
 8004b14:	220e      	movs	r2, #14
 8004b16:	210a      	movs	r1, #10
 8004b18:	4835      	ldr	r0, [pc, #212]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004b1a:	f7fe fabd 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_LTDC);
 8004b1e:	220e      	movs	r2, #14
 8004b20:	210b      	movs	r1, #11
 8004b22:	4833      	ldr	r0, [pc, #204]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004b24:	f7fe fab8 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | \
 8004b28:	f640 7303 	movw	r3, #3843	; 0xf03
 8004b2c:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
  
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b2e:	463b      	mov	r3, r7
 8004b30:	4619      	mov	r1, r3
 8004b32:	482f      	ldr	r0, [pc, #188]	; (8004bf0 <LCD_AF_GPIOConfig+0x164>)
 8004b34:	f7fe f9ec 	bl	8002f10 <GPIO_Init>

 /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_LTDC);
 8004b38:	220e      	movs	r2, #14
 8004b3a:	2106      	movs	r1, #6
 8004b3c:	482d      	ldr	r0, [pc, #180]	; (8004bf4 <LCD_AF_GPIOConfig+0x168>)
 8004b3e:	f7fe faab 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_LTDC);
 8004b42:	220e      	movs	r2, #14
 8004b44:	2107      	movs	r1, #7
 8004b46:	482b      	ldr	r0, [pc, #172]	; (8004bf4 <LCD_AF_GPIOConfig+0x168>)
 8004b48:	f7fe faa6 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_LTDC);
 8004b4c:	220e      	movs	r2, #14
 8004b4e:	210a      	movs	r1, #10
 8004b50:	4828      	ldr	r0, [pc, #160]	; (8004bf4 <LCD_AF_GPIOConfig+0x168>)
 8004b52:	f7fe faa1 	bl	8003098 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_10;
 8004b56:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8004b5a:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b5c:	463b      	mov	r3, r7
 8004b5e:	4619      	mov	r1, r3
 8004b60:	4824      	ldr	r0, [pc, #144]	; (8004bf4 <LCD_AF_GPIOConfig+0x168>)
 8004b62:	f7fe f9d5 	bl	8002f10 <GPIO_Init>

 /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource3, GPIO_AF_LTDC);
 8004b66:	220e      	movs	r2, #14
 8004b68:	2103      	movs	r1, #3
 8004b6a:	4823      	ldr	r0, [pc, #140]	; (8004bf8 <LCD_AF_GPIOConfig+0x16c>)
 8004b6c:	f7fe fa94 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_LTDC);
 8004b70:	220e      	movs	r2, #14
 8004b72:	2106      	movs	r1, #6
 8004b74:	4820      	ldr	r0, [pc, #128]	; (8004bf8 <LCD_AF_GPIOConfig+0x16c>)
 8004b76:	f7fe fa8f 	bl	8003098 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_6;
 8004b7a:	2348      	movs	r3, #72	; 0x48
 8004b7c:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b7e:	463b      	mov	r3, r7
 8004b80:	4619      	mov	r1, r3
 8004b82:	481d      	ldr	r0, [pc, #116]	; (8004bf8 <LCD_AF_GPIOConfig+0x16c>)
 8004b84:	f7fe f9c4 	bl	8002f10 <GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource10, GPIO_AF_LTDC);
 8004b88:	220e      	movs	r2, #14
 8004b8a:	210a      	movs	r1, #10
 8004b8c:	481b      	ldr	r0, [pc, #108]	; (8004bfc <LCD_AF_GPIOConfig+0x170>)
 8004b8e:	f7fe fa83 	bl	8003098 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8004b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b96:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOF, &GPIO_InitStruct);     
 8004b98:	463b      	mov	r3, r7
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4817      	ldr	r0, [pc, #92]	; (8004bfc <LCD_AF_GPIOConfig+0x170>)
 8004b9e:	f7fe f9b7 	bl	8002f10 <GPIO_Init>

 /* GPIOG configuration */  
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource6, GPIO_AF_LTDC);
 8004ba2:	220e      	movs	r2, #14
 8004ba4:	2106      	movs	r1, #6
 8004ba6:	4816      	ldr	r0, [pc, #88]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004ba8:	f7fe fa76 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource7, GPIO_AF_LTDC);
 8004bac:	220e      	movs	r2, #14
 8004bae:	2107      	movs	r1, #7
 8004bb0:	4813      	ldr	r0, [pc, #76]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004bb2:	f7fe fa71 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource10, 0x09);
 8004bb6:	2209      	movs	r2, #9
 8004bb8:	210a      	movs	r1, #10
 8004bba:	4811      	ldr	r0, [pc, #68]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004bbc:	f7fe fa6c 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource11, GPIO_AF_LTDC);
 8004bc0:	220e      	movs	r2, #14
 8004bc2:	210b      	movs	r1, #11
 8004bc4:	480e      	ldr	r0, [pc, #56]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004bc6:	f7fe fa67 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource12, 0x09);
 8004bca:	2209      	movs	r2, #9
 8004bcc:	210c      	movs	r1, #12
 8004bce:	480c      	ldr	r0, [pc, #48]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004bd0:	f7fe fa62 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_10 | \
 8004bd4:	f44f 53e6 	mov.w	r3, #7360	; 0x1cc0
 8004bd8:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;
  
  GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004bda:	463b      	mov	r3, r7
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4808      	ldr	r0, [pc, #32]	; (8004c00 <LCD_AF_GPIOConfig+0x174>)
 8004be0:	f7fe f996 	bl	8002f10 <GPIO_Init>
 
}
 8004be4:	bf00      	nop
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	40020000 	.word	0x40020000
 8004bf0:	40020400 	.word	0x40020400
 8004bf4:	40020800 	.word	0x40020800
 8004bf8:	40020c00 	.word	0x40020c00
 8004bfc:	40021400 	.word	0x40021400
 8004c00:	40021800 	.word	0x40021800

08004c04 <PutPixel>:
  * @param  x: pixel x.
  * @param  y: pixel y.  
  * @retval None
  */
static void PutPixel(int16_t x, int16_t y)
{ 
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	460a      	mov	r2, r1
 8004c0e:	80fb      	strh	r3, [r7, #6]
 8004c10:	4613      	mov	r3, r2
 8004c12:	80bb      	strh	r3, [r7, #4]
  if(x < 0 || x > 239 || y < 0 || y > 319)
 8004c14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	db13      	blt.n	8004c44 <PutPixel+0x40>
 8004c1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c20:	2bef      	cmp	r3, #239	; 0xef
 8004c22:	dc0f      	bgt.n	8004c44 <PutPixel+0x40>
 8004c24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	db0b      	blt.n	8004c44 <PutPixel+0x40>
 8004c2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c30:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004c34:	da06      	bge.n	8004c44 <PutPixel+0x40>
  {
    return;  
  }
  LCD_DrawLine(x, y, 1, LCD_DIR_HORIZONTAL);
 8004c36:	88f8      	ldrh	r0, [r7, #6]
 8004c38:	88b9      	ldrh	r1, [r7, #4]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f7ff fbc3 	bl	80043c8 <LCD_DrawLine>
 8004c42:	e000      	b.n	8004c46 <PutPixel+0x42>
    return;  
 8004c44:	bf00      	nop
}
 8004c46:	3708      	adds	r7, #8
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 8004c54:	2300      	movs	r3, #0
 8004c56:	60fb      	str	r3, [r7, #12]
  for(index = nCount; index != 0; index--)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	e002      	b.n	8004c64 <delay+0x18>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f9      	bne.n	8004c5e <delay+0x12>
  {
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <SDRAM_Init>:
  *         on the SDRAM.
  * @param  None
  * @retval None
  */
void SDRAM_Init(void)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b092      	sub	sp, #72	; 0x48
 8004c7a:	af00      	add	r7, sp, #0
  FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
  FMC_SDRAMTimingInitTypeDef  FMC_SDRAMTimingInitStructure; 
  
  /* GPIO configuration for FMC SDRAM bank */
  SDRAM_GPIOConfig();
 8004c7c:	f000 f836 	bl	8004cec <SDRAM_GPIOConfig>
  
  /* Enable FMC clock */
  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 8004c80:	2101      	movs	r1, #1
 8004c82:	2001      	movs	r0, #1
 8004c84:	f7fe fd30 	bl	80036e8 <RCC_AHB3PeriphClockCmd>
 
/* FMC Configuration ---------------------------------------------------------*/
/* FMC SDRAM Bank configuration */   
  /* Timing configuration for 84 Mhz of SD clock frequency (168Mhz/2) */
  /* TMRD: 2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      
 8004c88:	2302      	movs	r3, #2
 8004c8a:	603b      	str	r3, [r7, #0]
  /* TXSR: min=70ns (6x11.90ns) */
  FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 7;
 8004c8c:	2307      	movs	r3, #7
 8004c8e:	607b      	str	r3, [r7, #4]
  /* TRAS: min=42ns (4x11.90ns) max=120k (ns) */
  FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;
 8004c90:	2304      	movs	r3, #4
 8004c92:	60bb      	str	r3, [r7, #8]
  /* TRC:  min=63 (6x11.90ns) */        
  FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 7;         
 8004c94:	2307      	movs	r3, #7
 8004c96:	60fb      	str	r3, [r7, #12]
  /* TWR:  2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      
 8004c98:	2302      	movs	r3, #2
 8004c9a:	613b      	str	r3, [r7, #16]
  /* TRP:  15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	617b      	str	r3, [r7, #20]
  /* TRCD: 15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	61bb      	str	r3, [r7, #24]

/* FMC SDRAM control configuration */
  FMC_SDRAMInitStructure.FMC_Bank = FMC_Bank2_SDRAM;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	61fb      	str	r3, [r7, #28]
  /* Row addressing: [7:0] */
  FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	623b      	str	r3, [r7, #32]
  /* Column addressing: [11:0] */
  FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_12b;
 8004cac:	2304      	movs	r3, #4
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
  FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = SDRAM_MEMORY_WIDTH;
 8004cb0:	2310      	movs	r3, #16
 8004cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;
 8004cb4:	2340      	movs	r3, #64	; 0x40
 8004cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  FMC_SDRAMInitStructure.FMC_CASLatency = SDRAM_CAS_LATENCY; 
 8004cb8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004cbc:	633b      	str	r3, [r7, #48]	; 0x30
  FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	637b      	str	r3, [r7, #52]	; 0x34
  FMC_SDRAMInitStructure.FMC_SDClockPeriod = SDCLOCK_PERIOD;  
 8004cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cc6:	63bb      	str	r3, [r7, #56]	; 0x38
  FMC_SDRAMInitStructure.FMC_ReadBurst = SDRAM_READBURST;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;
 8004ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004cd0:	643b      	str	r3, [r7, #64]	; 0x40
  FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &FMC_SDRAMTimingInitStructure;
 8004cd2:	463b      	mov	r3, r7
 8004cd4:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* FMC SDRAM bank initialization */
  FMC_SDRAMInit(&FMC_SDRAMInitStructure); 
 8004cd6:	f107 031c 	add.w	r3, r7, #28
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fd fff8 	bl	8002cd0 <FMC_SDRAMInit>
  
  /* FMC SDRAM device initialization sequence */
  SDRAM_InitSequence(); 
 8004ce0:	f000 f910 	bl	8004f04 <SDRAM_InitSequence>
  
}
 8004ce4:	bf00      	nop
 8004ce6:	3748      	adds	r7, #72	; 0x48
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <SDRAM_GPIOConfig>:
  * @brief  Configures all SDRAM memory I/Os pins. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_GPIOConfig(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable GPIOs clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD |
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	207e      	movs	r0, #126	; 0x7e
 8004cf6:	f7fe fcd7 	bl	80036a8 <RCC_AHB1PeriphClockCmd>
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004cfe:	2302      	movs	r3, #2
 8004d00:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8004d02:	2300      	movs	r3, #0
 8004d04:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	71fb      	strb	r3, [r7, #7]

  /* GPIOB configuration */
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource5 , GPIO_AF_FMC);
 8004d0a:	220c      	movs	r2, #12
 8004d0c:	2105      	movs	r1, #5
 8004d0e:	4877      	ldr	r0, [pc, #476]	; (8004eec <SDRAM_GPIOConfig+0x200>)
 8004d10:	f7fe f9c2 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource6 , GPIO_AF_FMC);
 8004d14:	220c      	movs	r2, #12
 8004d16:	2106      	movs	r1, #6
 8004d18:	4874      	ldr	r0, [pc, #464]	; (8004eec <SDRAM_GPIOConfig+0x200>)
 8004d1a:	f7fe f9bd 	bl	8003098 <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5  | GPIO_Pin_6;      
 8004d1e:	2360      	movs	r3, #96	; 0x60
 8004d20:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8004d22:	463b      	mov	r3, r7
 8004d24:	4619      	mov	r1, r3
 8004d26:	4871      	ldr	r0, [pc, #452]	; (8004eec <SDRAM_GPIOConfig+0x200>)
 8004d28:	f7fe f8f2 	bl	8002f10 <GPIO_Init>

  /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource0 , GPIO_AF_FMC);
 8004d2c:	220c      	movs	r2, #12
 8004d2e:	2100      	movs	r1, #0
 8004d30:	486f      	ldr	r0, [pc, #444]	; (8004ef0 <SDRAM_GPIOConfig+0x204>)
 8004d32:	f7fe f9b1 	bl	8003098 <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;      
 8004d36:	2301      	movs	r3, #1
 8004d38:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8004d3a:	463b      	mov	r3, r7
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	486c      	ldr	r0, [pc, #432]	; (8004ef0 <SDRAM_GPIOConfig+0x204>)
 8004d40:	f7fe f8e6 	bl	8002f10 <GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource0, GPIO_AF_FMC);
 8004d44:	220c      	movs	r2, #12
 8004d46:	2100      	movs	r1, #0
 8004d48:	486a      	ldr	r0, [pc, #424]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d4a:	f7fe f9a5 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource1, GPIO_AF_FMC);
 8004d4e:	220c      	movs	r2, #12
 8004d50:	2101      	movs	r1, #1
 8004d52:	4868      	ldr	r0, [pc, #416]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d54:	f7fe f9a0 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_FMC);
 8004d58:	220c      	movs	r2, #12
 8004d5a:	2108      	movs	r1, #8
 8004d5c:	4865      	ldr	r0, [pc, #404]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d5e:	f7fe f99b 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_FMC);
 8004d62:	220c      	movs	r2, #12
 8004d64:	2109      	movs	r1, #9
 8004d66:	4863      	ldr	r0, [pc, #396]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d68:	f7fe f996 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource10, GPIO_AF_FMC);
 8004d6c:	220c      	movs	r2, #12
 8004d6e:	210a      	movs	r1, #10
 8004d70:	4860      	ldr	r0, [pc, #384]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d72:	f7fe f991 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_FMC);
 8004d76:	220c      	movs	r2, #12
 8004d78:	210e      	movs	r1, #14
 8004d7a:	485e      	ldr	r0, [pc, #376]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d7c:	f7fe f98c 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_FMC);
 8004d80:	220c      	movs	r2, #12
 8004d82:	210f      	movs	r1, #15
 8004d84:	485b      	ldr	r0, [pc, #364]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d86:	f7fe f987 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1  | GPIO_Pin_8 |
 8004d8a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004d8e:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_14 |
                                GPIO_Pin_15;

  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004d90:	463b      	mov	r3, r7
 8004d92:	4619      	mov	r1, r3
 8004d94:	4857      	ldr	r0, [pc, #348]	; (8004ef4 <SDRAM_GPIOConfig+0x208>)
 8004d96:	f7fe f8bb 	bl	8002f10 <GPIO_Init>

  /* GPIOE configuration */
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource0 , GPIO_AF_FMC);
 8004d9a:	220c      	movs	r2, #12
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	4856      	ldr	r0, [pc, #344]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004da0:	f7fe f97a 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource1 , GPIO_AF_FMC);
 8004da4:	220c      	movs	r2, #12
 8004da6:	2101      	movs	r1, #1
 8004da8:	4853      	ldr	r0, [pc, #332]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004daa:	f7fe f975 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource7 , GPIO_AF_FMC);
 8004dae:	220c      	movs	r2, #12
 8004db0:	2107      	movs	r1, #7
 8004db2:	4851      	ldr	r0, [pc, #324]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004db4:	f7fe f970 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource8 , GPIO_AF_FMC);
 8004db8:	220c      	movs	r2, #12
 8004dba:	2108      	movs	r1, #8
 8004dbc:	484e      	ldr	r0, [pc, #312]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004dbe:	f7fe f96b 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource9 , GPIO_AF_FMC);
 8004dc2:	220c      	movs	r2, #12
 8004dc4:	2109      	movs	r1, #9
 8004dc6:	484c      	ldr	r0, [pc, #304]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004dc8:	f7fe f966 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource10 , GPIO_AF_FMC);
 8004dcc:	220c      	movs	r2, #12
 8004dce:	210a      	movs	r1, #10
 8004dd0:	4849      	ldr	r0, [pc, #292]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004dd2:	f7fe f961 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource11 , GPIO_AF_FMC);
 8004dd6:	220c      	movs	r2, #12
 8004dd8:	210b      	movs	r1, #11
 8004dda:	4847      	ldr	r0, [pc, #284]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004ddc:	f7fe f95c 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource12 , GPIO_AF_FMC);
 8004de0:	220c      	movs	r2, #12
 8004de2:	210c      	movs	r1, #12
 8004de4:	4844      	ldr	r0, [pc, #272]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004de6:	f7fe f957 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource13 , GPIO_AF_FMC);
 8004dea:	220c      	movs	r2, #12
 8004dec:	210d      	movs	r1, #13
 8004dee:	4842      	ldr	r0, [pc, #264]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004df0:	f7fe f952 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource14 , GPIO_AF_FMC);
 8004df4:	220c      	movs	r2, #12
 8004df6:	210e      	movs	r1, #14
 8004df8:	483f      	ldr	r0, [pc, #252]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004dfa:	f7fe f94d 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource15 , GPIO_AF_FMC);
 8004dfe:	220c      	movs	r2, #12
 8004e00:	210f      	movs	r1, #15
 8004e02:	483d      	ldr	r0, [pc, #244]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004e04:	f7fe f948 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1  | GPIO_Pin_7 |
 8004e08:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004e0c:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_8  | GPIO_Pin_9  | GPIO_Pin_10 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;

  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8004e0e:	463b      	mov	r3, r7
 8004e10:	4619      	mov	r1, r3
 8004e12:	4839      	ldr	r0, [pc, #228]	; (8004ef8 <SDRAM_GPIOConfig+0x20c>)
 8004e14:	f7fe f87c 	bl	8002f10 <GPIO_Init>

  /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource0 , GPIO_AF_FMC);
 8004e18:	220c      	movs	r2, #12
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	4837      	ldr	r0, [pc, #220]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e1e:	f7fe f93b 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource1 , GPIO_AF_FMC);
 8004e22:	220c      	movs	r2, #12
 8004e24:	2101      	movs	r1, #1
 8004e26:	4835      	ldr	r0, [pc, #212]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e28:	f7fe f936 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource2 , GPIO_AF_FMC);
 8004e2c:	220c      	movs	r2, #12
 8004e2e:	2102      	movs	r1, #2
 8004e30:	4832      	ldr	r0, [pc, #200]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e32:	f7fe f931 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource3 , GPIO_AF_FMC);
 8004e36:	220c      	movs	r2, #12
 8004e38:	2103      	movs	r1, #3
 8004e3a:	4830      	ldr	r0, [pc, #192]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e3c:	f7fe f92c 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource4 , GPIO_AF_FMC);
 8004e40:	220c      	movs	r2, #12
 8004e42:	2104      	movs	r1, #4
 8004e44:	482d      	ldr	r0, [pc, #180]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e46:	f7fe f927 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource5 , GPIO_AF_FMC);
 8004e4a:	220c      	movs	r2, #12
 8004e4c:	2105      	movs	r1, #5
 8004e4e:	482b      	ldr	r0, [pc, #172]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e50:	f7fe f922 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource11 , GPIO_AF_FMC);
 8004e54:	220c      	movs	r2, #12
 8004e56:	210b      	movs	r1, #11
 8004e58:	4828      	ldr	r0, [pc, #160]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e5a:	f7fe f91d 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource12 , GPIO_AF_FMC);
 8004e5e:	220c      	movs	r2, #12
 8004e60:	210c      	movs	r1, #12
 8004e62:	4826      	ldr	r0, [pc, #152]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e64:	f7fe f918 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource13 , GPIO_AF_FMC);
 8004e68:	220c      	movs	r2, #12
 8004e6a:	210d      	movs	r1, #13
 8004e6c:	4823      	ldr	r0, [pc, #140]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e6e:	f7fe f913 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource14 , GPIO_AF_FMC);
 8004e72:	220c      	movs	r2, #12
 8004e74:	210e      	movs	r1, #14
 8004e76:	4821      	ldr	r0, [pc, #132]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e78:	f7fe f90e 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource15 , GPIO_AF_FMC);
 8004e7c:	220c      	movs	r2, #12
 8004e7e:	210f      	movs	r1, #15
 8004e80:	481e      	ldr	r0, [pc, #120]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e82:	f7fe f909 	bl	8003098 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1 | GPIO_Pin_2 | 
 8004e86:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004e8a:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_3  | GPIO_Pin_4 | GPIO_Pin_5 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;      

  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8004e8c:	463b      	mov	r3, r7
 8004e8e:	4619      	mov	r1, r3
 8004e90:	481a      	ldr	r0, [pc, #104]	; (8004efc <SDRAM_GPIOConfig+0x210>)
 8004e92:	f7fe f83d 	bl	8002f10 <GPIO_Init>

  /* GPIOG configuration */
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource0 , GPIO_AF_FMC);
 8004e96:	220c      	movs	r2, #12
 8004e98:	2100      	movs	r1, #0
 8004e9a:	4819      	ldr	r0, [pc, #100]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004e9c:	f7fe f8fc 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource1 , GPIO_AF_FMC);
 8004ea0:	220c      	movs	r2, #12
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	4816      	ldr	r0, [pc, #88]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004ea6:	f7fe f8f7 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource4 , GPIO_AF_FMC);
 8004eaa:	220c      	movs	r2, #12
 8004eac:	2104      	movs	r1, #4
 8004eae:	4814      	ldr	r0, [pc, #80]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004eb0:	f7fe f8f2 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource5 , GPIO_AF_FMC);
 8004eb4:	220c      	movs	r2, #12
 8004eb6:	2105      	movs	r1, #5
 8004eb8:	4811      	ldr	r0, [pc, #68]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004eba:	f7fe f8ed 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource8 , GPIO_AF_FMC);
 8004ebe:	220c      	movs	r2, #12
 8004ec0:	2108      	movs	r1, #8
 8004ec2:	480f      	ldr	r0, [pc, #60]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004ec4:	f7fe f8e8 	bl	8003098 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource15 , GPIO_AF_FMC);
 8004ec8:	220c      	movs	r2, #12
 8004eca:	210f      	movs	r1, #15
 8004ecc:	480c      	ldr	r0, [pc, #48]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004ece:	f7fe f8e3 	bl	8003098 <GPIO_PinAFConfig>
  

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 |
 8004ed2:	f248 1333 	movw	r3, #33075	; 0x8133
 8004ed6:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_5 | GPIO_Pin_8 | GPIO_Pin_15;

  GPIO_Init(GPIOG, &GPIO_InitStructure);    
 8004ed8:	463b      	mov	r3, r7
 8004eda:	4619      	mov	r1, r3
 8004edc:	4808      	ldr	r0, [pc, #32]	; (8004f00 <SDRAM_GPIOConfig+0x214>)
 8004ede:	f7fe f817 	bl	8002f10 <GPIO_Init>
}
 8004ee2:	bf00      	nop
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40020400 	.word	0x40020400
 8004ef0:	40020800 	.word	0x40020800
 8004ef4:	40020c00 	.word	0x40020c00
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	40021400 	.word	0x40021400
 8004f00:	40021800 	.word	0x40021800

08004f04 <SDRAM_InitSequence>:
  * @brief  Executes the SDRAM memory initialization sequence. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_InitSequence(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b086      	sub	sp, #24
 8004f08:	af00      	add	r7, sp, #0
  FMC_SDRAMCommandTypeDef FMC_SDRAMCommandStructure;
  uint32_t tmpr = 0;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  
/* Step 3 --------------------------------------------------------------------*/
  /* Configure a clock configuration enable command */
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_CLK_Enabled;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8004f12:	2308      	movs	r3, #8
 8004f14:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8004f16:	2301      	movs	r3, #1
 8004f18:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004f1e:	bf00      	nop
 8004f20:	2120      	movs	r1, #32
 8004f22:	2001      	movs	r0, #1
 8004f24:	f7fd ffb6 	bl	8002e94 <FMC_GetFlagStatus>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1f8      	bne.n	8004f20 <SDRAM_InitSequence+0x1c>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 8004f2e:	1d3b      	adds	r3, r7, #4
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7fd ff7b 	bl	8002e2c <FMC_SDRAMCmdConfig>
  
/* Step 4 --------------------------------------------------------------------*/
  /* Insert 100 ms delay */
  __Delay(10);
 8004f36:	200a      	movs	r0, #10
 8004f38:	f000 f85c 	bl	8004ff4 <delay>
    
/* Step 5 --------------------------------------------------------------------*/
  /* Configure a PALL (precharge all) command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_PALL;
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8004f40:	2308      	movs	r3, #8
 8004f42:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8004f44:	2301      	movs	r3, #1
 8004f46:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004f4c:	bf00      	nop
 8004f4e:	2120      	movs	r1, #32
 8004f50:	2001      	movs	r0, #1
 8004f52:	f7fd ff9f 	bl	8002e94 <FMC_GetFlagStatus>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f8      	bne.n	8004f4e <SDRAM_InitSequence+0x4a>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8004f5c:	1d3b      	adds	r3, r7, #4
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fd ff64 	bl	8002e2c <FMC_SDRAMCmdConfig>
  
/* Step 6 --------------------------------------------------------------------*/
  /* Configure a Auto-Refresh command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_AutoRefresh;
 8004f64:	2303      	movs	r3, #3
 8004f66:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8004f68:	2308      	movs	r3, #8
 8004f6a:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 4;
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004f74:	bf00      	nop
 8004f76:	2120      	movs	r1, #32
 8004f78:	2001      	movs	r0, #1
 8004f7a:	f7fd ff8b 	bl	8002e94 <FMC_GetFlagStatus>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1f8      	bne.n	8004f76 <SDRAM_InitSequence+0x72>
  {
  }
  /* Send the  first command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8004f84:	1d3b      	adds	r3, r7, #4
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fd ff50 	bl	8002e2c <FMC_SDRAMCmdConfig>
  
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004f8c:	bf00      	nop
 8004f8e:	2120      	movs	r1, #32
 8004f90:	2001      	movs	r0, #1
 8004f92:	f7fd ff7f 	bl	8002e94 <FMC_GetFlagStatus>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1f8      	bne.n	8004f8e <SDRAM_InitSequence+0x8a>
  {
  }
  /* Send the second command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8004f9c:	1d3b      	adds	r3, r7, #4
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fd ff44 	bl	8002e2c <FMC_SDRAMCmdConfig>
  
/* Step 7 --------------------------------------------------------------------*/
  /* Program the external memory mode register */
  tmpr = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_2          |
 8004fa4:	f240 2331 	movw	r3, #561	; 0x231
 8004fa8:	617b      	str	r3, [r7, #20]
                   SDRAM_MODEREG_CAS_LATENCY_3           |
                   SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                   SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  /* Configure a load Mode register command*/ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_LoadMode;
 8004faa:	2304      	movs	r3, #4
 8004fac:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8004fae:	2308      	movs	r3, #8
 8004fb0:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = tmpr;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004fba:	bf00      	nop
 8004fbc:	2120      	movs	r1, #32
 8004fbe:	2001      	movs	r0, #1
 8004fc0:	f7fd ff68 	bl	8002e94 <FMC_GetFlagStatus>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1f8      	bne.n	8004fbc <SDRAM_InitSequence+0xb8>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8004fca:	1d3b      	adds	r3, r7, #4
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fd ff2d 	bl	8002e2c <FMC_SDRAMCmdConfig>
/* Step 8 --------------------------------------------------------------------*/

  /* Set the refresh rate counter */
  /* (7.81 us x Freq) - 20 */
  /* Set the device refresh counter */
  FMC_SetRefreshCount(683);
 8004fd2:	f240 20ab 	movw	r0, #683	; 0x2ab
 8004fd6:	f7fd ff49 	bl	8002e6c <FMC_SetRefreshCount>
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8004fda:	bf00      	nop
 8004fdc:	2120      	movs	r1, #32
 8004fde:	2001      	movs	r0, #1
 8004fe0:	f7fd ff58 	bl	8002e94 <FMC_GetFlagStatus>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1f8      	bne.n	8004fdc <SDRAM_InitSequence+0xd8>
  {
  }
}
 8004fea:	bf00      	nop
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
	...

08004ff4 <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	60fb      	str	r3, [r7, #12]
  for(index = (100000 * nCount); index != 0; index--)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a08      	ldr	r2, [pc, #32]	; (8005024 <delay+0x30>)
 8005004:	fb02 f303 	mul.w	r3, r2, r3
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	e002      	b.n	8005012 <delay+0x1e>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3b01      	subs	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1f9      	bne.n	800500c <delay+0x18>
  {
  }
}
 8005018:	bf00      	nop
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	000186a0 	.word	0x000186a0

08005028 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	6039      	str	r1, [r7, #0]
 8005032:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005038:	2b00      	cmp	r3, #0
 800503a:	da0b      	bge.n	8005054 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800503c:	490d      	ldr	r1, [pc, #52]	; (8005074 <NVIC_SetPriority+0x4c>)
 800503e:	79fb      	ldrb	r3, [r7, #7]
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	3b04      	subs	r3, #4
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	b2d2      	uxtb	r2, r2
 800504a:	0112      	lsls	r2, r2, #4
 800504c:	b2d2      	uxtb	r2, r2
 800504e:	440b      	add	r3, r1
 8005050:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8005052:	e009      	b.n	8005068 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005054:	4908      	ldr	r1, [pc, #32]	; (8005078 <NVIC_SetPriority+0x50>)
 8005056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	0112      	lsls	r2, r2, #4
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	440b      	add	r3, r1
 8005064:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	e000ed00 	.word	0xe000ed00
 8005078:	e000e100 	.word	0xe000e100

0800507c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3b01      	subs	r3, #1
 8005088:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800508c:	d301      	bcc.n	8005092 <SysTick_Config+0x16>
 800508e:	2301      	movs	r3, #1
 8005090:	e00f      	b.n	80050b2 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8005092:	4a0a      	ldr	r2, [pc, #40]	; (80050bc <SysTick_Config+0x40>)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3b01      	subs	r3, #1
 8005098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800509a:	210f      	movs	r1, #15
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	f7ff ffc2 	bl	8005028 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <SysTick_Config+0x40>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050aa:	4b04      	ldr	r3, [pc, #16]	; (80050bc <SysTick_Config+0x40>)
 80050ac:	2207      	movs	r2, #7
 80050ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	e000e010 	.word	0xe000e010

080050c0 <CheckOutCLK>:
#include "stm32f4xx_rcc.h"
#include "main.h"
#include "stm32_ub_uart.h"
#include "stdbool.h"

void CheckOutCLK() {
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
	u16 StartUpCounter = 0;
 80050c6:	2300      	movs	r3, #0
 80050c8:	80fb      	strh	r3, [r7, #6]
	uint32_t HSEStatus;

	/* Wcz HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80050ca:	2001      	movs	r0, #1
 80050cc:	f7fe f9e8 	bl	80034a0 <RCC_HSEConfig>

	/* Czekaj, a HSE sie uruchomi lub zostanie przekroczony dozwolony czas */
	do {
		StartUpCounter++;
 80050d0:	88fb      	ldrh	r3, [r7, #6]
 80050d2:	3301      	adds	r3, #1
 80050d4:	80fb      	strh	r3, [r7, #6]
	} while ((RCC_GetFlagStatus(RCC_FLAG_HSERDY) == RESET));
 80050d6:	2031      	movs	r0, #49	; 0x31
 80050d8:	f7fe fbc6 	bl	8003868 <RCC_GetFlagStatus>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f6      	beq.n	80050d0 <CheckOutCLK+0x10>

	if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) == SET) {
 80050e2:	2031      	movs	r0, #49	; 0x31
 80050e4:	f7fe fbc0 	bl	8003868 <RCC_GetFlagStatus>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d102      	bne.n	80050f4 <CheckOutCLK+0x34>
		HSEStatus = SUCCESS;
 80050ee:	2301      	movs	r3, #1
 80050f0:	603b      	str	r3, [r7, #0]
	} else {
		HSEStatus = ERROR;
	}
}
 80050f2:	e001      	b.n	80050f8 <CheckOutCLK+0x38>
		HSEStatus = ERROR;
 80050f4:	2300      	movs	r3, #0
 80050f6:	603b      	str	r3, [r7, #0]
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <KonfiguracjaADC>:

void KonfiguracjaADC() {
 8005100:	b580      	push	{r7, lr}
 8005102:	b090      	sub	sp, #64	; 0x40
 8005104:	af00      	add	r7, sp, #0

	CheckOutCLK();
 8005106:	f7ff ffdb 	bl	80050c0 <CheckOutCLK>
	ADC_InitTypeDef ADC_Init_Structure1, ADC_Init_Structure2;
	GPIO_InitTypeDef GPIO_Init_Structure1, GPIO_Init_Structure2;

//Konfiguracja zegarw
//ADC1,ADC2,ADC3 podlaczone do APB2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800510a:	2101      	movs	r1, #1
 800510c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005110:	f7fe fb2a 	bl	8003768 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 8005114:	2101      	movs	r1, #1
 8005116:	f44f 7000 	mov.w	r0, #512	; 0x200
 800511a:	f7fe fb25 	bl	8003768 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE);
 800511e:	2101      	movs	r1, #1
 8005120:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005124:	f7fe fb20 	bl	8003768 <RCC_APB2PeriphClockCmd>
//Zegar dla portu ADC
	RCC_AHB1PeriphClockCmd(RCC_AHB1ENR_GPIOCEN, ENABLE);
 8005128:	2101      	movs	r1, #1
 800512a:	2004      	movs	r0, #4
 800512c:	f7fe fabc 	bl	80036a8 <RCC_AHB1PeriphClockCmd>

//Konfiguracja pinu analogowego
//Kanal 11 podlaczony do PC1
	GPIO_Init_Structure1.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_2 | GPIO_Pin_1;
 8005130:	230e      	movs	r3, #14
 8005132:	60bb      	str	r3, [r7, #8]
	GPIO_Init_Structure1.GPIO_Mode = GPIO_Mode_AN;
 8005134:	2303      	movs	r3, #3
 8005136:	733b      	strb	r3, [r7, #12]
	GPIO_Init_Structure1.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8005138:	2300      	movs	r3, #0
 800513a:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOC, &GPIO_Init_Structure1);
 800513c:	f107 0308 	add.w	r3, r7, #8
 8005140:	4619      	mov	r1, r3
 8005142:	4824      	ldr	r0, [pc, #144]	; (80051d4 <KonfiguracjaADC+0xd4>)
 8005144:	f7fd fee4 	bl	8002f10 <GPIO_Init>

//Konfiguracja ADC1,ADC2,ADC3
//ADC_DeInit();
//Przetworzone dane wyrwnane do prawej
	ADC_Init_Structure1.ADC_DataAlign = ADC_DataAlign_Right;
 8005148:	2300      	movs	r3, #0
 800514a:	63bb      	str	r3, [r7, #56]	; 0x38
//Dane wejsciowe przetwarzane w 12 bitowy numer z duza dokladnoscia, max 4096
	ADC_Init_Structure1.ADC_Resolution = ADC_Resolution_12b;
 800514c:	2300      	movs	r3, #0
 800514e:	62bb      	str	r3, [r7, #40]	; 0x28
//Konwersacja jest ciagla przetwarzanie wiecej niz jeden raz
	ADC_Init_Structure1.ADC_ContinuousConvMode = ENABLE;
 8005150:	2301      	movs	r3, #1
 8005152:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	ADC_Init_Structure1.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8005156:	2300      	movs	r3, #0
 8005158:	637b      	str	r3, [r7, #52]	; 0x34
//Bez wyzwalania zewnetrznego
	ADC_Init_Structure1.ADC_ExternalTrigConvEdge =
 800515a:	2300      	movs	r3, #0
 800515c:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_ExternalTrigConvEdge_None;
//Liczba konwersji
	ADC_Init_Structure1.ADC_NbrOfConversion = 1;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
//Pomiar jednego kanalu, skanowanie kanalow zostalo wlaczone //pomiar wielu kanalow, skanowanie kanalow jest enable
	ADC_Init_Structure1.ADC_ScanConvMode = ENABLE;
 8005164:	2301      	movs	r3, #1
 8005166:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
//Inicjalizacja ADC
	ADC_Init(ADC1, &ADC_Init_Structure1);
 800516a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800516e:	4619      	mov	r1, r3
 8005170:	4819      	ldr	r0, [pc, #100]	; (80051d8 <KonfiguracjaADC+0xd8>)
 8005172:	f7fd facb 	bl	800270c <ADC_Init>
	ADC_Init(ADC2, &ADC_Init_Structure1);
 8005176:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800517a:	4619      	mov	r1, r3
 800517c:	4817      	ldr	r0, [pc, #92]	; (80051dc <KonfiguracjaADC+0xdc>)
 800517e:	f7fd fac5 	bl	800270c <ADC_Init>
	ADC_Init(ADC3, &ADC_Init_Structure1);
 8005182:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005186:	4619      	mov	r1, r3
 8005188:	4815      	ldr	r0, [pc, #84]	; (80051e0 <KonfiguracjaADC+0xe0>)
 800518a:	f7fd fabf 	bl	800270c <ADC_Init>

//Wybranie kanalu z ktrego bedzie odczytywane
//ADC kanal 11, GPIOC1, Czestotliwosc probkowania = 1Mhz
	ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_144Cycles);
 800518e:	2306      	movs	r3, #6
 8005190:	2201      	movs	r2, #1
 8005192:	210b      	movs	r1, #11
 8005194:	4810      	ldr	r0, [pc, #64]	; (80051d8 <KonfiguracjaADC+0xd8>)
 8005196:	f7fd fb2b 	bl	80027f0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_12, 1, ADC_SampleTime_144Cycles);
 800519a:	2306      	movs	r3, #6
 800519c:	2201      	movs	r2, #1
 800519e:	210c      	movs	r1, #12
 80051a0:	480e      	ldr	r0, [pc, #56]	; (80051dc <KonfiguracjaADC+0xdc>)
 80051a2:	f7fd fb25 	bl	80027f0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_13, 1, ADC_SampleTime_144Cycles);
 80051a6:	2306      	movs	r3, #6
 80051a8:	2201      	movs	r2, #1
 80051aa:	210d      	movs	r1, #13
 80051ac:	480c      	ldr	r0, [pc, #48]	; (80051e0 <KonfiguracjaADC+0xe0>)
 80051ae:	f7fd fb1f 	bl	80027f0 <ADC_RegularChannelConfig>

//Wlaczenie konwersji ADC1
	ADC_Cmd(ADC1, ENABLE);
 80051b2:	2101      	movs	r1, #1
 80051b4:	4808      	ldr	r0, [pc, #32]	; (80051d8 <KonfiguracjaADC+0xd8>)
 80051b6:	f7fd faff 	bl	80027b8 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 80051ba:	2101      	movs	r1, #1
 80051bc:	4807      	ldr	r0, [pc, #28]	; (80051dc <KonfiguracjaADC+0xdc>)
 80051be:	f7fd fafb 	bl	80027b8 <ADC_Cmd>
	ADC_Cmd(ADC3, ENABLE);
 80051c2:	2101      	movs	r1, #1
 80051c4:	4806      	ldr	r0, [pc, #24]	; (80051e0 <KonfiguracjaADC+0xe0>)
 80051c6:	f7fd faf7 	bl	80027b8 <ADC_Cmd>

}
 80051ca:	bf00      	nop
 80051cc:	3740      	adds	r7, #64	; 0x40
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	40020800 	.word	0x40020800
 80051d8:	40012000 	.word	0x40012000
 80051dc:	40012100 	.word	0x40012100
 80051e0:	40012200 	.word	0x40012200

080051e4 <Display_Init>:

void Display_Init(void) {
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
	/* Initialize the LCD */
	LCD_Init();
 80051e8:	f7fe fea2 	bl	8003f30 <LCD_Init>

	/* Clear the LCD */
	LCD_Clear(0xFFFF);
 80051ec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80051f0:	f7fe ffd6 	bl	80041a0 <LCD_Clear>

	LCD_LayerInit();
 80051f4:	f7fe ff0e 	bl	8004014 <LCD_LayerInit>
	LTDC_Cmd(ENABLE);
 80051f8:	2001      	movs	r0, #1
 80051fa:	f7fe f84f 	bl	800329c <LTDC_Cmd>
	LCD_SetLayer(LCD_FOREGROUND_LAYER);
 80051fe:	2001      	movs	r0, #1
 8005200:	f7fe ff7e 	bl	8004100 <LCD_SetLayer>

	/* Set the LCD Text size */
	LCD_SetFont(&Font8x12);
 8005204:	4816      	ldr	r0, [pc, #88]	; (8005260 <Display_Init+0x7c>)
 8005206:	f7fe ffaf 	bl	8004168 <LCD_SetFont>
	LCD_DisplayStringLine(LCD_LINE_9, "0 50 100    200            450");
 800520a:	f7fe ffbd 	bl	8004188 <LCD_GetFont>
 800520e:	4603      	mov	r3, r0
 8005210:	88db      	ldrh	r3, [r3, #6]
 8005212:	461a      	mov	r2, r3
 8005214:	00d2      	lsls	r2, r2, #3
 8005216:	4413      	add	r3, r2
 8005218:	b29b      	uxth	r3, r3
 800521a:	4912      	ldr	r1, [pc, #72]	; (8005264 <Display_Init+0x80>)
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff f897 	bl	8004350 <LCD_DisplayStringLine>
	LCD_DisplayStringLine(LCD_LINE_17, "0 50 100    200            450");
 8005222:	f7fe ffb1 	bl	8004188 <LCD_GetFont>
 8005226:	4603      	mov	r3, r0
 8005228:	88db      	ldrh	r3, [r3, #6]
 800522a:	461a      	mov	r2, r3
 800522c:	0112      	lsls	r2, r2, #4
 800522e:	4413      	add	r3, r2
 8005230:	b29b      	uxth	r3, r3
 8005232:	490c      	ldr	r1, [pc, #48]	; (8005264 <Display_Init+0x80>)
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff f88b 	bl	8004350 <LCD_DisplayStringLine>
	LCD_DisplayStringLine(LCD_LINE_25, "0 50 100    200            450");
 800523a:	f7fe ffa5 	bl	8004188 <LCD_GetFont>
 800523e:	4603      	mov	r3, r0
 8005240:	88db      	ldrh	r3, [r3, #6]
 8005242:	461a      	mov	r2, r3
 8005244:	0092      	lsls	r2, r2, #2
 8005246:	4413      	add	r3, r2
 8005248:	461a      	mov	r2, r3
 800524a:	0091      	lsls	r1, r2, #2
 800524c:	461a      	mov	r2, r3
 800524e:	460b      	mov	r3, r1
 8005250:	4413      	add	r3, r2
 8005252:	b29b      	uxth	r3, r3
 8005254:	4903      	ldr	r1, [pc, #12]	; (8005264 <Display_Init+0x80>)
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff f87a 	bl	8004350 <LCD_DisplayStringLine>

}
 800525c:	bf00      	nop
 800525e:	bd80      	pop	{r7, pc}
 8005260:	20000018 	.word	0x20000018
 8005264:	080065c4 	.word	0x080065c4

08005268 <DrawFFT>:

void DrawFFT() {
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
	//usuwanie starego fft
	int j = 0;
 800526e:	2300      	movs	r3, #0
 8005270:	60fb      	str	r3, [r7, #12]
	for (j = 0; j < 255; j++) {
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	e068      	b.n	800534a <DrawFFT+0xe2>
		LCD_SetTextColor(0xFFFF);
 8005278:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800527c:	f7fe ff62 	bl	8004144 <LCD_SetTextColor>
		LCD_DrawUniLine(j, 0 + 100, j + 1,
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	b298      	uxth	r0, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	b29b      	uxth	r3, r3
 8005288:	3301      	adds	r3, #1
 800528a:	b299      	uxth	r1, r3
				0 + (100 - buffer_output_mag_copy[0][j + 1]));
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	3301      	adds	r3, #1
 8005290:	4a68      	ldr	r2, [pc, #416]	; (8005434 <DrawFFT+0x1cc>)
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	4413      	add	r3, r2
 8005296:	edd3 7a00 	vldr	s15, [r3]
 800529a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8005438 <DrawFFT+0x1d0>
 800529e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052a2:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800543c <DrawFFT+0x1d4>
 80052a6:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 0 + 100, j + 1,
 80052aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ae:	edc7 7a01 	vstr	s15, [r7, #4]
 80052b2:	88bb      	ldrh	r3, [r7, #4]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	460a      	mov	r2, r1
 80052b8:	2164      	movs	r1, #100	; 0x64
 80052ba:	f7ff f8f1 	bl	80044a0 <LCD_DrawUniLine>
		LCD_DrawUniLine(j, 100 + 100, j + 1,
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	b298      	uxth	r0, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3301      	adds	r3, #1
 80052c8:	b299      	uxth	r1, r3
				100 + (100 - buffer_output_mag_copy[1][j + 1]));
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	3301      	adds	r3, #1
 80052ce:	4a59      	ldr	r2, [pc, #356]	; (8005434 <DrawFFT+0x1cc>)
 80052d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4413      	add	r3, r2
 80052d8:	edd3 7a00 	vldr	s15, [r3]
 80052dc:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8005438 <DrawFFT+0x1d0>
 80052e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052e4:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8005438 <DrawFFT+0x1d0>
 80052e8:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 100 + 100, j + 1,
 80052ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052f0:	edc7 7a01 	vstr	s15, [r7, #4]
 80052f4:	88bb      	ldrh	r3, [r7, #4]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	460a      	mov	r2, r1
 80052fa:	21c8      	movs	r1, #200	; 0xc8
 80052fc:	f7ff f8d0 	bl	80044a0 <LCD_DrawUniLine>
		LCD_DrawUniLine(j, 200 + 100, j + 1,
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	b298      	uxth	r0, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	b29b      	uxth	r3, r3
 8005308:	3301      	adds	r3, #1
 800530a:	b299      	uxth	r1, r3
				200 + (100 - buffer_output_mag_copy[2][j + 1]));
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	3301      	adds	r3, #1
 8005310:	4a48      	ldr	r2, [pc, #288]	; (8005434 <DrawFFT+0x1cc>)
 8005312:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	edd3 7a00 	vldr	s15, [r3]
 800531e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8005438 <DrawFFT+0x1d0>
 8005322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005326:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8005440 <DrawFFT+0x1d8>
 800532a:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 200 + 100, j + 1,
 800532e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005332:	edc7 7a01 	vstr	s15, [r7, #4]
 8005336:	88bb      	ldrh	r3, [r7, #4]
 8005338:	b29b      	uxth	r3, r3
 800533a:	460a      	mov	r2, r1
 800533c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005340:	f7ff f8ae 	bl	80044a0 <LCD_DrawUniLine>
	for (j = 0; j < 255; j++) {
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	3301      	adds	r3, #1
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2bfe      	cmp	r3, #254	; 0xfe
 800534e:	dd93      	ble.n	8005278 <DrawFFT+0x10>
	}
	//rysowanie nowego FFT
	for (j = 0; j < 255; j++) {
 8005350:	2300      	movs	r3, #0
 8005352:	60fb      	str	r3, [r7, #12]
 8005354:	e067      	b.n	8005426 <DrawFFT+0x1be>
		LCD_SetTextColor(0x001F);
 8005356:	201f      	movs	r0, #31
 8005358:	f7fe fef4 	bl	8004144 <LCD_SetTextColor>
		LCD_DrawUniLine(j, 0 + 100, j + 1,
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	b298      	uxth	r0, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	b29b      	uxth	r3, r3
 8005364:	3301      	adds	r3, #1
 8005366:	b299      	uxth	r1, r3
				0 + (100 - buffer_output_mag[0][j + 1]));
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	3301      	adds	r3, #1
 800536c:	4a35      	ldr	r2, [pc, #212]	; (8005444 <DrawFFT+0x1dc>)
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4413      	add	r3, r2
 8005372:	edd3 7a00 	vldr	s15, [r3]
 8005376:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005438 <DrawFFT+0x1d0>
 800537a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800537e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800543c <DrawFFT+0x1d4>
 8005382:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 0 + 100, j + 1,
 8005386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800538a:	edc7 7a01 	vstr	s15, [r7, #4]
 800538e:	88bb      	ldrh	r3, [r7, #4]
 8005390:	b29b      	uxth	r3, r3
 8005392:	460a      	mov	r2, r1
 8005394:	2164      	movs	r1, #100	; 0x64
 8005396:	f7ff f883 	bl	80044a0 <LCD_DrawUniLine>
		LCD_DrawUniLine(j, 100 + 100, j + 1,
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	b298      	uxth	r0, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3301      	adds	r3, #1
 80053a4:	b299      	uxth	r1, r3
				100 + (100 - buffer_output_mag[1][j + 1]));
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3301      	adds	r3, #1
 80053aa:	4a26      	ldr	r2, [pc, #152]	; (8005444 <DrawFFT+0x1dc>)
 80053ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	4413      	add	r3, r2
 80053b4:	edd3 7a00 	vldr	s15, [r3]
 80053b8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005438 <DrawFFT+0x1d0>
 80053bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053c0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005438 <DrawFFT+0x1d0>
 80053c4:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 100 + 100, j + 1,
 80053c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80053d0:	88bb      	ldrh	r3, [r7, #4]
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	460a      	mov	r2, r1
 80053d6:	21c8      	movs	r1, #200	; 0xc8
 80053d8:	f7ff f862 	bl	80044a0 <LCD_DrawUniLine>
		LCD_DrawUniLine(j, 200 + 100, j + 1,
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	b298      	uxth	r0, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3301      	adds	r3, #1
 80053e6:	b299      	uxth	r1, r3
		200 + (100 - buffer_output_mag[2][j + 1]));
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3301      	adds	r3, #1
 80053ec:	4a15      	ldr	r2, [pc, #84]	; (8005444 <DrawFFT+0x1dc>)
 80053ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	edd3 7a00 	vldr	s15, [r3]
 80053fa:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005438 <DrawFFT+0x1d0>
 80053fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005402:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005440 <DrawFFT+0x1d8>
 8005406:	ee77 7a87 	vadd.f32	s15, s15, s14
		LCD_DrawUniLine(j, 200 + 100, j + 1,
 800540a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800540e:	edc7 7a01 	vstr	s15, [r7, #4]
 8005412:	88bb      	ldrh	r3, [r7, #4]
 8005414:	b29b      	uxth	r3, r3
 8005416:	460a      	mov	r2, r1
 8005418:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800541c:	f7ff f840 	bl	80044a0 <LCD_DrawUniLine>
	for (j = 0; j < 255; j++) {
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	3301      	adds	r3, #1
 8005424:	60fb      	str	r3, [r7, #12]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2bfe      	cmp	r3, #254	; 0xfe
 800542a:	dd94      	ble.n	8005356 <DrawFFT+0xee>
	}
}
 800542c:	bf00      	nop
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20003b38 	.word	0x20003b38
 8005438:	42c80000 	.word	0x42c80000
 800543c:	00000000 	.word	0x00000000
 8005440:	43480000 	.word	0x43480000
 8005444:	2000032c 	.word	0x2000032c

08005448 <FFT_Calculate>:
//		buffer_input_copy_ADC[j] = 0;
//	}
//
//}

void FFT_Calculate() {
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
	int i = 0, ii = 0;
 800544e:	2300      	movs	r3, #0
 8005450:	607b      	str	r3, [r7, #4]
 8005452:	2300      	movs	r3, #0
 8005454:	603b      	str	r3, [r7, #0]

	for (i = 0; i < 3; i++) {
 8005456:	2300      	movs	r3, #0
 8005458:	607b      	str	r3, [r7, #4]
 800545a:	e05c      	b.n	8005516 <FFT_Calculate+0xce>
		arm_rfft_f32(&S, buffer_input[i], buffer_output[i]);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	031b      	lsls	r3, r3, #12
 8005460:	4a30      	ldr	r2, [pc, #192]	; (8005524 <FFT_Calculate+0xdc>)
 8005462:	1899      	adds	r1, r3, r2
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	031b      	lsls	r3, r3, #12
 8005468:	4a2f      	ldr	r2, [pc, #188]	; (8005528 <FFT_Calculate+0xe0>)
 800546a:	4413      	add	r3, r2
 800546c:	461a      	mov	r2, r3
 800546e:	482f      	ldr	r0, [pc, #188]	; (800552c <FFT_Calculate+0xe4>)
 8005470:	f7fc fe7c 	bl	800216c <arm_rfft_f32>
		arm_cmplx_mag_f32(buffer_output[i], buffer_output_mag[i], 512);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	031b      	lsls	r3, r3, #12
 8005478:	4a2b      	ldr	r2, [pc, #172]	; (8005528 <FFT_Calculate+0xe0>)
 800547a:	1898      	adds	r0, r3, r2
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	031b      	lsls	r3, r3, #12
 8005480:	4a2b      	ldr	r2, [pc, #172]	; (8005530 <FFT_Calculate+0xe8>)
 8005482:	4413      	add	r3, r2
 8005484:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005488:	4619      	mov	r1, r3
 800548a:	f7fb faeb 	bl	8000a64 <arm_cmplx_mag_f32>
		arm_max_f32(buffer_output_mag[i], 512, &maxvalue[i], &maxvalueindex[i]);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	031b      	lsls	r3, r3, #12
 8005492:	4a27      	ldr	r2, [pc, #156]	; (8005530 <FFT_Calculate+0xe8>)
 8005494:	1898      	adds	r0, r3, r2
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	4a26      	ldr	r2, [pc, #152]	; (8005534 <FFT_Calculate+0xec>)
 800549c:	1899      	adds	r1, r3, r2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	4a25      	ldr	r2, [pc, #148]	; (8005538 <FFT_Calculate+0xf0>)
 80054a4:	4413      	add	r3, r2
 80054a6:	460a      	mov	r2, r1
 80054a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054ac:	f7fb fb9a 	bl	8000be4 <arm_max_f32>

		for (ii = 0; ii < 512; ii++) {
 80054b0:	2300      	movs	r3, #0
 80054b2:	603b      	str	r3, [r7, #0]
 80054b4:	e028      	b.n	8005508 <FFT_Calculate+0xc0>
			buffer_output_mag[i][ii] =  buffer_output_mag[i][ii] / 100; //byo 100
 80054b6:	491e      	ldr	r1, [pc, #120]	; (8005530 <FFT_Calculate+0xe8>)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	029a      	lsls	r2, r3, #10
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	4413      	add	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	440b      	add	r3, r1
 80054c4:	ed93 7a00 	vldr	s14, [r3]
 80054c8:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800553c <FFT_Calculate+0xf4>
 80054cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054d0:	4917      	ldr	r1, [pc, #92]	; (8005530 <FFT_Calculate+0xe8>)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	029a      	lsls	r2, r3, #10
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	4413      	add	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	edc3 7a00 	vstr	s15, [r3]
			FFT[i][ii] = buffer_output_mag[i][ii];
 80054e2:	4913      	ldr	r1, [pc, #76]	; (8005530 <FFT_Calculate+0xe8>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	029a      	lsls	r2, r3, #10
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	4413      	add	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4813      	ldr	r0, [pc, #76]	; (8005540 <FFT_Calculate+0xf8>)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	0259      	lsls	r1, r3, #9
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	440b      	add	r3, r1
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4403      	add	r3, r0
 8005500:	601a      	str	r2, [r3, #0]
		for (ii = 0; ii < 512; ii++) {
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	3301      	adds	r3, #1
 8005506:	603b      	str	r3, [r7, #0]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800550e:	dbd2      	blt.n	80054b6 <FFT_Calculate+0x6e>
	for (i = 0; i < 3; i++) {
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3301      	adds	r3, #1
 8005514:	607b      	str	r3, [r7, #4]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b02      	cmp	r3, #2
 800551a:	dd9f      	ble.n	800545c <FFT_Calculate+0x14>
		}
	}
}
 800551c:	bf00      	nop
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	200099a4 	.word	0x200099a4
 8005528:	20006178 	.word	0x20006178
 800552c:	20006144 	.word	0x20006144
 8005530:	2000032c 	.word	0x2000032c
 8005534:	2000998c 	.word	0x2000998c
 8005538:	2000e000 	.word	0x2000e000
 800553c:	42c80000 	.word	0x42c80000
 8005540:	20004944 	.word	0x20004944

08005544 <KonwersjaADC>:

int KonwersjaADC(ADC_TypeDef* ADCx) {
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
//Rozpoczecie konwersji
	ADC_SoftwareStartConv(ADCx);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f7fd fa19 	bl	8002984 <ADC_SoftwareStartConv>
//Przetwarzanie
	while (!ADC_GetFlagStatus(ADCx, ADC_FLAG_EOC))
 8005552:	bf00      	nop
 8005554:	2102      	movs	r1, #2
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fd fa31 	bl	80029be <ADC_GetFlagStatus>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d0f8      	beq.n	8005554 <KonwersjaADC+0x10>
		;
//Zwrcenie przetworzonych danych
	return ADC_GetConversionValue(ADCx);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fd fa1e 	bl	80029a4 <ADC_GetConversionValue>
 8005568:	4603      	mov	r3, r0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <ReadAdc>:

uint32_t ReadAdc(ADC_TypeDef* ADCx) {
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
	return KonwersjaADC(ADCx) * 3300 / 0xFFF;
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff ffe1 	bl	8005544 <KonwersjaADC>
 8005582:	4602      	mov	r2, r0
 8005584:	f640 43e4 	movw	r3, #3300	; 0xce4
 8005588:	fb03 f302 	mul.w	r3, r3, r2
 800558c:	4a05      	ldr	r2, [pc, #20]	; (80055a4 <ReadAdc+0x30>)
 800558e:	fb82 1203 	smull	r1, r2, r2, r3
 8005592:	441a      	add	r2, r3
 8005594:	12d2      	asrs	r2, r2, #11
 8005596:	17db      	asrs	r3, r3, #31
 8005598:	1ad3      	subs	r3, r2, r3
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	80080081 	.word	0x80080081

080055a8 <Collect>:

void Collect() {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
	uint16_t Value_Forearm = (FFT[0][30] + FFT[0][40] + FFT[0][45]) / 3; //FFT[x][25]=50hz zasilanie sieciowe
 80055ae:	4b9b      	ldr	r3, [pc, #620]	; (800581c <Collect+0x274>)
 80055b0:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80055b4:	4b99      	ldr	r3, [pc, #612]	; (800581c <Collect+0x274>)
 80055b6:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80055ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055be:	4b97      	ldr	r3, [pc, #604]	; (800581c <Collect+0x274>)
 80055c0:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80055c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055c8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80055cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055d4:	edc7 7a01 	vstr	s15, [r7, #4]
 80055d8:	88bb      	ldrh	r3, [r7, #4]
 80055da:	82bb      	strh	r3, [r7, #20]
	uint16_t Value_Biceps = (FFT[1][30] + FFT[1][35]) / 2;
 80055dc:	4b8f      	ldr	r3, [pc, #572]	; (800581c <Collect+0x274>)
 80055de:	f603 0378 	addw	r3, r3, #2168	; 0x878
 80055e2:	ed93 7a00 	vldr	s14, [r3]
 80055e6:	4b8d      	ldr	r3, [pc, #564]	; (800581c <Collect+0x274>)
 80055e8:	f603 038c 	addw	r3, r3, #2188	; 0x88c
 80055ec:	edd3 7a00 	vldr	s15, [r3]
 80055f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055f4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80055f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005600:	edc7 7a01 	vstr	s15, [r7, #4]
 8005604:	88bb      	ldrh	r3, [r7, #4]
 8005606:	827b      	strh	r3, [r7, #18]
	uint16_t Value_Shoulder = (FFT[2][30] + FFT[2][35] + FFT[2][40] + FFT[2][50]
 8005608:	4b84      	ldr	r3, [pc, #528]	; (800581c <Collect+0x274>)
 800560a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800560e:	3318      	adds	r3, #24
 8005610:	ed93 7a00 	vldr	s14, [r3]
 8005614:	4b81      	ldr	r3, [pc, #516]	; (800581c <Collect+0x274>)
 8005616:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 800561a:	330c      	adds	r3, #12
 800561c:	edd3 7a00 	vldr	s15, [r3]
 8005620:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005624:	4b7d      	ldr	r3, [pc, #500]	; (800581c <Collect+0x274>)
 8005626:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 800562a:	edd3 7a00 	vldr	s15, [r3]
 800562e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005632:	4b7a      	ldr	r3, [pc, #488]	; (800581c <Collect+0x274>)
 8005634:	f503 5386 	add.w	r3, r3, #4288	; 0x10c0
 8005638:	3308      	adds	r3, #8
 800563a:	edd3 7a00 	vldr	s15, [r3]
 800563e:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ FFT[2][60]) / 5;
 8005642:	4b76      	ldr	r3, [pc, #472]	; (800581c <Collect+0x274>)
 8005644:	f503 5387 	add.w	r3, r3, #4320	; 0x10e0
 8005648:	3310      	adds	r3, #16
 800564a:	edd3 7a00 	vldr	s15, [r3]
 800564e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005652:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8005656:	eec7 7a26 	vdiv.f32	s15, s14, s13
	uint16_t Value_Shoulder = (FFT[2][30] + FFT[2][35] + FFT[2][40] + FFT[2][50]
 800565a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800565e:	edc7 7a01 	vstr	s15, [r7, #4]
 8005662:	88bb      	ldrh	r3, [r7, #4]
 8005664:	823b      	strh	r3, [r7, #16]

	uint16_t Value_Finger = (FFT[0][20] + FFT[0][22] + FFT[0][24] + FFT[0][26]
 8005666:	4b6d      	ldr	r3, [pc, #436]	; (800581c <Collect+0x274>)
 8005668:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800566c:	4b6b      	ldr	r3, [pc, #428]	; (800581c <Collect+0x274>)
 800566e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005672:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005676:	4b69      	ldr	r3, [pc, #420]	; (800581c <Collect+0x274>)
 8005678:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800567c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005680:	4b66      	ldr	r3, [pc, #408]	; (800581c <Collect+0x274>)
 8005682:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005686:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ FFT[0][27] + FFT[0][28]) / 6;
 800568a:	4b64      	ldr	r3, [pc, #400]	; (800581c <Collect+0x274>)
 800568c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8005690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005694:	4b61      	ldr	r3, [pc, #388]	; (800581c <Collect+0x274>)
 8005696:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800569a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800569e:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80056a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
	uint16_t Value_Finger = (FFT[0][20] + FFT[0][22] + FFT[0][24] + FFT[0][26]
 80056a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056aa:	edc7 7a01 	vstr	s15, [r7, #4]
 80056ae:	88bb      	ldrh	r3, [r7, #4]
 80056b0:	81fb      	strh	r3, [r7, #14]

	uint16_t Value_Finger_Range = (FFT[0][45] + FFT[0][60] + FFT[0][70]) / 3;
 80056b2:	4b5a      	ldr	r3, [pc, #360]	; (800581c <Collect+0x274>)
 80056b4:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 80056b8:	4b58      	ldr	r3, [pc, #352]	; (800581c <Collect+0x274>)
 80056ba:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80056be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056c2:	4b56      	ldr	r3, [pc, #344]	; (800581c <Collect+0x274>)
 80056c4:	edd3 7a46 	vldr	s15, [r3, #280]	; 0x118
 80056c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056cc:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80056d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056d8:	edc7 7a01 	vstr	s15, [r7, #4]
 80056dc:	88bb      	ldrh	r3, [r7, #4]
 80056de:	81bb      	strh	r3, [r7, #12]
//	uint16_t Value_ChangeSing = (FFT[0][30] + FFT[0][33] + FFT[0][35]
//			+ FFT[0][40] + FFT[0][45] + FFT[0][60] + FFT[0][63] + FFT[0][65]
//			+ FFT[0][66]) / 8;

	uint16_t Value_ChangeSing = (FFT[0][40] + FFT[0][41] + FFT[0][42]
 80056e0:	4b4e      	ldr	r3, [pc, #312]	; (800581c <Collect+0x274>)
 80056e2:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 80056e6:	4b4d      	ldr	r3, [pc, #308]	; (800581c <Collect+0x274>)
 80056e8:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80056ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056f0:	4b4a      	ldr	r3, [pc, #296]	; (800581c <Collect+0x274>)
 80056f2:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 80056f6:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ FFT[0][43] + FFT[0][44] + FFT[0][45]) / 6;
 80056fa:	4b48      	ldr	r3, [pc, #288]	; (800581c <Collect+0x274>)
 80056fc:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8005700:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005704:	4b45      	ldr	r3, [pc, #276]	; (800581c <Collect+0x274>)
 8005706:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 800570a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800570e:	4b43      	ldr	r3, [pc, #268]	; (800581c <Collect+0x274>)
 8005710:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8005714:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005718:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800571c:	eec7 7a26 	vdiv.f32	s15, s14, s13
	uint16_t Value_ChangeSing = (FFT[0][40] + FFT[0][41] + FFT[0][42]
 8005720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005724:	edc7 7a01 	vstr	s15, [r7, #4]
 8005728:	88bb      	ldrh	r3, [r7, #4]
 800572a:	817b      	strh	r3, [r7, #10]

	uint8_t Used = 0;
 800572c:	2300      	movs	r3, #0
 800572e:	75fb      	strb	r3, [r7, #23]
	static uint16_t Counter_MoveDetected_Shoulder = 0;
	static uint16_t Counter_ChangeSing = 0;
	static uint16_t Actual_Sing = 0;
	static int Sign = 2;

	if (Value_Forearm > 10) {
 8005730:	8abb      	ldrh	r3, [r7, #20]
 8005732:	2b0a      	cmp	r3, #10
 8005734:	d908      	bls.n	8005748 <Collect+0x1a0>
		Counter_MoveDetected_Forearm++;
 8005736:	4b3a      	ldr	r3, [pc, #232]	; (8005820 <Collect+0x278>)
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	3301      	adds	r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	4b38      	ldr	r3, [pc, #224]	; (8005820 <Collect+0x278>)
 8005740:	801a      	strh	r2, [r3, #0]
		Used = 1;
 8005742:	2301      	movs	r3, #1
 8005744:	75fb      	strb	r3, [r7, #23]
 8005746:	e028      	b.n	800579a <Collect+0x1f2>
	} else {
		Flag_ActionDetected_Forearm = Counter_MoveDetected_Forearm;
 8005748:	4b35      	ldr	r3, [pc, #212]	; (8005820 <Collect+0x278>)
 800574a:	881b      	ldrh	r3, [r3, #0]
 800574c:	b2da      	uxtb	r2, r3
 800574e:	4b35      	ldr	r3, [pc, #212]	; (8005824 <Collect+0x27c>)
 8005750:	701a      	strb	r2, [r3, #0]
		if (Flag_ActionDetected_Forearm > 0) {
 8005752:	4b34      	ldr	r3, [pc, #208]	; (8005824 <Collect+0x27c>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d01e      	beq.n	800579a <Collect+0x1f2>
			sprintf((char*) Buffer, "mov0 %d\13\10",
					Flag_ActionDetected_Forearm * 10 * Sign);
 800575c:	4b31      	ldr	r3, [pc, #196]	; (8005824 <Collect+0x27c>)
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	b2db      	uxtb	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	4613      	mov	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	461a      	mov	r2, r3
			sprintf((char*) Buffer, "mov0 %d\13\10",
 800576e:	4b2e      	ldr	r3, [pc, #184]	; (8005828 <Collect+0x280>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	fb03 f302 	mul.w	r3, r3, r2
 8005776:	461a      	mov	r2, r3
 8005778:	492c      	ldr	r1, [pc, #176]	; (800582c <Collect+0x284>)
 800577a:	482d      	ldr	r0, [pc, #180]	; (8005830 <Collect+0x288>)
 800577c:	f000 fe34 	bl	80063e8 <siprintf>
			UB_Uart_SendString(COM1, Buffer);
 8005780:	492b      	ldr	r1, [pc, #172]	; (8005830 <Collect+0x288>)
 8005782:	2000      	movs	r0, #0
 8005784:	f000 fb20 	bl	8005dc8 <UB_Uart_SendString>
			Counter_MoveDetected_Forearm = 0;
 8005788:	4b25      	ldr	r3, [pc, #148]	; (8005820 <Collect+0x278>)
 800578a:	2200      	movs	r2, #0
 800578c:	801a      	strh	r2, [r3, #0]
			Flag_ActionDetected_Forearm = 0;
 800578e:	4b25      	ldr	r3, [pc, #148]	; (8005824 <Collect+0x27c>)
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]

			WaitUntilMoved = 1;
 8005794:	4b27      	ldr	r3, [pc, #156]	; (8005834 <Collect+0x28c>)
 8005796:	2201      	movs	r2, #1
 8005798:	701a      	strb	r2, [r3, #0]
		}
	}

	if (Value_Biceps > 10) {
 800579a:	8a7b      	ldrh	r3, [r7, #18]
 800579c:	2b0a      	cmp	r3, #10
 800579e:	d908      	bls.n	80057b2 <Collect+0x20a>
		Counter_MoveDetected_Biceps++;
 80057a0:	4b25      	ldr	r3, [pc, #148]	; (8005838 <Collect+0x290>)
 80057a2:	881b      	ldrh	r3, [r3, #0]
 80057a4:	3301      	adds	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	4b23      	ldr	r3, [pc, #140]	; (8005838 <Collect+0x290>)
 80057aa:	801a      	strh	r2, [r3, #0]
		Used = 1;
 80057ac:	2301      	movs	r3, #1
 80057ae:	75fb      	strb	r3, [r7, #23]
 80057b0:	e028      	b.n	8005804 <Collect+0x25c>
	} else {
		Flag_ActionDetected_Biceps = Counter_MoveDetected_Biceps;
 80057b2:	4b21      	ldr	r3, [pc, #132]	; (8005838 <Collect+0x290>)
 80057b4:	881b      	ldrh	r3, [r3, #0]
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	4b20      	ldr	r3, [pc, #128]	; (800583c <Collect+0x294>)
 80057ba:	701a      	strb	r2, [r3, #0]
		if (Flag_ActionDetected_Biceps > 0) {
 80057bc:	4b1f      	ldr	r3, [pc, #124]	; (800583c <Collect+0x294>)
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d01e      	beq.n	8005804 <Collect+0x25c>
			sprintf((char*) Buffer2, "mov1 %d\13\10",
					Flag_ActionDetected_Biceps * 10 * Sign);
 80057c6:	4b1d      	ldr	r3, [pc, #116]	; (800583c <Collect+0x294>)
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	461a      	mov	r2, r3
 80057ce:	4613      	mov	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4413      	add	r3, r2
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	461a      	mov	r2, r3
			sprintf((char*) Buffer2, "mov1 %d\13\10",
 80057d8:	4b13      	ldr	r3, [pc, #76]	; (8005828 <Collect+0x280>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	fb03 f302 	mul.w	r3, r3, r2
 80057e0:	461a      	mov	r2, r3
 80057e2:	4917      	ldr	r1, [pc, #92]	; (8005840 <Collect+0x298>)
 80057e4:	4817      	ldr	r0, [pc, #92]	; (8005844 <Collect+0x29c>)
 80057e6:	f000 fdff 	bl	80063e8 <siprintf>
			UB_Uart_SendString(COM1, Buffer2);
 80057ea:	4916      	ldr	r1, [pc, #88]	; (8005844 <Collect+0x29c>)
 80057ec:	2000      	movs	r0, #0
 80057ee:	f000 faeb 	bl	8005dc8 <UB_Uart_SendString>
			Counter_MoveDetected_Biceps = 0;
 80057f2:	4b11      	ldr	r3, [pc, #68]	; (8005838 <Collect+0x290>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	801a      	strh	r2, [r3, #0]
			Flag_ActionDetected_Biceps = 0;
 80057f8:	4b10      	ldr	r3, [pc, #64]	; (800583c <Collect+0x294>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	701a      	strb	r2, [r3, #0]
			;
			WaitUntilMoved = 1;
 80057fe:	4b0d      	ldr	r3, [pc, #52]	; (8005834 <Collect+0x28c>)
 8005800:	2201      	movs	r2, #1
 8005802:	701a      	strb	r2, [r3, #0]
		}
	}

	if (Value_Shoulder > 10) {
 8005804:	8a3b      	ldrh	r3, [r7, #16]
 8005806:	2b0a      	cmp	r3, #10
 8005808:	d920      	bls.n	800584c <Collect+0x2a4>
		Counter_MoveDetected_Shoulder++;
 800580a:	4b0f      	ldr	r3, [pc, #60]	; (8005848 <Collect+0x2a0>)
 800580c:	881b      	ldrh	r3, [r3, #0]
 800580e:	3301      	adds	r3, #1
 8005810:	b29a      	uxth	r2, r3
 8005812:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <Collect+0x2a0>)
 8005814:	801a      	strh	r2, [r3, #0]
		Used = 1;
 8005816:	2301      	movs	r3, #1
 8005818:	75fb      	strb	r3, [r7, #23]
 800581a:	e040      	b.n	800589e <Collect+0x2f6>
 800581c:	20004944 	.word	0x20004944
 8005820:	2000010c 	.word	0x2000010c
 8005824:	20009188 	.word	0x20009188
 8005828:	2000002c 	.word	0x2000002c
 800582c:	080065e4 	.word	0x080065e4
 8005830:	2000c9a8 	.word	0x2000c9a8
 8005834:	2000010e 	.word	0x2000010e
 8005838:	20000110 	.word	0x20000110
 800583c:	20009189 	.word	0x20009189
 8005840:	080065f0 	.word	0x080065f0
 8005844:	2000dc00 	.word	0x2000dc00
 8005848:	20000112 	.word	0x20000112
	} else {
		Flag_ActionDetected_Shoulder = Counter_MoveDetected_Shoulder;
 800584c:	4b3a      	ldr	r3, [pc, #232]	; (8005938 <Collect+0x390>)
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	b2da      	uxtb	r2, r3
 8005852:	4b3a      	ldr	r3, [pc, #232]	; (800593c <Collect+0x394>)
 8005854:	701a      	strb	r2, [r3, #0]
		if (Flag_ActionDetected_Shoulder > 0) {
 8005856:	4b39      	ldr	r3, [pc, #228]	; (800593c <Collect+0x394>)
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	d01e      	beq.n	800589e <Collect+0x2f6>
			sprintf((char*) Buffer3, "mov2 %d\13\10",
					Flag_ActionDetected_Shoulder * 10 * Sign);
 8005860:	4b36      	ldr	r3, [pc, #216]	; (800593c <Collect+0x394>)
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	b2db      	uxtb	r3, r3
 8005866:	461a      	mov	r2, r3
 8005868:	4613      	mov	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	005b      	lsls	r3, r3, #1
 8005870:	461a      	mov	r2, r3
			sprintf((char*) Buffer3, "mov2 %d\13\10",
 8005872:	4b33      	ldr	r3, [pc, #204]	; (8005940 <Collect+0x398>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	fb03 f302 	mul.w	r3, r3, r2
 800587a:	461a      	mov	r2, r3
 800587c:	4931      	ldr	r1, [pc, #196]	; (8005944 <Collect+0x39c>)
 800587e:	4832      	ldr	r0, [pc, #200]	; (8005948 <Collect+0x3a0>)
 8005880:	f000 fdb2 	bl	80063e8 <siprintf>

			UB_Uart_SendString(COM1, Buffer3);
 8005884:	4930      	ldr	r1, [pc, #192]	; (8005948 <Collect+0x3a0>)
 8005886:	2000      	movs	r0, #0
 8005888:	f000 fa9e 	bl	8005dc8 <UB_Uart_SendString>
			Counter_MoveDetected_Shoulder = 0;
 800588c:	4b2a      	ldr	r3, [pc, #168]	; (8005938 <Collect+0x390>)
 800588e:	2200      	movs	r2, #0
 8005890:	801a      	strh	r2, [r3, #0]
			Flag_ActionDetected_Shoulder = 0;
 8005892:	4b2a      	ldr	r3, [pc, #168]	; (800593c <Collect+0x394>)
 8005894:	2200      	movs	r2, #0
 8005896:	701a      	strb	r2, [r3, #0]

			WaitUntilMoved = 1;
 8005898:	4b2c      	ldr	r3, [pc, #176]	; (800594c <Collect+0x3a4>)
 800589a:	2201      	movs	r2, #1
 800589c:	701a      	strb	r2, [r3, #0]
		}
	}

	if (Value_Finger > 2 && Value_Forearm < 4
 800589e:	89fb      	ldrh	r3, [r7, #14]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d910      	bls.n	80058c6 <Collect+0x31e>
 80058a4:	8abb      	ldrh	r3, [r7, #20]
 80058a6:	2b03      	cmp	r3, #3
 80058a8:	d80d      	bhi.n	80058c6 <Collect+0x31e>
			&& Counter_MoveDetected_Forearm == 0 && Value_Finger_Range < 2
 80058aa:	4b29      	ldr	r3, [pc, #164]	; (8005950 <Collect+0x3a8>)
 80058ac:	881b      	ldrh	r3, [r3, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d109      	bne.n	80058c6 <Collect+0x31e>
 80058b2:	89bb      	ldrh	r3, [r7, #12]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d806      	bhi.n	80058c6 <Collect+0x31e>
			&& Used == 0) {
 80058b8:	7dfb      	ldrb	r3, [r7, #23]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d103      	bne.n	80058c6 <Collect+0x31e>
		UB_Uart_SendString(COM1, "grab \13\10");
 80058be:	4925      	ldr	r1, [pc, #148]	; (8005954 <Collect+0x3ac>)
 80058c0:	2000      	movs	r0, #0
 80058c2:	f000 fa81 	bl	8005dc8 <UB_Uart_SendString>

	}

	if (Value_ChangeSing > 2 && Value_Forearm < 4
 80058c6:	897b      	ldrh	r3, [r7, #10]
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d930      	bls.n	800592e <Collect+0x386>
 80058cc:	8abb      	ldrh	r3, [r7, #20]
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d82d      	bhi.n	800592e <Collect+0x386>
			&& Counter_MoveDetected_Forearm == 0 && Value_Finger < 4
 80058d2:	4b1f      	ldr	r3, [pc, #124]	; (8005950 <Collect+0x3a8>)
 80058d4:	881b      	ldrh	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d129      	bne.n	800592e <Collect+0x386>
 80058da:	89fb      	ldrh	r3, [r7, #14]
 80058dc:	2b03      	cmp	r3, #3
 80058de:	d826      	bhi.n	800592e <Collect+0x386>
			&& Used == 0 && WaitUntilMoved == 1) {
 80058e0:	7dfb      	ldrb	r3, [r7, #23]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d123      	bne.n	800592e <Collect+0x386>
 80058e6:	4b19      	ldr	r3, [pc, #100]	; (800594c <Collect+0x3a4>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d11f      	bne.n	800592e <Collect+0x386>
		Counter_ChangeSing++;
 80058ee:	4b1a      	ldr	r3, [pc, #104]	; (8005958 <Collect+0x3b0>)
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	3301      	adds	r3, #1
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	4b18      	ldr	r3, [pc, #96]	; (8005958 <Collect+0x3b0>)
 80058f8:	801a      	strh	r2, [r3, #0]
		UB_Uart_SendString(COM1, "change \13\10");
 80058fa:	4918      	ldr	r1, [pc, #96]	; (800595c <Collect+0x3b4>)
 80058fc:	2000      	movs	r0, #0
 80058fe:	f000 fa63 	bl	8005dc8 <UB_Uart_SendString>
		Actual_Sing = Counter_ChangeSing % 2;
 8005902:	4b15      	ldr	r3, [pc, #84]	; (8005958 <Collect+0x3b0>)
 8005904:	881b      	ldrh	r3, [r3, #0]
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	4b14      	ldr	r3, [pc, #80]	; (8005960 <Collect+0x3b8>)
 800590e:	801a      	strh	r2, [r3, #0]
		WaitUntilMoved = 0;
 8005910:	4b0e      	ldr	r3, [pc, #56]	; (800594c <Collect+0x3a4>)
 8005912:	2200      	movs	r2, #0
 8005914:	701a      	strb	r2, [r3, #0]
		if (Actual_Sing == 1) {
 8005916:	4b12      	ldr	r3, [pc, #72]	; (8005960 <Collect+0x3b8>)
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d103      	bne.n	8005926 <Collect+0x37e>
			Sign = 1;
 800591e:	4b08      	ldr	r3, [pc, #32]	; (8005940 <Collect+0x398>)
 8005920:	2201      	movs	r2, #1
 8005922:	601a      	str	r2, [r3, #0]
		} else {
			Sign = -1;
		}
	}
}
 8005924:	e003      	b.n	800592e <Collect+0x386>
			Sign = -1;
 8005926:	4b06      	ldr	r3, [pc, #24]	; (8005940 <Collect+0x398>)
 8005928:	f04f 32ff 	mov.w	r2, #4294967295
 800592c:	601a      	str	r2, [r3, #0]
}
 800592e:	bf00      	nop
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20000112 	.word	0x20000112
 800593c:	2000d5f8 	.word	0x2000d5f8
 8005940:	2000002c 	.word	0x2000002c
 8005944:	080065fc 	.word	0x080065fc
 8005948:	2000d5fc 	.word	0x2000d5fc
 800594c:	2000010e 	.word	0x2000010e
 8005950:	2000010c 	.word	0x2000010c
 8005954:	08006608 	.word	0x08006608
 8005958:	20000114 	.word	0x20000114
 800595c:	08006610 	.word	0x08006610
 8005960:	20000116 	.word	0x20000116

08005964 <Clear>:
	if (TimingDelay != 0x00) {
		TimingDelay--;
	}
}

void Clear(void) {
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
	memset(buffer_input_copy[0], 0, sizeof(buffer_input[0]));
 8005968:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800596c:	2100      	movs	r1, #0
 800596e:	4811      	ldr	r0, [pc, #68]	; (80059b4 <Clear+0x50>)
 8005970:	f000 fd74 	bl	800645c <memset>
	memset(buffer_output_mag_copy[0], 0, sizeof(buffer_output_mag_copy[0]));
 8005974:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005978:	2100      	movs	r1, #0
 800597a:	480f      	ldr	r0, [pc, #60]	; (80059b8 <Clear+0x54>)
 800597c:	f000 fd6e 	bl	800645c <memset>
	memset(buffer_input_copy[1], 0, sizeof(buffer_input[1]));
 8005980:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005984:	2100      	movs	r1, #0
 8005986:	480d      	ldr	r0, [pc, #52]	; (80059bc <Clear+0x58>)
 8005988:	f000 fd68 	bl	800645c <memset>
	memset(buffer_output_mag_copy[1], 0, sizeof(buffer_output_mag_copy[1]));
 800598c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005990:	2100      	movs	r1, #0
 8005992:	480b      	ldr	r0, [pc, #44]	; (80059c0 <Clear+0x5c>)
 8005994:	f000 fd62 	bl	800645c <memset>
	memset(buffer_input_copy[2], 0, sizeof(buffer_input[2]));
 8005998:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800599c:	2100      	movs	r1, #0
 800599e:	4809      	ldr	r0, [pc, #36]	; (80059c4 <Clear+0x60>)
 80059a0:	f000 fd5c 	bl	800645c <memset>
	memset(buffer_output_mag_copy[2], 0, sizeof(buffer_output_mag_copy[2]));
 80059a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80059a8:	2100      	movs	r1, #0
 80059aa:	4807      	ldr	r0, [pc, #28]	; (80059c8 <Clear+0x64>)
 80059ac:	f000 fd56 	bl	800645c <memset>

}
 80059b0:	bf00      	nop
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	2000e00c 	.word	0x2000e00c
 80059b8:	20003b38 	.word	0x20003b38
 80059bc:	2000e40c 	.word	0x2000e40c
 80059c0:	20003f38 	.word	0x20003f38
 80059c4:	2000e80c 	.word	0x2000e80c
 80059c8:	20004338 	.word	0x20004338

080059cc <Overwrite>:

void Overwrite(void) {
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
	int i = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 256; ++i) {
 80059d6:	2300      	movs	r3, #0
 80059d8:	607b      	str	r3, [r7, #4]
 80059da:	e04e      	b.n	8005a7a <Overwrite+0xae>
		buffer_input_copy[0][i] = buffer_input[0][i];
 80059dc:	4a2b      	ldr	r2, [pc, #172]	; (8005a8c <Overwrite+0xc0>)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	492a      	ldr	r1, [pc, #168]	; (8005a90 <Overwrite+0xc4>)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	601a      	str	r2, [r3, #0]
		buffer_output_mag_copy[0][i] = buffer_output_mag[0][i];
 80059f0:	4a28      	ldr	r2, [pc, #160]	; (8005a94 <Overwrite+0xc8>)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	4927      	ldr	r1, [pc, #156]	; (8005a98 <Overwrite+0xcc>)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	601a      	str	r2, [r3, #0]

		buffer_input_copy[1][i] = buffer_input[1][i];
 8005a04:	4a21      	ldr	r2, [pc, #132]	; (8005a8c <Overwrite+0xc0>)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	491f      	ldr	r1, [pc, #124]	; (8005a90 <Overwrite+0xc4>)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	601a      	str	r2, [r3, #0]
		buffer_output_mag_copy[1][i] = buffer_output_mag[1][i];
 8005a20:	4a1c      	ldr	r2, [pc, #112]	; (8005a94 <Overwrite+0xc8>)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4413      	add	r3, r2
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	491a      	ldr	r1, [pc, #104]	; (8005a98 <Overwrite+0xcc>)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	440b      	add	r3, r1
 8005a3a:	601a      	str	r2, [r3, #0]

		buffer_input_copy[2][i] = buffer_input[2][i];
 8005a3c:	4a13      	ldr	r2, [pc, #76]	; (8005a8c <Overwrite+0xc0>)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	4911      	ldr	r1, [pc, #68]	; (8005a90 <Overwrite+0xc4>)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	601a      	str	r2, [r3, #0]
		buffer_output_mag_copy[2][i] = buffer_output_mag[2][i];
 8005a58:	4a0e      	ldr	r2, [pc, #56]	; (8005a94 <Overwrite+0xc8>)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4413      	add	r3, r2
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	490c      	ldr	r1, [pc, #48]	; (8005a98 <Overwrite+0xcc>)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	440b      	add	r3, r1
 8005a72:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 256; ++i) {
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3301      	adds	r3, #1
 8005a78:	607b      	str	r3, [r7, #4]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2bff      	cmp	r3, #255	; 0xff
 8005a7e:	ddad      	ble.n	80059dc <Overwrite+0x10>
	}
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	200099a4 	.word	0x200099a4
 8005a90:	2000e00c 	.word	0x2000e00c
 8005a94:	2000032c 	.word	0x2000032c
 8005a98:	20003b38 	.word	0x20003b38

08005a9c <SysTick_Handler>:

void SysTick_Handler(void) {
 8005a9c:	b480      	push	{r7}
 8005a9e:	af00      	add	r7, sp, #0
	flag_SysTick = 1;
 8005aa0:	4b03      	ldr	r3, [pc, #12]	; (8005ab0 <SysTick_Handler+0x14>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	701a      	strb	r2, [r3, #0]
}
 8005aa6:	bf00      	nop
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	20000328 	.word	0x20000328

08005ab4 <main>:

int main(void) {
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af02      	add	r7, sp, #8

	SystemCoreClockUpdate();
 8005aba:	f000 fabd 	bl	8006038 <SystemCoreClockUpdate>
	KonfiguracjaADC();
 8005abe:	f7ff fb1f 	bl	8005100 <KonfiguracjaADC>
	Display_Init();
 8005ac2:	f7ff fb8f 	bl	80051e4 <Display_Init>
	SysTick_Config(SystemCoreClock / 1024);
 8005ac6:	4b37      	ldr	r3, [pc, #220]	; (8005ba4 <main+0xf0>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	0a9b      	lsrs	r3, r3, #10
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7ff fad5 	bl	800507c <SysTick_Config>
	UB_Uart_Init();
 8005ad2:	f000 f8a3 	bl	8005c1c <UB_Uart_Init>
	uint16_t Counter_ADC = 0;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	80fb      	strh	r3, [r7, #6]
//  arg#3  liczba prbek w buforze wejciowym; moliwe wartoci to: 128, 512, 2048
//  arg#4  kierunek transformacji: 0  prosta, 1  odwrotna
//  arg#5  uporzdkowanie wartoci w buforze wyjciowym: 0  odwrcone, 1 - normalne
	arm_rfft_init_f32(&S, &S_CFFT, 512, 0, 1);
 8005ada:	2301      	movs	r3, #1
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ae4:	4930      	ldr	r1, [pc, #192]	; (8005ba8 <main+0xf4>)
 8005ae6:	4831      	ldr	r0, [pc, #196]	; (8005bac <main+0xf8>)
 8005ae8:	f7fc fd50 	bl	800258c <arm_rfft_init_f32>

	while (1) {
		if (flag_SysTick == 1) {
 8005aec:	4b30      	ldr	r3, [pc, #192]	; (8005bb0 <main+0xfc>)
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d1fa      	bne.n	8005aec <main+0x38>
			flag_SysTick = 0;
 8005af6:	4b2e      	ldr	r3, [pc, #184]	; (8005bb0 <main+0xfc>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	701a      	strb	r2, [r3, #0]
			voltage_Pomiar[0] = ReadAdc(ADC1);
 8005afc:	482d      	ldr	r0, [pc, #180]	; (8005bb4 <main+0x100>)
 8005afe:	f7ff fd39 	bl	8005574 <ReadAdc>
 8005b02:	4603      	mov	r3, r0
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	4b2c      	ldr	r3, [pc, #176]	; (8005bb8 <main+0x104>)
 8005b08:	801a      	strh	r2, [r3, #0]
			voltage_Pomiar[1] = ReadAdc(ADC2);
 8005b0a:	482c      	ldr	r0, [pc, #176]	; (8005bbc <main+0x108>)
 8005b0c:	f7ff fd32 	bl	8005574 <ReadAdc>
 8005b10:	4603      	mov	r3, r0
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	4b28      	ldr	r3, [pc, #160]	; (8005bb8 <main+0x104>)
 8005b16:	805a      	strh	r2, [r3, #2]
			voltage_Pomiar[2] = ReadAdc(ADC3);
 8005b18:	4829      	ldr	r0, [pc, #164]	; (8005bc0 <main+0x10c>)
 8005b1a:	f7ff fd2b 	bl	8005574 <ReadAdc>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	4b25      	ldr	r3, [pc, #148]	; (8005bb8 <main+0x104>)
 8005b24:	809a      	strh	r2, [r3, #4]

			buffer_input[0][Counter_ADC] = voltage_Pomiar[0];
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	4a23      	ldr	r2, [pc, #140]	; (8005bb8 <main+0x104>)
 8005b2a:	8812      	ldrh	r2, [r2, #0]
 8005b2c:	b292      	uxth	r2, r2
 8005b2e:	ee07 2a90 	vmov	s15, r2
 8005b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b36:	4a23      	ldr	r2, [pc, #140]	; (8005bc4 <main+0x110>)
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	edc3 7a00 	vstr	s15, [r3]
			buffer_input[1][Counter_ADC] = voltage_Pomiar[1];
 8005b40:	88fb      	ldrh	r3, [r7, #6]
 8005b42:	4a1d      	ldr	r2, [pc, #116]	; (8005bb8 <main+0x104>)
 8005b44:	8852      	ldrh	r2, [r2, #2]
 8005b46:	b292      	uxth	r2, r2
 8005b48:	ee07 2a90 	vmov	s15, r2
 8005b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b50:	4a1c      	ldr	r2, [pc, #112]	; (8005bc4 <main+0x110>)
 8005b52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	4413      	add	r3, r2
 8005b5a:	edc3 7a00 	vstr	s15, [r3]
			buffer_input[2][Counter_ADC] = voltage_Pomiar[2];
 8005b5e:	88fb      	ldrh	r3, [r7, #6]
 8005b60:	4a15      	ldr	r2, [pc, #84]	; (8005bb8 <main+0x104>)
 8005b62:	8892      	ldrh	r2, [r2, #4]
 8005b64:	b292      	uxth	r2, r2
 8005b66:	ee07 2a90 	vmov	s15, r2
 8005b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b6e:	4a15      	ldr	r2, [pc, #84]	; (8005bc4 <main+0x110>)
 8005b70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	edc3 7a00 	vstr	s15, [r3]

			Counter_ADC++;
 8005b7c:	88fb      	ldrh	r3, [r7, #6]
 8005b7e:	3301      	adds	r3, #1
 8005b80:	80fb      	strh	r3, [r7, #6]
			if (Counter_ADC == 512) {
 8005b82:	88fb      	ldrh	r3, [r7, #6]
 8005b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b88:	d1b0      	bne.n	8005aec <main+0x38>

				FFT_Calculate();
 8005b8a:	f7ff fc5d 	bl	8005448 <FFT_Calculate>
				DrawFFT();
 8005b8e:	f7ff fb6b 	bl	8005268 <DrawFFT>
				//DrawADC();
				Collect();
 8005b92:	f7ff fd09 	bl	80055a8 <Collect>
				Clear();
 8005b96:	f7ff fee5 	bl	8005964 <Clear>
				Overwrite();
 8005b9a:	f7ff ff17 	bl	80059cc <Overwrite>
				Counter_ADC = 0;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	80fb      	strh	r3, [r7, #6]
		if (flag_SysTick == 1) {
 8005ba2:	e7a3      	b.n	8005aec <main+0x38>
 8005ba4:	20000068 	.word	0x20000068
 8005ba8:	2000cdac 	.word	0x2000cdac
 8005bac:	20006144 	.word	0x20006144
 8005bb0:	20000328 	.word	0x20000328
 8005bb4:	40012000 	.word	0x40012000
 8005bb8:	20009998 	.word	0x20009998
 8005bbc:	40012100 	.word	0x40012100
 8005bc0:	40012200 	.word	0x40012200
 8005bc4:	200099a4 	.word	0x200099a4

08005bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c00 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005bcc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005bce:	e003      	b.n	8005bd8 <LoopCopyDataInit>

08005bd0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005bd0:	4b0c      	ldr	r3, [pc, #48]	; (8005c04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005bd2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005bd4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005bd6:	3104      	adds	r1, #4

08005bd8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005bd8:	480b      	ldr	r0, [pc, #44]	; (8005c08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005bda:	4b0c      	ldr	r3, [pc, #48]	; (8005c0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005bdc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005bde:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005be0:	d3f6      	bcc.n	8005bd0 <CopyDataInit>
  ldr  r2, =_sbss
 8005be2:	4a0b      	ldr	r2, [pc, #44]	; (8005c10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005be4:	e002      	b.n	8005bec <LoopFillZerobss>

08005be6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005be6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005be8:	f842 3b04 	str.w	r3, [r2], #4

08005bec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005bec:	4b09      	ldr	r3, [pc, #36]	; (8005c14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005bee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005bf0:	d3f9      	bcc.n	8005be6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005bf2:	f000 f9eb 	bl	8005fcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005bf6:	f000 fc0d 	bl	8006414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005bfa:	f7ff ff5b 	bl	8005ab4 <main>
  bx  lr    
 8005bfe:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005c00:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005c04:	0800e2fc 	.word	0x0800e2fc
  ldr  r0, =_sdata
 8005c08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005c0c:	200000e4 	.word	0x200000e4
  ldr  r2, =_sbss
 8005c10:	200000e4 	.word	0x200000e4
  ldr  r3, = _ebss
 8005c14:	2000ec0c 	.word	0x2000ec0c

08005c18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c18:	e7fe      	b.n	8005c18 <ADC_IRQHandler>
	...

08005c1c <UB_Uart_Init>:

//--------------------------------------------------------------
// inicjalizacja UARTA1
//--------------------------------------------------------------
void UB_Uart_Init(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af00      	add	r7, sp, #0
  UART_NAME_t nr;



    // Clock enable  TX and RX Pins
    RCC_AHB1PeriphClockCmd(UART[0].TX.CLK, ENABLE);
 8005c22:	4b4e      	ldr	r3, [pc, #312]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	2101      	movs	r1, #1
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fd fd3d 	bl	80036a8 <RCC_AHB1PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(UART[0].RX.CLK, ENABLE);
 8005c2e:	4b4b      	ldr	r3, [pc, #300]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c32:	2101      	movs	r1, #1
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7fd fd37 	bl	80036a8 <RCC_AHB1PeriphClockCmd>

    // Clock enable  UART
    if((UART[0].UART==USART1) || (UART[0].UART==USART6)) {
 8005c3a:	4b48      	ldr	r3, [pc, #288]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	4a48      	ldr	r2, [pc, #288]	; (8005d60 <UB_Uart_Init+0x144>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d004      	beq.n	8005c4e <UB_Uart_Init+0x32>
 8005c44:	4b45      	ldr	r3, [pc, #276]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	4a46      	ldr	r2, [pc, #280]	; (8005d64 <UB_Uart_Init+0x148>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d106      	bne.n	8005c5c <UB_Uart_Init+0x40>
      RCC_APB2PeriphClockCmd(UART[0].CLK, ENABLE);
 8005c4e:	4b43      	ldr	r3, [pc, #268]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2101      	movs	r1, #1
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7fd fd87 	bl	8003768 <RCC_APB2PeriphClockCmd>
 8005c5a:	e005      	b.n	8005c68 <UB_Uart_Init+0x4c>
    }
    else {
      RCC_APB1PeriphClockCmd(UART[0].CLK, ENABLE);
 8005c5c:	4b3f      	ldr	r3, [pc, #252]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2101      	movs	r1, #1
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fd fd60 	bl	8003728 <RCC_APB1PeriphClockCmd>
    }

    // UART
    GPIO_PinAFConfig(UART[0].TX.PORT,UART[0].TX.SOURCE,UART[0].AF);
 8005c68:	4b3c      	ldr	r3, [pc, #240]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c6a:	6998      	ldr	r0, [r3, #24]
 8005c6c:	4b3b      	ldr	r3, [pc, #236]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c72:	b299      	uxth	r1, r3
 8005c74:	4b39      	ldr	r3, [pc, #228]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c76:	7a1b      	ldrb	r3, [r3, #8]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	f7fd fa0d 	bl	8003098 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(UART[0].RX.PORT,UART[0].RX.SOURCE,UART[0].AF);
 8005c7e:	4b37      	ldr	r3, [pc, #220]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c80:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005c82:	4b36      	ldr	r3, [pc, #216]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c88:	b299      	uxth	r1, r3
 8005c8a:	4b34      	ldr	r3, [pc, #208]	; (8005d5c <UB_Uart_Init+0x140>)
 8005c8c:	7a1b      	ldrb	r3, [r3, #8]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f7fd fa02 	bl	8003098 <GPIO_PinAFConfig>

    // UART - alternatywne funkcje pinu
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8005c94:	2302      	movs	r3, #2
 8005c96:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	777b      	strb	r3, [r7, #29]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	77fb      	strb	r3, [r7, #31]
    // TX-Pin
    GPIO_InitStructure.GPIO_Pin = UART[0].TX.PIN;
 8005ca4:	4b2d      	ldr	r3, [pc, #180]	; (8005d5c <UB_Uart_Init+0x140>)
 8005ca6:	8b9b      	ldrh	r3, [r3, #28]
 8005ca8:	61bb      	str	r3, [r7, #24]
    GPIO_Init(UART[0].TX.PORT, &GPIO_InitStructure);
 8005caa:	4b2c      	ldr	r3, [pc, #176]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	f107 0218 	add.w	r2, r7, #24
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fd f92b 	bl	8002f10 <GPIO_Init>
    // RX-Pin
    GPIO_InitStructure.GPIO_Pin =  UART[0].RX.PIN;
 8005cba:	4b28      	ldr	r3, [pc, #160]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cbe:	61bb      	str	r3, [r7, #24]
    GPIO_Init(UART[0].RX.PORT, &GPIO_InitStructure);
 8005cc0:	4b26      	ldr	r3, [pc, #152]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	f107 0218 	add.w	r2, r7, #24
 8005cc8:	4611      	mov	r1, r2
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7fd f920 	bl	8002f10 <GPIO_Init>

    // Oversampling
    USART_OverSampling8Cmd(UART[0].UART, ENABLE);
 8005cd0:	4b22      	ldr	r3, [pc, #136]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fd ffd8 	bl	8003c8c <USART_OverSampling8Cmd>

    // Baudrate, 8Databits, 1Stopbit, *8N1
    USART_InitStructure.USART_BaudRate = UART[0].BAUD;
 8005cdc:	4b1f      	ldr	r3, [pc, #124]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8005cea:	2300      	movs	r3, #0
 8005cec:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005cf2:	230c      	movs	r3, #12
 8005cf4:	827b      	strh	r3, [r7, #18]
    USART_Init(UART[0].UART, &USART_InitStructure);
 8005cf6:	4b19      	ldr	r3, [pc, #100]	; (8005d5c <UB_Uart_Init+0x140>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	f107 0208 	add.w	r2, r7, #8
 8005cfe:	4611      	mov	r1, r2
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7fd fee9 	bl	8003ad8 <USART_Init>

    // UART enable
    USART_Cmd(UART[0].UART, ENABLE);
 8005d06:	4b15      	ldr	r3, [pc, #84]	; (8005d5c <UB_Uart_Init+0x140>)
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7fd ff9d 	bl	8003c4c <USART_Cmd>

    // RX-Interrupt enable
    USART_ITConfig(UART[0].UART, USART_IT_RXNE, ENABLE);
 8005d12:	4b12      	ldr	r3, [pc, #72]	; (8005d5c <UB_Uart_Init+0x140>)
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f240 5125 	movw	r1, #1317	; 0x525
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7fd fff9 	bl	8003d14 <USART_ITConfig>

    // enable UART Interrupt-Vector
    NVIC_InitStructure.NVIC_IRQChannel = UART[0].INT;
 8005d22:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <UB_Uart_Init+0x140>)
 8005d24:	7d1b      	ldrb	r3, [r3, #20]
 8005d26:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005d30:	2301      	movs	r3, #1
 8005d32:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
 8005d34:	1d3b      	adds	r3, r7, #4
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fc fc86 	bl	8002648 <NVIC_Init>

    // Ustawienie bufora
    UART_RX[0].rx_buffer[0]=RX_END_CHR;
 8005d3c:	4b0a      	ldr	r3, [pc, #40]	; (8005d68 <UB_Uart_Init+0x14c>)
 8005d3e:	220d      	movs	r2, #13
 8005d40:	701a      	strb	r2, [r3, #0]
    UART_RX[0].wr_ptr=0;
 8005d42:	4b09      	ldr	r3, [pc, #36]	; (8005d68 <UB_Uart_Init+0x14c>)
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    UART_RX[0].status=RX_EMPTY;
 8005d4a:	4b07      	ldr	r3, [pc, #28]	; (8005d68 <UB_Uart_Init+0x14c>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  //}
}
 8005d52:	bf00      	nop
 8005d54:	3720      	adds	r7, #32
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	20000030 	.word	0x20000030
 8005d60:	40011000 	.word	0x40011000
 8005d64:	40011400 	.word	0x40011400
 8005d68:	2000d5c4 	.word	0x2000d5c4

08005d6c <UB_Uart_SendByte>:

//--------------------------------------------------------------
// Wysanie bajtu przez UART
//--------------------------------------------------------------
void UB_Uart_SendByte(UART_NAME_t uart, uint16_t wert)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	4603      	mov	r3, r0
 8005d74:	460a      	mov	r2, r1
 8005d76:	71fb      	strb	r3, [r7, #7]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	80bb      	strh	r3, [r7, #4]
  // odczekiwanie na wysanie
  while (USART_GetFlagStatus(UART[uart].UART, USART_FLAG_TXE) == RESET);
 8005d7c:	bf00      	nop
 8005d7e:	79fa      	ldrb	r2, [r7, #7]
 8005d80:	4910      	ldr	r1, [pc, #64]	; (8005dc4 <UB_Uart_SendByte+0x58>)
 8005d82:	4613      	mov	r3, r2
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	1a9b      	subs	r3, r3, r2
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	440b      	add	r3, r1
 8005d8c:	330c      	adds	r3, #12
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2180      	movs	r1, #128	; 0x80
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fe f806 	bl	8003da4 <USART_GetFlagStatus>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d0ef      	beq.n	8005d7e <UB_Uart_SendByte+0x12>
  USART_SendData(UART[uart].UART, wert);
 8005d9e:	79fa      	ldrb	r2, [r7, #7]
 8005da0:	4908      	ldr	r1, [pc, #32]	; (8005dc4 <UB_Uart_SendByte+0x58>)
 8005da2:	4613      	mov	r3, r2
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	1a9b      	subs	r3, r3, r2
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	440b      	add	r3, r1
 8005dac:	330c      	adds	r3, #12
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	88ba      	ldrh	r2, [r7, #4]
 8005db2:	4611      	mov	r1, r2
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7fd ff8b 	bl	8003cd0 <USART_SendData>
}
 8005dba:	bf00      	nop
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	20000030 	.word	0x20000030

08005dc8 <UB_Uart_SendString>:

//--------------------------------------------------------------
// wysanie stringa przez UART
//--------------------------------------------------------------
void UB_Uart_SendString(UART_NAME_t uart, char *ptr)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	4603      	mov	r3, r0
 8005dd0:	6039      	str	r1, [r7, #0]
 8005dd2:	71fb      	strb	r3, [r7, #7]
  // czekanie na wysanie
  while (*ptr != 0) {	//sprawdzanie czy wsknik nie jest null
 8005dd4:	e00a      	b.n	8005dec <UB_Uart_SendString+0x24>
    UB_Uart_SendByte(uart,*ptr);	//jeli nie to wysyanie po jedym bajcie
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	79fb      	ldrb	r3, [r7, #7]
 8005dde:	4611      	mov	r1, r2
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff ffc3 	bl	8005d6c <UB_Uart_SendByte>
    ptr++;							//zwikszenie wskanika
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {	//sprawdzanie czy wsknik nie jest null
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f0      	bne.n	8005dd6 <UB_Uart_SendString+0xe>
  }
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <P_UART_Receive>:

//--------------------------------------------------------------

//--------------------------------------------------------------
void P_UART_Receive(UART_NAME_t uart, uint16_t wertosc)
{
 8005dfc:	b490      	push	{r4, r7}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	4603      	mov	r3, r0
 8005e04:	460a      	mov	r2, r1
 8005e06:	71fb      	strb	r3, [r7, #7]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	80bb      	strh	r3, [r7, #4]
  if(UART_RX[uart].wr_ptr<RX_BUF_SIZE) {
 8005e0c:	79fb      	ldrb	r3, [r7, #7]
 8005e0e:	4a37      	ldr	r2, [pc, #220]	; (8005eec <P_UART_Receive+0xf0>)
 8005e10:	2134      	movs	r1, #52	; 0x34
 8005e12:	fb01 f303 	mul.w	r3, r1, r3
 8005e16:	4413      	add	r3, r2
 8005e18:	3332      	adds	r3, #50	; 0x32
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	2b31      	cmp	r3, #49	; 0x31
 8005e1e:	d856      	bhi.n	8005ece <P_UART_Receive+0xd2>
    // jeli jest miejsce w buforze
    if(UART_RX[uart].status==RX_EMPTY) {
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	4a32      	ldr	r2, [pc, #200]	; (8005eec <P_UART_Receive+0xf0>)
 8005e24:	2134      	movs	r1, #52	; 0x34
 8005e26:	fb01 f303 	mul.w	r3, r1, r3
 8005e2a:	4413      	add	r3, r2
 8005e2c:	3333      	adds	r3, #51	; 0x33
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d155      	bne.n	8005ee0 <P_UART_Receive+0xe4>
      // jeli identyfikator koca stringu nie zosta odebrany
      if((wertosc>=RX_FIRST_CHR) && (wertosc<=RX_LAST_CHR)) {
 8005e34:	88bb      	ldrh	r3, [r7, #4]
 8005e36:	2b1f      	cmp	r3, #31
 8005e38:	d928      	bls.n	8005e8c <P_UART_Receive+0x90>
 8005e3a:	88bb      	ldrh	r3, [r7, #4]
 8005e3c:	2b7e      	cmp	r3, #126	; 0x7e
 8005e3e:	d825      	bhi.n	8005e8c <P_UART_Receive+0x90>
        // zapisyjemy w buforze
        UART_RX[uart].rx_buffer[UART_RX[uart].wr_ptr]=wertosc;
 8005e40:	79fb      	ldrb	r3, [r7, #7]
 8005e42:	79fa      	ldrb	r2, [r7, #7]
 8005e44:	4929      	ldr	r1, [pc, #164]	; (8005eec <P_UART_Receive+0xf0>)
 8005e46:	2034      	movs	r0, #52	; 0x34
 8005e48:	fb00 f202 	mul.w	r2, r0, r2
 8005e4c:	440a      	add	r2, r1
 8005e4e:	3232      	adds	r2, #50	; 0x32
 8005e50:	7812      	ldrb	r2, [r2, #0]
 8005e52:	4614      	mov	r4, r2
 8005e54:	88ba      	ldrh	r2, [r7, #4]
 8005e56:	b2d0      	uxtb	r0, r2
 8005e58:	4a24      	ldr	r2, [pc, #144]	; (8005eec <P_UART_Receive+0xf0>)
 8005e5a:	2134      	movs	r1, #52	; 0x34
 8005e5c:	fb01 f303 	mul.w	r3, r1, r3
 8005e60:	4413      	add	r3, r2
 8005e62:	4423      	add	r3, r4
 8005e64:	4602      	mov	r2, r0
 8005e66:	701a      	strb	r2, [r3, #0]
        UART_RX[uart].wr_ptr++;
 8005e68:	79fb      	ldrb	r3, [r7, #7]
 8005e6a:	4920      	ldr	r1, [pc, #128]	; (8005eec <P_UART_Receive+0xf0>)
 8005e6c:	2234      	movs	r2, #52	; 0x34
 8005e6e:	fb02 f203 	mul.w	r2, r2, r3
 8005e72:	440a      	add	r2, r1
 8005e74:	3232      	adds	r2, #50	; 0x32
 8005e76:	7812      	ldrb	r2, [r2, #0]
 8005e78:	3201      	adds	r2, #1
 8005e7a:	b2d0      	uxtb	r0, r2
 8005e7c:	4a1b      	ldr	r2, [pc, #108]	; (8005eec <P_UART_Receive+0xf0>)
 8005e7e:	2134      	movs	r1, #52	; 0x34
 8005e80:	fb01 f303 	mul.w	r3, r1, r3
 8005e84:	4413      	add	r3, r2
 8005e86:	3332      	adds	r3, #50	; 0x32
 8005e88:	4602      	mov	r2, r0
 8005e8a:	701a      	strb	r2, [r3, #0]
      }
      if(wertosc==RX_END_CHR) {
 8005e8c:	88bb      	ldrh	r3, [r7, #4]
 8005e8e:	2b0d      	cmp	r3, #13
 8005e90:	d126      	bne.n	8005ee0 <P_UART_Receive+0xe4>
        // jeli znacznik koca stringu si pojawi zapisujemy do bufora
        UART_RX[uart].rx_buffer[UART_RX[uart].wr_ptr]=wertosc;
 8005e92:	79fb      	ldrb	r3, [r7, #7]
 8005e94:	79fa      	ldrb	r2, [r7, #7]
 8005e96:	4915      	ldr	r1, [pc, #84]	; (8005eec <P_UART_Receive+0xf0>)
 8005e98:	2034      	movs	r0, #52	; 0x34
 8005e9a:	fb00 f202 	mul.w	r2, r0, r2
 8005e9e:	440a      	add	r2, r1
 8005ea0:	3232      	adds	r2, #50	; 0x32
 8005ea2:	7812      	ldrb	r2, [r2, #0]
 8005ea4:	4614      	mov	r4, r2
 8005ea6:	88ba      	ldrh	r2, [r7, #4]
 8005ea8:	b2d0      	uxtb	r0, r2
 8005eaa:	4a10      	ldr	r2, [pc, #64]	; (8005eec <P_UART_Receive+0xf0>)
 8005eac:	2134      	movs	r1, #52	; 0x34
 8005eae:	fb01 f303 	mul.w	r3, r1, r3
 8005eb2:	4413      	add	r3, r2
 8005eb4:	4423      	add	r3, r4
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	701a      	strb	r2, [r3, #0]
        UART_RX[uart].status=RX_READY;
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	4a0b      	ldr	r2, [pc, #44]	; (8005eec <P_UART_Receive+0xf0>)
 8005ebe:	2134      	movs	r1, #52	; 0x34
 8005ec0:	fb01 f303 	mul.w	r3, r1, r3
 8005ec4:	4413      	add	r3, r2
 8005ec6:	3333      	adds	r3, #51	; 0x33
 8005ec8:	2201      	movs	r2, #1
 8005eca:	701a      	strb	r2, [r3, #0]
  }
  else {
    // bufor peny
    UART_RX[uart].status=RX_FULL;
  }
}
 8005ecc:	e008      	b.n	8005ee0 <P_UART_Receive+0xe4>
    UART_RX[uart].status=RX_FULL;
 8005ece:	79fb      	ldrb	r3, [r7, #7]
 8005ed0:	4a06      	ldr	r2, [pc, #24]	; (8005eec <P_UART_Receive+0xf0>)
 8005ed2:	2134      	movs	r1, #52	; 0x34
 8005ed4:	fb01 f303 	mul.w	r3, r1, r3
 8005ed8:	4413      	add	r3, r2
 8005eda:	3333      	adds	r3, #51	; 0x33
 8005edc:	2202      	movs	r2, #2
 8005ede:	701a      	strb	r2, [r3, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc90      	pop	{r4, r7}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	2000d5c4 	.word	0x2000d5c4

08005ef0 <P_UART_RX_INT>:

//--------------------------------------------------------------

//--------------------------------------------------------------
void P_UART_RX_INT(uint8_t int_nr, uint16_t wert)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	460a      	mov	r2, r1
 8005efa:	71fb      	strb	r3, [r7, #7]
 8005efc:	4613      	mov	r3, r2
 8005efe:	80bb      	strh	r3, [r7, #4]
  UART_NAME_t nr;

  for(nr=0;nr<UART_ANZ;nr++) {
 8005f00:	2300      	movs	r3, #0
 8005f02:	73fb      	strb	r3, [r7, #15]
 8005f04:	e015      	b.n	8005f32 <P_UART_RX_INT+0x42>
    if(UART[nr].INT==int_nr) {
 8005f06:	7bfa      	ldrb	r2, [r7, #15]
 8005f08:	490d      	ldr	r1, [pc, #52]	; (8005f40 <P_UART_RX_INT+0x50>)
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	00db      	lsls	r3, r3, #3
 8005f0e:	1a9b      	subs	r3, r3, r2
 8005f10:	00db      	lsls	r3, r3, #3
 8005f12:	440b      	add	r3, r1
 8005f14:	3314      	adds	r3, #20
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	79fa      	ldrb	r2, [r7, #7]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d106      	bne.n	8005f2c <P_UART_RX_INT+0x3c>
      P_UART_Receive(nr,wert);
 8005f1e:	88ba      	ldrh	r2, [r7, #4]
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	4611      	mov	r1, r2
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7ff ff69 	bl	8005dfc <P_UART_Receive>
      break;
 8005f2a:	e005      	b.n	8005f38 <P_UART_RX_INT+0x48>
  for(nr=0;nr<UART_ANZ;nr++) {
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	73fb      	strb	r3, [r7, #15]
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0e6      	beq.n	8005f06 <P_UART_RX_INT+0x16>
    }
  }
}
 8005f38:	bf00      	nop
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20000030 	.word	0x20000030

08005f44 <USART1_IRQHandler>:


//--------------------------------------------------------------
// UART1-Interrupt
//--------------------------------------------------------------
void USART1_IRQHandler(void) {
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
  uint16_t wartosc;

  if (USART_GetITStatus(USART1, USART_IT_RXNE) == SET) {
 8005f4a:	f240 5125 	movw	r1, #1317	; 0x525
 8005f4e:	480a      	ldr	r0, [pc, #40]	; (8005f78 <USART1_IRQHandler+0x34>)
 8005f50:	f7fd ff44 	bl	8003ddc <USART_GetITStatus>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d109      	bne.n	8005f6e <USART1_IRQHandler+0x2a>
    // gdy mamy bajt w buforze odbiorczym
	  wartosc=USART_ReceiveData(USART1);
 8005f5a:	4807      	ldr	r0, [pc, #28]	; (8005f78 <USART1_IRQHandler+0x34>)
 8005f5c:	f7fd feca 	bl	8003cf4 <USART_ReceiveData>
 8005f60:	4603      	mov	r3, r0
 8005f62:	80fb      	strh	r3, [r7, #6]
    // zapis bajtu
    P_UART_RX_INT(USART1_IRQn,wartosc);
 8005f64:	88fb      	ldrh	r3, [r7, #6]
 8005f66:	4619      	mov	r1, r3
 8005f68:	2025      	movs	r0, #37	; 0x25
 8005f6a:	f7ff ffc1 	bl	8005ef0 <P_UART_RX_INT>
  }
}
 8005f6e:	bf00      	nop
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	40011000 	.word	0x40011000

08005f7c <NMI_Handler>:
/**
 * @brief   This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void) {
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
}
 8005f80:	bf00      	nop
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <HardFault_Handler>:
/**
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void) {
 8005f8a:	b480      	push	{r7}
 8005f8c:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1) {
 8005f8e:	e7fe      	b.n	8005f8e <HardFault_Handler+0x4>

08005f90 <MemManage_Handler>:
/**
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void) {
 8005f90:	b480      	push	{r7}
 8005f92:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1) {
 8005f94:	e7fe      	b.n	8005f94 <MemManage_Handler+0x4>

08005f96 <BusFault_Handler>:
/**
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void) {
 8005f96:	b480      	push	{r7}
 8005f98:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1) {
 8005f9a:	e7fe      	b.n	8005f9a <BusFault_Handler+0x4>

08005f9c <UsageFault_Handler>:
/**
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void) {
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1) {
 8005fa0:	e7fe      	b.n	8005fa0 <UsageFault_Handler+0x4>

08005fa2 <SVC_Handler>:
/**
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void) {
 8005fa2:	b480      	push	{r7}
 8005fa4:	af00      	add	r7, sp, #0
}
 8005fa6:	bf00      	nop
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <DebugMon_Handler>:
/**
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void) {
 8005fb0:	b480      	push	{r7}
 8005fb2:	af00      	add	r7, sp, #0
}
 8005fb4:	bf00      	nop
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <PendSV_Handler>:
/**
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void) {
 8005fbe:	b480      	push	{r7}
 8005fc0:	af00      	add	r7, sp, #0
}
 8005fc2:	bf00      	nop
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005fd0:	4a16      	ldr	r2, [pc, #88]	; (800602c <SystemInit+0x60>)
 8005fd2:	4b16      	ldr	r3, [pc, #88]	; (800602c <SystemInit+0x60>)
 8005fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005fdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005fe0:	4a13      	ldr	r2, [pc, #76]	; (8006030 <SystemInit+0x64>)
 8005fe2:	4b13      	ldr	r3, [pc, #76]	; (8006030 <SystemInit+0x64>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f043 0301 	orr.w	r3, r3, #1
 8005fea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005fec:	4b10      	ldr	r3, [pc, #64]	; (8006030 <SystemInit+0x64>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005ff2:	4a0f      	ldr	r2, [pc, #60]	; (8006030 <SystemInit+0x64>)
 8005ff4:	4b0e      	ldr	r3, [pc, #56]	; (8006030 <SystemInit+0x64>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006000:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006002:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <SystemInit+0x64>)
 8006004:	4a0b      	ldr	r2, [pc, #44]	; (8006034 <SystemInit+0x68>)
 8006006:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006008:	4a09      	ldr	r2, [pc, #36]	; (8006030 <SystemInit+0x64>)
 800600a:	4b09      	ldr	r3, [pc, #36]	; (8006030 <SystemInit+0x64>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006012:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006014:	4b06      	ldr	r3, [pc, #24]	; (8006030 <SystemInit+0x64>)
 8006016:	2200      	movs	r2, #0
 8006018:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800601a:	f000 f889 	bl	8006130 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800601e:	4b03      	ldr	r3, [pc, #12]	; (800602c <SystemInit+0x60>)
 8006020:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006024:	609a      	str	r2, [r3, #8]
#endif
}
 8006026:	bf00      	nop
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	e000ed00 	.word	0xe000ed00
 8006030:	40023800 	.word	0x40023800
 8006034:	24003010 	.word	0x24003010

08006038 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8006038:	b480      	push	{r7}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800603e:	2300      	movs	r3, #0
 8006040:	613b      	str	r3, [r7, #16]
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]
 8006046:	2302      	movs	r3, #2
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]
 800604e:	2302      	movs	r3, #2
 8006050:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006052:	4b32      	ldr	r3, [pc, #200]	; (800611c <SystemCoreClockUpdate+0xe4>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f003 030c 	and.w	r3, r3, #12
 800605a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b04      	cmp	r3, #4
 8006060:	d007      	beq.n	8006072 <SystemCoreClockUpdate+0x3a>
 8006062:	2b08      	cmp	r3, #8
 8006064:	d009      	beq.n	800607a <SystemCoreClockUpdate+0x42>
 8006066:	2b00      	cmp	r3, #0
 8006068:	d13d      	bne.n	80060e6 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800606a:	4b2d      	ldr	r3, [pc, #180]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 800606c:	4a2d      	ldr	r2, [pc, #180]	; (8006124 <SystemCoreClockUpdate+0xec>)
 800606e:	601a      	str	r2, [r3, #0]
      break;
 8006070:	e03d      	b.n	80060ee <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8006072:	4b2b      	ldr	r3, [pc, #172]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 8006074:	4a2c      	ldr	r2, [pc, #176]	; (8006128 <SystemCoreClockUpdate+0xf0>)
 8006076:	601a      	str	r2, [r3, #0]
      break;
 8006078:	e039      	b.n	80060ee <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800607a:	4b28      	ldr	r3, [pc, #160]	; (800611c <SystemCoreClockUpdate+0xe4>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	0d9b      	lsrs	r3, r3, #22
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006086:	4b25      	ldr	r3, [pc, #148]	; (800611c <SystemCoreClockUpdate+0xe4>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800608e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00c      	beq.n	80060b0 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006096:	4a24      	ldr	r2, [pc, #144]	; (8006128 <SystemCoreClockUpdate+0xf0>)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	fbb2 f3f3 	udiv	r3, r2, r3
 800609e:	4a1f      	ldr	r2, [pc, #124]	; (800611c <SystemCoreClockUpdate+0xe4>)
 80060a0:	6852      	ldr	r2, [r2, #4]
 80060a2:	0992      	lsrs	r2, r2, #6
 80060a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060a8:	fb02 f303 	mul.w	r3, r2, r3
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e00b      	b.n	80060c8 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80060b0:	4a1c      	ldr	r2, [pc, #112]	; (8006124 <SystemCoreClockUpdate+0xec>)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b8:	4a18      	ldr	r2, [pc, #96]	; (800611c <SystemCoreClockUpdate+0xe4>)
 80060ba:	6852      	ldr	r2, [r2, #4]
 80060bc:	0992      	lsrs	r2, r2, #6
 80060be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c2:	fb02 f303 	mul.w	r3, r2, r3
 80060c6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80060c8:	4b14      	ldr	r3, [pc, #80]	; (800611c <SystemCoreClockUpdate+0xe4>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	0c1b      	lsrs	r3, r3, #16
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	3301      	adds	r3, #1
 80060d4:	005b      	lsls	r3, r3, #1
 80060d6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e0:	4a0f      	ldr	r2, [pc, #60]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 80060e2:	6013      	str	r3, [r2, #0]
      break;
 80060e4:	e003      	b.n	80060ee <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80060e6:	4b0e      	ldr	r3, [pc, #56]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 80060e8:	4a0e      	ldr	r2, [pc, #56]	; (8006124 <SystemCoreClockUpdate+0xec>)
 80060ea:	601a      	str	r2, [r3, #0]
      break;
 80060ec:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80060ee:	4b0b      	ldr	r3, [pc, #44]	; (800611c <SystemCoreClockUpdate+0xe4>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	091b      	lsrs	r3, r3, #4
 80060f4:	f003 030f 	and.w	r3, r3, #15
 80060f8:	4a0c      	ldr	r2, [pc, #48]	; (800612c <SystemCoreClockUpdate+0xf4>)
 80060fa:	5cd3      	ldrb	r3, [r2, r3]
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006100:	4b07      	ldr	r3, [pc, #28]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	fa22 f303 	lsr.w	r3, r2, r3
 800610a:	4a05      	ldr	r2, [pc, #20]	; (8006120 <SystemCoreClockUpdate+0xe8>)
 800610c:	6013      	str	r3, [r2, #0]
}
 800610e:	bf00      	nop
 8006110:	371c      	adds	r7, #28
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40023800 	.word	0x40023800
 8006120:	20000068 	.word	0x20000068
 8006124:	00f42400 	.word	0x00f42400
 8006128:	007a1200 	.word	0x007a1200
 800612c:	2000006c 	.word	0x2000006c

08006130 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	607b      	str	r3, [r7, #4]
 800613a:	2300      	movs	r3, #0
 800613c:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800613e:	4a36      	ldr	r2, [pc, #216]	; (8006218 <SetSysClock+0xe8>)
 8006140:	4b35      	ldr	r3, [pc, #212]	; (8006218 <SetSysClock+0xe8>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006148:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800614a:	4b33      	ldr	r3, [pc, #204]	; (8006218 <SetSysClock+0xe8>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006152:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	3301      	adds	r3, #1
 8006158:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d103      	bne.n	8006168 <SetSysClock+0x38>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006166:	d1f0      	bne.n	800614a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006168:	4b2b      	ldr	r3, [pc, #172]	; (8006218 <SetSysClock+0xe8>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006174:	2301      	movs	r3, #1
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	e001      	b.n	800617e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800617a:	2300      	movs	r3, #0
 800617c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d102      	bne.n	800618a <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006184:	4b24      	ldr	r3, [pc, #144]	; (8006218 <SetSysClock+0xe8>)
 8006186:	4a25      	ldr	r2, [pc, #148]	; (800621c <SetSysClock+0xec>)
 8006188:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800618a:	4a23      	ldr	r2, [pc, #140]	; (8006218 <SetSysClock+0xe8>)
 800618c:	4b22      	ldr	r3, [pc, #136]	; (8006218 <SetSysClock+0xe8>)
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006194:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8006196:	4a22      	ldr	r2, [pc, #136]	; (8006220 <SetSysClock+0xf0>)
 8006198:	4b21      	ldr	r3, [pc, #132]	; (8006220 <SetSysClock+0xf0>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061a0:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80061a2:	4a1d      	ldr	r2, [pc, #116]	; (8006218 <SetSysClock+0xe8>)
 80061a4:	4b1c      	ldr	r3, [pc, #112]	; (8006218 <SetSysClock+0xe8>)
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80061aa:	4a1b      	ldr	r2, [pc, #108]	; (8006218 <SetSysClock+0xe8>)
 80061ac:	4b1a      	ldr	r3, [pc, #104]	; (8006218 <SetSysClock+0xe8>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061b4:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80061b6:	4a18      	ldr	r2, [pc, #96]	; (8006218 <SetSysClock+0xe8>)
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <SetSysClock+0xe8>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80061c0:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80061c2:	4a15      	ldr	r2, [pc, #84]	; (8006218 <SetSysClock+0xe8>)
 80061c4:	4b14      	ldr	r3, [pc, #80]	; (8006218 <SetSysClock+0xe8>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061cc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80061ce:	bf00      	nop
 80061d0:	4b11      	ldr	r3, [pc, #68]	; (8006218 <SetSysClock+0xe8>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d0f9      	beq.n	80061d0 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80061dc:	4b11      	ldr	r3, [pc, #68]	; (8006224 <SetSysClock+0xf4>)
 80061de:	f240 7205 	movw	r2, #1797	; 0x705
 80061e2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80061e4:	4a0c      	ldr	r2, [pc, #48]	; (8006218 <SetSysClock+0xe8>)
 80061e6:	4b0c      	ldr	r3, [pc, #48]	; (8006218 <SetSysClock+0xe8>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f023 0303 	bic.w	r3, r3, #3
 80061ee:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80061f0:	4a09      	ldr	r2, [pc, #36]	; (8006218 <SetSysClock+0xe8>)
 80061f2:	4b09      	ldr	r3, [pc, #36]	; (8006218 <SetSysClock+0xe8>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f043 0302 	orr.w	r3, r3, #2
 80061fa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80061fc:	bf00      	nop
 80061fe:	4b06      	ldr	r3, [pc, #24]	; (8006218 <SetSysClock+0xe8>)
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f003 030c 	and.w	r3, r3, #12
 8006206:	2b08      	cmp	r3, #8
 8006208:	d1f9      	bne.n	80061fe <SetSysClock+0xce>
    {
    }
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40023800 	.word	0x40023800
 800621c:	07405a08 	.word	0x07405a08
 8006220:	40007000 	.word	0x40007000
 8006224:	40023c00 	.word	0x40023c00

08006228 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8006228:	b480      	push	{r7}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
	int div = 1;
 8006234:	2301      	movs	r3, #1
 8006236:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8006238:	e004      	b.n	8006244 <ts_itoa+0x1c>
		div *= base;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	fb02 f303 	mul.w	r3, r2, r3
 8006242:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	fbb2 f2f3 	udiv	r2, r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	429a      	cmp	r2, r3
 8006250:	d2f3      	bcs.n	800623a <ts_itoa+0x12>

	while (div != 0)
 8006252:	e029      	b.n	80062a8 <ts_itoa+0x80>
	{
		int num = d/div;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	fbb2 f3f3 	udiv	r3, r2, r3
 800625c:	613b      	str	r3, [r7, #16]
		d = d%div;
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	fbb3 f1f2 	udiv	r1, r3, r2
 8006266:	fb02 f201 	mul.w	r2, r2, r1
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	60bb      	str	r3, [r7, #8]
		div /= base;
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	fb92 f3f3 	sdiv	r3, r2, r3
 8006276:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b09      	cmp	r3, #9
 800627c:	dd0a      	ble.n	8006294 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	1c59      	adds	r1, r3, #1
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	6011      	str	r1, [r2, #0]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	3237      	adds	r2, #55	; 0x37
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	701a      	strb	r2, [r3, #0]
 8006292:	e009      	b.n	80062a8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	1c59      	adds	r1, r3, #1
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	6011      	str	r1, [r2, #0]
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	b2d2      	uxtb	r2, r2
 80062a2:	3230      	adds	r2, #48	; 0x30
 80062a4:	b2d2      	uxtb	r2, r2
 80062a6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1d2      	bne.n	8006254 <ts_itoa+0x2c>
	}
}
 80062ae:	bf00      	nop
 80062b0:	371c      	adds	r7, #28
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b088      	sub	sp, #32
 80062be:	af00      	add	r7, sp, #0
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80062ca:	e07d      	b.n	80063c8 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	2b25      	cmp	r3, #37	; 0x25
 80062d2:	d171      	bne.n	80063b8 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	3301      	adds	r3, #1
 80062d8:	60bb      	str	r3, [r7, #8]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	2b64      	cmp	r3, #100	; 0x64
 80062e0:	d01e      	beq.n	8006320 <ts_formatstring+0x66>
 80062e2:	2b64      	cmp	r3, #100	; 0x64
 80062e4:	dc06      	bgt.n	80062f4 <ts_formatstring+0x3a>
 80062e6:	2b58      	cmp	r3, #88	; 0x58
 80062e8:	d050      	beq.n	800638c <ts_formatstring+0xd2>
 80062ea:	2b63      	cmp	r3, #99	; 0x63
 80062ec:	d00e      	beq.n	800630c <ts_formatstring+0x52>
 80062ee:	2b25      	cmp	r3, #37	; 0x25
 80062f0:	d058      	beq.n	80063a4 <ts_formatstring+0xea>
 80062f2:	e05d      	b.n	80063b0 <ts_formatstring+0xf6>
 80062f4:	2b73      	cmp	r3, #115	; 0x73
 80062f6:	d02b      	beq.n	8006350 <ts_formatstring+0x96>
 80062f8:	2b73      	cmp	r3, #115	; 0x73
 80062fa:	dc02      	bgt.n	8006302 <ts_formatstring+0x48>
 80062fc:	2b69      	cmp	r3, #105	; 0x69
 80062fe:	d00f      	beq.n	8006320 <ts_formatstring+0x66>
 8006300:	e056      	b.n	80063b0 <ts_formatstring+0xf6>
 8006302:	2b75      	cmp	r3, #117	; 0x75
 8006304:	d037      	beq.n	8006376 <ts_formatstring+0xbc>
 8006306:	2b78      	cmp	r3, #120	; 0x78
 8006308:	d040      	beq.n	800638c <ts_formatstring+0xd2>
 800630a:	e051      	b.n	80063b0 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	60fa      	str	r2, [r7, #12]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	1d11      	adds	r1, r2, #4
 8006316:	6079      	str	r1, [r7, #4]
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	701a      	strb	r2, [r3, #0]
				break;
 800631e:	e047      	b.n	80063b0 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	1d1a      	adds	r2, r3, #4
 8006324:	607a      	str	r2, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	2b00      	cmp	r3, #0
 800632e:	da07      	bge.n	8006340 <ts_formatstring+0x86>
					{
						val *= -1;
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	425b      	negs	r3, r3
 8006334:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	1c5a      	adds	r2, r3, #1
 800633a:	60fa      	str	r2, [r7, #12]
 800633c:	222d      	movs	r2, #45	; 0x2d
 800633e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8006340:	69f9      	ldr	r1, [r7, #28]
 8006342:	f107 030c 	add.w	r3, r7, #12
 8006346:	220a      	movs	r2, #10
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff ff6d 	bl	8006228 <ts_itoa>
				}
				break;
 800634e:	e02f      	b.n	80063b0 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	1d1a      	adds	r2, r3, #4
 8006354:	607a      	str	r2, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800635a:	e007      	b.n	800636c <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	1c5a      	adds	r2, r3, #1
 8006360:	60fa      	str	r2, [r7, #12]
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	1c51      	adds	r1, r2, #1
 8006366:	61b9      	str	r1, [r7, #24]
 8006368:	7812      	ldrb	r2, [r2, #0]
 800636a:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1f3      	bne.n	800635c <ts_formatstring+0xa2>
					}
				}
				break;
 8006374:	e01c      	b.n	80063b0 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	1d1a      	adds	r2, r3, #4
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	6819      	ldr	r1, [r3, #0]
 800637e:	f107 030c 	add.w	r3, r7, #12
 8006382:	220a      	movs	r2, #10
 8006384:	4618      	mov	r0, r3
 8006386:	f7ff ff4f 	bl	8006228 <ts_itoa>
				break;
 800638a:	e011      	b.n	80063b0 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	1d1a      	adds	r2, r3, #4
 8006390:	607a      	str	r2, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4619      	mov	r1, r3
 8006396:	f107 030c 	add.w	r3, r7, #12
 800639a:	2210      	movs	r2, #16
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff ff43 	bl	8006228 <ts_itoa>
				break;
 80063a2:	e005      	b.n	80063b0 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	60fa      	str	r2, [r7, #12]
 80063aa:	2225      	movs	r2, #37	; 0x25
 80063ac:	701a      	strb	r2, [r3, #0]
				  break;
 80063ae:	bf00      	nop
			}
			fmt++;
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	3301      	adds	r3, #1
 80063b4:	60bb      	str	r3, [r7, #8]
 80063b6:	e007      	b.n	80063c8 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	60fa      	str	r2, [r7, #12]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	1c51      	adds	r1, r2, #1
 80063c2:	60b9      	str	r1, [r7, #8]
 80063c4:	7812      	ldrb	r2, [r2, #0]
 80063c6:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f47f af7d 	bne.w	80062cc <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	461a      	mov	r2, r3
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	1ad3      	subs	r3, r2, r3
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3720      	adds	r7, #32
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80063e8:	b40e      	push	{r1, r2, r3}
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b085      	sub	sp, #20
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80063f2:	f107 0320 	add.w	r3, r7, #32
 80063f6:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	69f9      	ldr	r1, [r7, #28]
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7ff ff5c 	bl	80062ba <ts_formatstring>
 8006402:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8006404:	68fb      	ldr	r3, [r7, #12]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3714      	adds	r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006410:	b003      	add	sp, #12
 8006412:	4770      	bx	lr

08006414 <__libc_init_array>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	4e0d      	ldr	r6, [pc, #52]	; (800644c <__libc_init_array+0x38>)
 8006418:	4c0d      	ldr	r4, [pc, #52]	; (8006450 <__libc_init_array+0x3c>)
 800641a:	1ba4      	subs	r4, r4, r6
 800641c:	10a4      	asrs	r4, r4, #2
 800641e:	2500      	movs	r5, #0
 8006420:	42a5      	cmp	r5, r4
 8006422:	d109      	bne.n	8006438 <__libc_init_array+0x24>
 8006424:	4e0b      	ldr	r6, [pc, #44]	; (8006454 <__libc_init_array+0x40>)
 8006426:	4c0c      	ldr	r4, [pc, #48]	; (8006458 <__libc_init_array+0x44>)
 8006428:	f000 f8c0 	bl	80065ac <_init>
 800642c:	1ba4      	subs	r4, r4, r6
 800642e:	10a4      	asrs	r4, r4, #2
 8006430:	2500      	movs	r5, #0
 8006432:	42a5      	cmp	r5, r4
 8006434:	d105      	bne.n	8006442 <__libc_init_array+0x2e>
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800643c:	4798      	blx	r3
 800643e:	3501      	adds	r5, #1
 8006440:	e7ee      	b.n	8006420 <__libc_init_array+0xc>
 8006442:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006446:	4798      	blx	r3
 8006448:	3501      	adds	r5, #1
 800644a:	e7f2      	b.n	8006432 <__libc_init_array+0x1e>
 800644c:	0800e2f4 	.word	0x0800e2f4
 8006450:	0800e2f4 	.word	0x0800e2f4
 8006454:	0800e2f4 	.word	0x0800e2f4
 8006458:	0800e2f8 	.word	0x0800e2f8

0800645c <memset>:
 800645c:	4402      	add	r2, r0
 800645e:	4603      	mov	r3, r0
 8006460:	4293      	cmp	r3, r2
 8006462:	d100      	bne.n	8006466 <memset+0xa>
 8006464:	4770      	bx	lr
 8006466:	f803 1b01 	strb.w	r1, [r3], #1
 800646a:	e7f9      	b.n	8006460 <memset+0x4>

0800646c <sqrtf>:
 800646c:	b510      	push	{r4, lr}
 800646e:	ed2d 8b02 	vpush	{d8}
 8006472:	b08a      	sub	sp, #40	; 0x28
 8006474:	eeb0 8a40 	vmov.f32	s16, s0
 8006478:	f000 f848 	bl	800650c <__ieee754_sqrtf>
 800647c:	4b21      	ldr	r3, [pc, #132]	; (8006504 <sqrtf+0x98>)
 800647e:	f993 4000 	ldrsb.w	r4, [r3]
 8006482:	1c63      	adds	r3, r4, #1
 8006484:	d02c      	beq.n	80064e0 <sqrtf+0x74>
 8006486:	eeb4 8a48 	vcmp.f32	s16, s16
 800648a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800648e:	d627      	bvs.n	80064e0 <sqrtf+0x74>
 8006490:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006498:	d522      	bpl.n	80064e0 <sqrtf+0x74>
 800649a:	2301      	movs	r3, #1
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	4b1a      	ldr	r3, [pc, #104]	; (8006508 <sqrtf+0x9c>)
 80064a0:	9301      	str	r3, [sp, #4]
 80064a2:	ee18 0a10 	vmov	r0, s16
 80064a6:	2300      	movs	r3, #0
 80064a8:	9308      	str	r3, [sp, #32]
 80064aa:	f7fa f803 	bl	80004b4 <__aeabi_f2d>
 80064ae:	2200      	movs	r2, #0
 80064b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064b8:	2300      	movs	r3, #0
 80064ba:	b9ac      	cbnz	r4, 80064e8 <sqrtf+0x7c>
 80064bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80064c0:	4668      	mov	r0, sp
 80064c2:	f000 f86a 	bl	800659a <matherr>
 80064c6:	b1b8      	cbz	r0, 80064f8 <sqrtf+0x8c>
 80064c8:	9b08      	ldr	r3, [sp, #32]
 80064ca:	b11b      	cbz	r3, 80064d4 <sqrtf+0x68>
 80064cc:	f000 f868 	bl	80065a0 <__errno>
 80064d0:	9b08      	ldr	r3, [sp, #32]
 80064d2:	6003      	str	r3, [r0, #0]
 80064d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064d8:	f7fa fa52 	bl	8000980 <__aeabi_d2f>
 80064dc:	ee00 0a10 	vmov	s0, r0
 80064e0:	b00a      	add	sp, #40	; 0x28
 80064e2:	ecbd 8b02 	vpop	{d8}
 80064e6:	bd10      	pop	{r4, pc}
 80064e8:	4610      	mov	r0, r2
 80064ea:	4619      	mov	r1, r3
 80064ec:	f7fa f960 	bl	80007b0 <__aeabi_ddiv>
 80064f0:	2c02      	cmp	r4, #2
 80064f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80064f6:	d1e3      	bne.n	80064c0 <sqrtf+0x54>
 80064f8:	f000 f852 	bl	80065a0 <__errno>
 80064fc:	2321      	movs	r3, #33	; 0x21
 80064fe:	6003      	str	r3, [r0, #0]
 8006500:	e7e2      	b.n	80064c8 <sqrtf+0x5c>
 8006502:	bf00      	nop
 8006504:	2000007c 	.word	0x2000007c
 8006508:	0800e2ec 	.word	0x0800e2ec

0800650c <__ieee754_sqrtf>:
 800650c:	ee10 2a10 	vmov	r2, s0
 8006510:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006514:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006518:	b570      	push	{r4, r5, r6, lr}
 800651a:	d302      	bcc.n	8006522 <__ieee754_sqrtf+0x16>
 800651c:	eea0 0a00 	vfma.f32	s0, s0, s0
 8006520:	bd70      	pop	{r4, r5, r6, pc}
 8006522:	b3b1      	cbz	r1, 8006592 <__ieee754_sqrtf+0x86>
 8006524:	2a00      	cmp	r2, #0
 8006526:	da04      	bge.n	8006532 <__ieee754_sqrtf+0x26>
 8006528:	ee70 7a40 	vsub.f32	s15, s0, s0
 800652c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006530:	bd70      	pop	{r4, r5, r6, pc}
 8006532:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8006536:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800653a:	d204      	bcs.n	8006546 <__ieee754_sqrtf+0x3a>
 800653c:	2100      	movs	r1, #0
 800653e:	0210      	lsls	r0, r2, #8
 8006540:	d528      	bpl.n	8006594 <__ieee754_sqrtf+0x88>
 8006542:	3901      	subs	r1, #1
 8006544:	1a5b      	subs	r3, r3, r1
 8006546:	3b7f      	subs	r3, #127	; 0x7f
 8006548:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800654c:	07d9      	lsls	r1, r3, #31
 800654e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006552:	bf48      	it	mi
 8006554:	0052      	lslmi	r2, r2, #1
 8006556:	1059      	asrs	r1, r3, #1
 8006558:	2300      	movs	r3, #0
 800655a:	0052      	lsls	r2, r2, #1
 800655c:	2419      	movs	r4, #25
 800655e:	461e      	mov	r6, r3
 8006560:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8006564:	1835      	adds	r5, r6, r0
 8006566:	4295      	cmp	r5, r2
 8006568:	bfde      	ittt	le
 800656a:	182e      	addle	r6, r5, r0
 800656c:	1b52      	suble	r2, r2, r5
 800656e:	181b      	addle	r3, r3, r0
 8006570:	3c01      	subs	r4, #1
 8006572:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006576:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800657a:	d1f3      	bne.n	8006564 <__ieee754_sqrtf+0x58>
 800657c:	b112      	cbz	r2, 8006584 <__ieee754_sqrtf+0x78>
 800657e:	3301      	adds	r3, #1
 8006580:	f023 0301 	bic.w	r3, r3, #1
 8006584:	105b      	asrs	r3, r3, #1
 8006586:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800658a:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800658e:	ee00 3a10 	vmov	s0, r3
 8006592:	bd70      	pop	{r4, r5, r6, pc}
 8006594:	0052      	lsls	r2, r2, #1
 8006596:	3101      	adds	r1, #1
 8006598:	e7d1      	b.n	800653e <__ieee754_sqrtf+0x32>

0800659a <matherr>:
 800659a:	2000      	movs	r0, #0
 800659c:	4770      	bx	lr
	...

080065a0 <__errno>:
 80065a0:	4b01      	ldr	r3, [pc, #4]	; (80065a8 <__errno+0x8>)
 80065a2:	6818      	ldr	r0, [r3, #0]
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	20000080 	.word	0x20000080

080065ac <_init>:
 80065ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ae:	bf00      	nop
 80065b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b2:	bc08      	pop	{r3}
 80065b4:	469e      	mov	lr, r3
 80065b6:	4770      	bx	lr

080065b8 <_fini>:
 80065b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ba:	bf00      	nop
 80065bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065be:	bc08      	pop	{r3}
 80065c0:	469e      	mov	lr, r3
 80065c2:	4770      	bx	lr
