@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":558:7:558:13|Synthesizing module IODELAY in library work.
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":386:7:386:10|Synthesizing module IDDR in library work.
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":415:7:415:10|Synthesizing module ODDR in library work.
@N: CG364 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.v":23:7:23:25|Synthesizing module Gbit_PHY_test_RGMII in library work.
@N: CL159 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.v":24:22:24:24|Input clk is unused.
@N|Running in 64-bit mode

