<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMF_MBW_IDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_MBW_IDR, MPAM Memory Bandwidth Partitioning Identification Register</h1><p>The MPAMF_MBW_IDR characteristics are:</p><h2>Purpose</h2><p>Indicates which MPAM bandwidth partitioning features are present on this MSC.</p><p>MPAMF_MBW_IDR_s indicates bandwidth partitioning features accessed from the Secure MPAM feature page. 
MPAMF_MBW_IDR_ns indicates bandwidth partitioning features accessed from the Non-secure MPAM feature page.
MPAMF_MBW_IDR_rt indicates bandwidth partitioning features accessed from the Root MPAM feature page.
MPAMF_MBW_IDR_rl indicates bandwidth partitioning features accessed from the Realm MPAM feature page.</p><p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, some fields in this register give information for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. The description of every field that is affected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS has that information within the field description.</p><h2>Configuration</h2><p><ins>The power domain of MPAMF_MBW_IDR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_MBW_PART == 1. Otherwise, direct accesses to MPAMF_MBW_IDR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMF_MBW_IDR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#fieldset_0-31_29">RES0</a></td><td class="lr" colspan="13"><a href="#fieldset_0-28_16">BWPBM_WD</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">WINDWR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13">HAS_PROP</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12">HAS_PBM</a></td><td class="lr" colspan="1"><a href="#fieldset_0-11_11">HAS_MAX</a></td><td class="lr" colspan="1"><a href="#fieldset_0-10_10">HAS_MIN</a></td><td class="lr" colspan="4"><a href="#fieldset_0-9_6">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-5_0">BWA_WD</a></td></tr></tbody></table><h4 id="fieldset_0-31_29">Bits [31:29]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-28_16">BWPBM_WD, bits [28:16]</h4><div class="field"><p>Bandwidth portion bitmap width.</p><p>The number of bandwidth portion bits in the <a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a> register array.</p><p>If MPAMF_MBW_IDR.HAS_PBM is 1, this field must contain a value from 1 to 4096, inclusive. Values greater than 32 require a group of 32-bit registers to access the BWPBM, up to 128 if BWPBM_WD is the largest value.</p><p>If MPAMF_MBW_IDR.HAS_PBM is 0, this field must be ignored by software.</p><p>If RIS is implemented, this field indicates the width of the memory bandwidth portion bitmap partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-15_15">Bit [15]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-14_14">WINDWR, bit [14]</h4><div class="field"><p>Indicates the bandwidth accounting period register is writable.</p><table class="valuetable"><tr><th>WINDWR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The bandwidth accounting period is readable from <a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a> which might be fixed or vary due to clock rate reconfiguration of the memory channel or memory controller.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The bandwidth accounting width is readable and writable per partition in <a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a>.</p></td></tr></table></div><h4 id="fieldset_0-13_13">HAS_PROP, bit [13]</h4><div class="field"><p>Indicates that this MSC implements proportional stride bandwidth partitioning and the <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a> register can be accessed.</p><table class="valuetable"><tr><th>HAS_PROP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>There is no memory bandwidth proportional stride control and the <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a> register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The proportional stride memory bandwidth partitioning scheme is supported and the <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a> register can be accessed.</p></td></tr></table><p>If RIS is implemented, this field indicates the presence of the memory bandwidth proportional stride partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-12_12">HAS_PBM, bit [12]</h4><div class="field"><p>Indicates that bandwidth portion partitioning is implemented and the <a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a> register array can be accessed.</p><table class="valuetable"><tr><th>HAS_PBM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>There is no memory bandwidth portion control and the <a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a> is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The memory bandwidth portion allocation scheme exists and the <a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a> register can be accessed.</p></td></tr></table><p>If RIS is implemented, this field indicates the presence of the memory bandwidth portion partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-11_11">HAS_MAX, bit [11]</h4><div class="field"><p>Indicates that this MSC implements maximum bandwidth partitioning and the <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a> register can be accessed.</p><table class="valuetable"><tr><th>HAS_MAX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>There is no maximum memory bandwidth control and the <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a> register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The maximum memory bandwidth allocation scheme is supported and the <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a> register can be accessed.</p></td></tr></table><p>If RIS is implemented, this field indicates the presence of the maximum bandwidth partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-10_10">HAS_MIN, bit [10]</h4><div class="field"><p>Indicates that this MSC implements minimum bandwidth partitioning and the <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a> register can be accessed.</p><table class="valuetable"><tr><th>HAS_MIN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>There is no minimum memory bandwidth control and the <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a> register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The minimum memory bandwidth allocation scheme is supported and the <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a> register can be accessed.</p></td></tr></table><p>If RIS is implemented, this field indicates the presence of the minimum bandwidth partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-9_6">Bits [9:6]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-5_0">BWA_WD, bits [5:0]</h4><div class="field"><p>Number of implemented bits in the bandwidth allocation fields: MIN, MAX, and STRIDE. See <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a>, <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a>, and <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a>.</p><p>In any of these bandwidth allocation fields exist, this field must have a value from 1 to 16, inclusive. Otherwise, it is permitted to be 0.</p><p>If RIS is implemented, this field indicates the number of implemented bits in the bandwidth allocation control fields for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h2>Accessing MPAMF_MBW_IDR</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p><p>MPAMF_MBW_IDR is read-only.</p><p>MPAMF_MBW_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p><p>MPAMF_MBW_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p><ul><li>MPAMF_MBW_IDR_s is permitted to have either the same or different contents to MPAMF_MBW_IDR_ns, MPAMF_MBW_IDR_rt, or MPAMF_MBW_IDR_rl.
</li><li>MPAMF_MBW_IDR_ns is permitted to have either the same or different contents to MPAMF_MBW_IDR_rt or MPAMF_MBW_IDR_rl.
</li><li>MPAMF_MBW_IDR_rt is permitted to have either the same or different contents to MPAMF_MBW_IDR_rl.
</li></ul><p>There must be separate registers in the Secure (MPAMF_MBW_IDR_s), Non-secure (MPAMF_MBW_IDR_ns), Root (MPAMF_MBW_IDR_rt), and Realm (MPAMF_MBW_IDR_rl) MPAM feature pages.</p><p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_MBW_IDR shows the configuration of memory bandwidth partitioning for the bandwidth resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p><h4>MPAMF_MBW_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0040</span></td><td>MPAMF_MBW_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0040</span></td><td>MPAMF_MBW_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0040</span></td><td>MPAMF_MBW_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0040</span></td><td>MPAMF_MBW_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>