INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 13:52:40 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.98 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.313 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.521 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.266 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.044 GB.
Execute       set_directive_top lane_seg_top -name=lane_seg_top 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_support.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_support.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.126 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.905 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.781 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_top.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_top.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.982 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.384 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.531 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 57.764 seconds; current allocated memory: 1.052 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc" "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc"  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.137 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.194 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.867 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.843 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lane_seg_top -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=15 -x ir C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_50_4'(lane_seg_hls/lane_seg_support.cpp:50:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:50:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 50.641 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.056 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lane_seg_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.421 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.195 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.121 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 1.169 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
Command         transform done; 10.559 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:52:9) to (lane_seg_hls/lane_seg_support.cpp:51:26) in function 'encoder0_c1'... converting 5125 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:33:30)...1676 expression(s) balanced.
Command         transform done; 2.526 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.09 seconds; current allocated memory: 1.316 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
Execute           auto_get_db
Command         transform done; 1.83 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 1.316 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.711 sec.
Command     elaborate done; 128.153 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.166 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
Execute       ap_set_top_model lane_seg_top 
Execute       get_model_list lane_seg_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lane_seg_top 
Execute       preproc_iomode -model encoder0_c1 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       preproc_iomode -model encoder0_c1_Pipeline_1 
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_1 ...
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_1 
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO-FLOW: Configuring Module : encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       apply_spec_resource_limit encoder0_c1 
INFO-FLOW: Configuring Module : lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       apply_spec_resource_limit lane_seg_top 
INFO-FLOW: Model list for preprocess: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_1 ...
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_1 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_1 
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO-FLOW: Preprocessing Module: encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       cdfg_preprocess -model encoder0_c1 
Execute       rtl_gen_preprocess encoder0_c1 
INFO-FLOW: Preprocessing Module: lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       cdfg_preprocess -model lane_seg_top 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for synthesis: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       schedule -model encoder0_c1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_1.
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       bind -model encoder0_c1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 61, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 28.847 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29 seconds. CPU system time: 0 seconds. Elapsed time: 28.934 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.246 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.sched.adb -f 
Command       db_write done; 0.981 sec.
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 8.222 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.451 seconds; current allocated memory: 1.356 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.561 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.bind.adb -f 
Command       db_write done; 1.202 sec.
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1 
Execute       schedule -model encoder0_c1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.897 seconds; current allocated memory: 1.356 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.158 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1.
Execute       set_default_model encoder0_c1 
Execute       bind -model encoder0_c1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.001 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.356 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.689 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lane_seg_top 
Execute       schedule -model lane_seg_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 1.356 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.sched.adb -f 
INFO-FLOW: Finish scheduling lane_seg_top.
Execute       set_default_model lane_seg_top 
Execute       bind -model lane_seg_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.944 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.356 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.673 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bind.adb -f 
INFO-FLOW: Finish binding lane_seg_top.
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_1 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       rtl_gen_preprocess encoder0_c1 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for RTL generation: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_1 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.356 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_1 
Execute       gen_rtl encoder0_c1_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_1 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model encoder0_c1_Pipeline_1 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.adb 
Execute       db_write -model encoder0_c1_Pipeline_1 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1_Pipeline_1 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.356 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.adb 
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
Command       create_rtl_model done; 2.766 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.176 seconds; current allocated memory: 1.356 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.798 sec.
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.014 sec.
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 6.302 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.adb 
Command       db_write done; 4.076 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.747 sec.
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 15 seconds. Elapsed time: 33.629 seconds; current allocated memory: 1.451 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1 
Execute       syn_report -csynth -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 4.447 sec.
Execute       db_write -model encoder0_c1 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.adb 
Execute       db_write -model encoder0_c1 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lane_seg_top -top_prefix  -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
Command       create_rtl_model done; 0.229 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.924 seconds; current allocated memory: 1.451 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top 
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top 
Execute       syn_report -csynth -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.674 sec.
Execute       db_write -model lane_seg_top -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.adb 
Execute       db_write -model lane_seg_top -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lane_seg_top -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top 
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       syn_report -designview -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.design.xml 
Command       syn_report done; 3.8 sec.
Execute       syn_report -csynthDesign -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.protoinst 
Execute       sc_get_clocks lane_seg_top 
Execute       sc_get_portdomain lane_seg_top 
INFO-FLOW: Model list for RTL component generation: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model lane_seg_top_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component lane_seg_top_mul_8ns_9ns_16_1_1.
INFO-FLOW: Append model lane_seg_top_mul_8ns_9ns_16_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_6ns_22_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_10s_26_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_10s_26_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_8s_24_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_8s_24_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_11ns_27_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_11ns_27_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_7s_23_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_7s_23_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_7ns_23_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_8ns_24_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_11s_27_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_11s_27_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_9s_25_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_9s_25_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_13ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_13ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_5ns_21_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_5ns_21_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_10ns_26_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_12s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_12s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_13s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_13s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_9ns_25_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_14ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_14ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_5s_21_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_5s_21_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_14s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_14s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_12ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_12ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_6s_22_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_6s_22_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_15ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_15ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_15s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_15s_28_1_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [lane_seg_top] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_gmem_in_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_in_m_axi
INFO-FLOW: Found component lane_seg_top_gmem_out_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_out_m_axi
INFO-FLOW: Found component lane_seg_top_control_s_axi.
INFO-FLOW: Append model lane_seg_top_control_s_axi
INFO-FLOW: Append model encoder0_c1_Pipeline_1
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
INFO-FLOW: Append model encoder0_c1
INFO-FLOW: Append model lane_seg_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_fpext_32ns_64_1_no_dsp_1 lane_seg_top_mul_8ns_9ns_16_1_1 lane_seg_top_mul_16s_6ns_22_1_1 lane_seg_top_mul_16s_10s_26_1_1 lane_seg_top_mul_16s_8s_24_1_1 lane_seg_top_mul_16s_11ns_27_1_1 lane_seg_top_mul_16s_7s_23_1_1 lane_seg_top_mul_16s_7ns_23_1_1 lane_seg_top_mul_16s_8ns_24_1_1 lane_seg_top_mul_16s_11s_27_1_1 lane_seg_top_mul_16s_9s_25_1_1 lane_seg_top_mul_16s_13ns_28_1_1 lane_seg_top_mul_16s_5ns_21_1_1 lane_seg_top_mul_16s_10ns_26_1_1 lane_seg_top_mul_16s_12s_28_1_1 lane_seg_top_mul_16s_13s_28_1_1 lane_seg_top_mul_16s_9ns_25_1_1 lane_seg_top_mul_16s_14ns_28_1_1 lane_seg_top_mul_16s_5s_21_1_1 lane_seg_top_mul_16s_14s_28_1_1 lane_seg_top_mul_16s_12ns_28_1_1 lane_seg_top_mul_16s_6s_22_1_1 lane_seg_top_mul_16s_15ns_28_1_1 lane_seg_top_mul_16s_15s_28_1_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W lane_seg_top_gmem_in_m_axi lane_seg_top_gmem_out_m_axi lane_seg_top_control_s_axi encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model lane_seg_top_mul_8ns_9ns_16_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_11ns_27_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_13ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_5ns_21_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_12s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_13s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_14ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_5s_21_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_14s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_12ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_15ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_15s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lane_seg_top_gmem_in_m_axi
INFO-FLOW: To file: write model lane_seg_top_gmem_out_m_axi
INFO-FLOW: To file: write model lane_seg_top_control_s_axi
INFO-FLOW: To file: write model encoder0_c1_Pipeline_1
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
INFO-FLOW: To file: write model encoder0_c1
INFO-FLOW: To file: write model lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=15.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db' modelList='lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_fpext_32ns_64_1_no_dsp_1
lane_seg_top_mul_8ns_9ns_16_1_1
lane_seg_top_mul_16s_6ns_22_1_1
lane_seg_top_mul_16s_10s_26_1_1
lane_seg_top_mul_16s_8s_24_1_1
lane_seg_top_mul_16s_11ns_27_1_1
lane_seg_top_mul_16s_7s_23_1_1
lane_seg_top_mul_16s_7ns_23_1_1
lane_seg_top_mul_16s_8ns_24_1_1
lane_seg_top_mul_16s_11s_27_1_1
lane_seg_top_mul_16s_9s_25_1_1
lane_seg_top_mul_16s_13ns_28_1_1
lane_seg_top_mul_16s_5ns_21_1_1
lane_seg_top_mul_16s_10ns_26_1_1
lane_seg_top_mul_16s_12s_28_1_1
lane_seg_top_mul_16s_13s_28_1_1
lane_seg_top_mul_16s_9ns_25_1_1
lane_seg_top_mul_16s_14ns_28_1_1
lane_seg_top_mul_16s_5s_21_1_1
lane_seg_top_mul_16s_14s_28_1_1
lane_seg_top_mul_16s_12ns_28_1_1
lane_seg_top_mul_16s_6s_22_1_1
lane_seg_top_mul_16s_15ns_28_1_1
lane_seg_top_mul_16s_15s_28_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_1
encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
encoder0_c1
lane_seg_top
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.178 sec.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.913 seconds; current allocated memory: 1.451 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lane_seg_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name lane_seg_top
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_fpext_32ns_64_1_no_dsp_1
lane_seg_top_mul_8ns_9ns_16_1_1
lane_seg_top_mul_16s_6ns_22_1_1
lane_seg_top_mul_16s_10s_26_1_1
lane_seg_top_mul_16s_8s_24_1_1
lane_seg_top_mul_16s_11ns_27_1_1
lane_seg_top_mul_16s_7s_23_1_1
lane_seg_top_mul_16s_7ns_23_1_1
lane_seg_top_mul_16s_8ns_24_1_1
lane_seg_top_mul_16s_11s_27_1_1
lane_seg_top_mul_16s_9s_25_1_1
lane_seg_top_mul_16s_13ns_28_1_1
lane_seg_top_mul_16s_5ns_21_1_1
lane_seg_top_mul_16s_10ns_26_1_1
lane_seg_top_mul_16s_12s_28_1_1
lane_seg_top_mul_16s_13s_28_1_1
lane_seg_top_mul_16s_9ns_25_1_1
lane_seg_top_mul_16s_14ns_28_1_1
lane_seg_top_mul_16s_5s_21_1_1
lane_seg_top_mul_16s_14s_28_1_1
lane_seg_top_mul_16s_12ns_28_1_1
lane_seg_top_mul_16s_6s_22_1_1
lane_seg_top_mul_16s_15ns_28_1_1
lane_seg_top_mul_16s_15s_28_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_1
encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
encoder0_c1
lane_seg_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       sc_get_clocks lane_seg_top 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/impl/misc/lane_seg_top_fpext_32ns_64_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST lane_seg_top MODULE2INSTS {lane_seg_top lane_seg_top encoder0_c1 grp_encoder0_c1_fu_116 encoder0_c1_Pipeline_1 grp_encoder0_c1_Pipeline_1_fu_87 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101} INST2MODULE {lane_seg_top lane_seg_top grp_encoder0_c1_fu_116 encoder0_c1 grp_encoder0_c1_Pipeline_1_fu_87 encoder0_c1_Pipeline_1 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5} INSTDATA {lane_seg_top {DEPTH 1 CHILDREN grp_encoder0_c1_fu_116} grp_encoder0_c1_fu_116 {DEPTH 2 CHILDREN {grp_encoder0_c1_Pipeline_1_fu_87 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101}} grp_encoder0_c1_Pipeline_1_fu_87 {DEPTH 3 CHILDREN {}} grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93 {DEPTH 3 CHILDREN {}} grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101 {DEPTH 3 CHILDREN {}}} MODULEDATA {encoder0_c1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_58_p2 SOURCE {} VARIABLE empty_50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52330_fu_248_p2 SOURCE {} VARIABLE indvars_iv_next52330 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_160_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52333_mid1_fu_178_p2 SOURCE {} VARIABLE indvars_iv_next52333_mid1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52333248_fu_184_p2 SOURCE {} VARIABLE indvars_iv_next52333248 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U2 SOURCE lane_seg_hls/lane_seg_support.cpp:39 VARIABLE mul_ln39 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52330_dup_fu_288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE indvars_iv_next52330_dup LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52330_mid1_fu_307_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE indvars_iv_next52330_mid1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U2 SOURCE lane_seg_hls/lane_seg_support.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_333_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_210_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_2066_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_2078_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U8 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U9 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_2140_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U10 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_27_fu_2168_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_81_fu_2186_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_28_fu_2257_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_29_fu_2981_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_82_fu_4657_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_82 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_30_fu_5374_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_31_fu_2197_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_83_fu_2215_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_83 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_32_fu_8925_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_fu_2311_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_1_fu_2329_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_2341_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_2_fu_2347_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U11 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_3_fu_3939_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_4_fu_3957_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_3969_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_5_fu_3975_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_5_fu_9737_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_6_fu_4693_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_7_fu_4711_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_4723_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_8_fu_4729_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_33_fu_2568_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_84_fu_2585_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_84 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_34_fu_2596_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_35_fu_3018_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_36_fu_3028_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_85_fu_5453_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_85 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_37_fu_6597_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_38_fu_6607_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_39_fu_3032_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_86_fu_8945_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_40_fu_9760_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_41_fu_9770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_9_fu_5478_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_10_fu_5496_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_5508_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_11_fu_5514_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_8_fu_9812_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_12_fu_6631_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_13_fu_6649_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_6661_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_14_fu_6667_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_15_fu_7325_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_16_fu_7343_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_7355_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_17_fu_7361_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U131 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_3036_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:54 VARIABLE empty_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_42_fu_3045_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_87_fu_3062_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_87 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_43_fu_4207_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_44_fu_3073_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_88_fu_7575_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_88 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_45_fu_8097_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_45 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_46_fu_3078_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_89_fu_12754_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_89 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_47_fu_13778_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_18_fu_8121_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_19_fu_8139_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_8151_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_20_fu_8157_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_11_fu_9917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_21_fu_8970_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_22_fu_8988_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_9000_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_23_fu_9006_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_12_fu_9214_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_24_fu_9950_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_25_fu_9968_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_9980_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_26_fu_9986_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U191 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_27_fu_12793_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_28_fu_12811_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_12823_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_29_fu_12829_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U211 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_30_fu_13811_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_31_fu_13829_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_13841_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_32_fu_13847_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U231 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_33_fu_14872_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_34_fu_14890_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_14902_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_35_fu_14908_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_151_fu_19437_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_151 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_36_fu_15543_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_37_fu_15561_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_15573_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_38_fu_15579_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_39_fu_16399_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_40_fu_16417_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_13_fu_16429_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_41_fu_16435_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U291 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_42_fu_17325_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_43_fu_17343_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_14_fu_17355_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_44_fu_17361_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U311 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_45_fu_18027_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_45 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_46_fu_18045_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_15_fu_18057_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_47_fu_18063_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_15_fu_18295_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_48_fu_19474_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_48 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_49_fu_19492_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_16_fu_19504_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_50_fu_19510_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_51_fu_20364_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_52_fu_20382_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_17_fu_20394_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_53_fu_20400_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_53 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U371 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_54_fu_3097_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_55_fu_3115_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_18_fu_3127_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_56_fu_3133_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U31 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_57_fu_21305_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_58_fu_21323_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_58 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_19_fu_21335_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_59_fu_21341_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_18_fu_23367_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_60_fu_23401_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_60 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_61_fu_23419_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_61 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_20_fu_23431_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_62_fu_23437_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U411 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_63_fu_24752_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_64_fu_24770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_64 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_21_fu_24782_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_65_fu_24788_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U431 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_66_fu_25900_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_66 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_67_fu_25918_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_67 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_22_fu_25930_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_68_fu_25936_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_68 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U451 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_69_fu_27307_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_69 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_70_fu_27325_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_70 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_23_fu_27337_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_71_fu_27343_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_71 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U471 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_72_fu_28140_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_72 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_73_fu_28158_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_73 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_24_fu_28170_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_74_fu_28176_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_74 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_75_fu_29114_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_75 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_76_fu_29132_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_76 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_25_fu_29144_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_77_fu_29150_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_77 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U511 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_78_fu_31368_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_78 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_79_fu_31386_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_26_fu_31398_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_80_fu_31404_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_80 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_152_fu_31612_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_152 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_2_fu_26178_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_3_fu_25025_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_4_fu_26191_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_8_fu_23690_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_9_fu_3341_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_10_fu_23703_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_11_fu_23713_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_13_fu_10228_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_14_fu_10238_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_15_fu_10248_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_16_fu_10258_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_21_fu_19731_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_22_fu_31644_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_23_fu_31654_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_24_fu_31664_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_25_fu_31674_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_31684_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_31690_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U12 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U51 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U71 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U91 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U111 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_21_fu_8397_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U151 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U171 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U192 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U212 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U232 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U251 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U271 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U292 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U312 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U331 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U351 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_22_fu_21594_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U32 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U391 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U412 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U432 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U452 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U472 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_153_fu_28406_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_153 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U512 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_23_fu_31757_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_24_fu_31763_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_27_fu_28430_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_28_fu_28435_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_31_fu_25057_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_33_fu_25062_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_38_fu_21634_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_39_fu_21642_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_42_fu_3379_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_44_fu_3385_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_54_fu_8432_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_55_fu_10303_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_56_fu_31796_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_57_fu_31802_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_59_fu_14130_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_60_fu_14136_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_60 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_63_fu_31828_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U13 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U52 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U72 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U92 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U112 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U132 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U152 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U172 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U193 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_45 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U213 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U233 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U252 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_48 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U272 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U293 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U313 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U332 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U352 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_53 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U372 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U33 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U392 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U413 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U433 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_58 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U453 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U473 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_60 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U491 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_61 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U513 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U531 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_75_fu_28466_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_75 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_76_fu_28471_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_76 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_79_fu_25093_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_81_fu_25098_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_86_fu_20674_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_87_fu_20679_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_87 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_90_fu_3423_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_90 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_92_fu_3429_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_92 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_100_fu_5797_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_101_fu_31988_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_101 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_103_fu_10347_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_106_fu_31994_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_106 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_109_fu_14167_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_109 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_110_fu_14172_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_110 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_113_fu_32017_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_113 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_115_fu_32027_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_115 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U14 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_64 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_25_fu_5814_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U73 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U93 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_66 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U113 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_67 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U133 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_68 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U153 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_69 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U173 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_70 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U194 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_71 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U214 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_72 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U234 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_73 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U253 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_74 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U273 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_75 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U294 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_76 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U314 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_77 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U333 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_78 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U353 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U373 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_80 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U34 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U393 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_82 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U414 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_83 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U434 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_84 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U454 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_85 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U474 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U492 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_87 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U514 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_88 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U532 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_89 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_126_fu_28505_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_126 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_127_fu_28511_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_127 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_130_fu_25129_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_130 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_132_fu_25134_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_132 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_137_fu_21794_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_137 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_138_fu_21800_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_138 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_141_fu_3458_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_141 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_153_fu_10420_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_153 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_155_fu_10431_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_155 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_159_fu_14200_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_159 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_162_fu_32146_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_164_fu_32157_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_164 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U15 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_90 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_26_fu_10470_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_27_fu_10501_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U114 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_91 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_28_fu_8473_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U154 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_92 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U174 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_93 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_29_fu_10549_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_30_fu_14217_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U235 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_94 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U274 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_95 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U295 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_96 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U315 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_97 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U334 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_98 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U354 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_99 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U374 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U35 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_101 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U394 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_102 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_31_fu_23800_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U435 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U455 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_104 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U475 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_105 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U493 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_106 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U515 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_107 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U533 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_108 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_175_fu_29590_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_175 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_176_fu_29596_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_176 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_178_fu_27677_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_178 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_183_fu_25165_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_183 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_184_fu_25175_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_184 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_186_fu_10565_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_186 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_188_fu_32249_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_188 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_190_fu_32255_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_190 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_192_fu_8512_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_192 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_193_fu_8522_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_193 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_194_fu_15902_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_194 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_197_fu_15928_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_197 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_201_fu_15183_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_201 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U16 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_109 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U53 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_110 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U74 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_111 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U94 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_112 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U115 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_113 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U134 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_114 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U155 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_115 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_32_fu_13151_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U195 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_116 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U215 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_117 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U236 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_118 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U254 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_119 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U275 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_120 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U296 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_121 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U316 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_122 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U335 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_123 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U355 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_124 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U375 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_125 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U36 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_126 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U395 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_127 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U415 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_128 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U436 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_129 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U456 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_130 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U476 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_131 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U494 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_132 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U516 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_133 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_209_fu_28558_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_209 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_210_fu_28563_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_210 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_213_fu_25207_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_213 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_215_fu_25212_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_215 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_220_fu_20736_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_220 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_221_fu_20741_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_221 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_224_fu_21917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_224 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_226_fu_21928_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_226 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_238_fu_10612_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_238 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_240_fu_10622_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_240 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_245_fu_32449_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_245 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_246_fu_32458_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_246 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_249_fu_32487_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_249 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_251_fu_32498_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_251 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U17 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_134 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U54 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_135 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_35_fu_5935_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U95 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_136 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_36_fu_10654_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_37_fu_10660_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_38_fu_8554_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U156 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_137 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_39_fu_9336_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U196 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_138 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U216 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_139 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U237 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_140 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U255 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_141 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U276 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_142 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U297 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_143 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U317 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_144 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U336 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_145 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U356 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_146 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U376 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_147 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U37 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_148 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U396 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_149 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U416 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_150 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U437 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_151 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U457 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_152 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U477 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_153 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U495 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_154 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U517 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_155 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U534 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_156 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_262_fu_28591_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_262 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_263_fu_29702_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_263 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_264_fu_29715_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_264 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_265_fu_29724_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_265 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_266_fu_29730_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_266 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_267_fu_29735_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_267 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_271_fu_20769_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_271 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_274_fu_3519_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_274 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_285_fu_10712_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_285 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_286_fu_10722_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_286 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_287_fu_10732_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_287 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_288_fu_10742_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_288 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_293_fu_32652_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_293 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U18 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_157 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U55 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_158 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U75 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_159 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U96 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_160 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U116 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_161 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_154_fu_7693_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_154 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U157 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U175 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_163 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U197 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_164 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U217 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_165 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_40_fu_16823_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U277 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_166 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U298 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_167 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U318 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_168 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U337 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_169 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U357 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_170 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U377 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_171 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_41_fu_22046_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_42_fu_23896_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U417 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_172 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_43_fu_29789_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U458 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_173 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U478 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_174 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U496 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_175 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U518 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_176 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U535 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_177 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_304_fu_29832_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_304 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_305_fu_29848_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_305 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_308_fu_27783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_308 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_310_fu_27794_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_310 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_315_fu_22066_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_315 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_317_fu_23945_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_317 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_318_fu_5052_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_318 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_319_fu_23958_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_319 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_325_fu_7713_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_325 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_326_fu_7723_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_326 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_327_fu_8609_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_327 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_328_fu_10771_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_328 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_329_fu_32806_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_329 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_330_fu_32815_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_330 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_335_fu_32835_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_335 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_337_fu_32859_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_337 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_339_fu_32871_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_339 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U19 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_178 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U76 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_179 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U97 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_180 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_10831_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_46_fu_8626_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_47_fu_10880_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U176 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_181 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_48_fu_10912_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_48 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U218 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_182 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_155_fu_14334_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_155 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U256 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_183 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U278 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_184 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U299 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_185 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U319 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_186 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U338 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_187 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U358 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_188 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U378 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_189 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_49_fu_22110_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U397 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_190 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U418 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_191 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U438 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_192 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U459 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_193 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U479 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_194 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U497 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_195 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U519 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_196 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U536 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_197 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_344_fu_28642_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_344 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_345_fu_28648_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_345 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_348_fu_25259_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_348 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_350_fu_25264_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_350 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_355_fu_22150_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_355 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_356_fu_22156_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_356 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_359_fu_22175_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_359 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_368_fu_10932_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_368 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_369_fu_10942_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_369 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_370_fu_10952_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_370 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_371_fu_10962_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_371 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_374_fu_14354_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_374 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_375_fu_32987_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_375 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_377_fu_33001_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_377 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_379_fu_33012_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_379 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_381_fu_33024_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_381 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_50_fu_10995_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U77 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_198 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U98 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_199 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_18513_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_51_fu_11030_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_52_fu_16927_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_53_fu_18565_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_53 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_18596_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_54_fu_18642_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_55_fu_18674_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_24007_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_22229_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_56_fu_24039_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_156_fu_25281_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_156 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_29956_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_57_fu_29987_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_30039_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_58_fu_33124_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_58 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_393_fu_30091_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_393 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_394_fu_18690_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_394 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_395_fu_18700_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_395 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_396_fu_18710_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_396 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_397_fu_18720_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_397 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_398_fu_18730_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_398 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_399_fu_18740_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_399 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_401_fu_24059_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_401 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_402_fu_24069_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_402 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_403_fu_33159_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_403 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_404_fu_33169_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_404 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_407_fu_22259_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_407 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_408_fu_22269_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_408 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_410_fu_26533_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_410 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_412_fu_26553_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_412 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_413_fu_33198_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_413 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U20 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_200 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U56 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_201 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U78 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_202 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U99 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_203 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U117 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_204 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U135 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_205 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U158 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_206 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U177 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_207 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U198 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_208 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U219 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_209 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U238 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_210 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U257 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_211 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U279 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_212 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U300 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_213 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U320 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_214 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U339 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_215 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U359 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_216 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U379 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_217 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U38 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_218 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U398 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_219 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U419 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_220 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U439 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_221 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U460 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_222 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U480 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_223 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U498 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_224 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U520 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_225 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U537 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_226 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_415_fu_28679_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_415 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_416_fu_28684_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_416 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_419_fu_25321_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_419 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_421_fu_25326_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_421 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_426_fu_20833_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_426 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_427_fu_20838_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_427 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_430_fu_22319_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_430 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_432_fu_22330_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_432 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_444_fu_11086_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_444 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_446_fu_11095_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_446 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_451_fu_14386_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_451 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_452_fu_14391_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_452 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_455_fu_33288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_455 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_457_fu_33298_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_457 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U21 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_227 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_59_fu_11112_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_60_fu_6085_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_60 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_61_fu_11154_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_61 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U118 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_228 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U136 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_229 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U159 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_230 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U178 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_231 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_62_fu_11211_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_14399_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_18783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U280 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_232 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U301 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_233 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_65_fu_20865_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U360 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_234 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U380 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_235 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U39 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_236 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U399 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_237 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U420 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_238 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U440 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_239 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U461 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_240 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_30165_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U499 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_241 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U521 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_242 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U538 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_243 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_468_fu_30208_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_468 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_471_fu_25354_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_471 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_477_fu_20908_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_477 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_478_fu_20918_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_478 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_479_fu_22386_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_479 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_480_fu_3574_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_480 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_481_fu_22399_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_481 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_482_fu_33387_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_482 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_484_fu_33393_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_484 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_486_fu_11231_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_486 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_487_fu_11241_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_487 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_489_fu_11257_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_489 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_491_fu_11277_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_491 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_492_fu_14457_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_492 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_493_fu_14467_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_493 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_494_fu_18840_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_494 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_495_fu_33412_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_495 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_498_fu_33441_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_498 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_500_fu_33452_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_500 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U22 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_244 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U57 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_245 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U79 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_246 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U100 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_247 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_68_fu_11301_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_68 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U137 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_248 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U160 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_249 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U179 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_250 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U199 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_251 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U220 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_252 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U239 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_253 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U258 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_254 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U281 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_255 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U302 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_256 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U321 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_257 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U340 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_258 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U361 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_259 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U381 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_260 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U40 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_261 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U400 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_262 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U421 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_263 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_69_fu_30265_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_69 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U462 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_264 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U481 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_265 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U500 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_266 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U522 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_267 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U539 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_268 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_502_fu_28728_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_502 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_503_fu_30311_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_503 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_504_fu_30324_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_504 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_505_fu_30334_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_505 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_506_fu_30339_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_506 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_507_fu_30344_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_507 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_511_fu_22446_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_511 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_512_fu_22452_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_512 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_515_fu_22472_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_515 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_517_fu_22483_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_517 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_529_fu_11359_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_529 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_535_fu_14499_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_535 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_536_fu_14504_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_536 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_539_fu_33550_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_539 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U23 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_269 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U58 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_270 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U80 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_271 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U101 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_272 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U119 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_273 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U138 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_274 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U161 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_275 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U180 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_276 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U200 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_277 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U221 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_278 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U240 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_279 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U259 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_280 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U282 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_281 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U303 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_282 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U322 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_283 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U341 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_284 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U362 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_285 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U382 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_286 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U401 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_287 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U422 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_288 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U441 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_289 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U463 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_290 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U482 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_291 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U501 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_292 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U523 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_293 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U540 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_294 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_553_fu_26706_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_553 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_556_fu_33654_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_556 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_559_fu_22580_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_559 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_560_fu_22594_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_560 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_561_fu_22599_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_561 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_565_fu_33660_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_565 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_572_fu_11424_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_572 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_580_fu_33679_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_580 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_581_fu_33685_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_581 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_582_fu_33695_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_582 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_3622_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_11455_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U81 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_295 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_72_fu_11493_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_72 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_11524_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_73_fu_13322_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_73 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_157_fu_11540_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_157 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_13354_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_20000_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_74_fu_18881_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_74 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_158_fu_20032_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_158 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U41 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_296 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U402 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_297 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_14_fu_24158_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_77_fu_26743_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_77 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_15_fu_27897_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U502 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_298 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_159_fu_30432_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_159 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_78_fu_33822_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_78 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_592_fu_30452_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_592 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_593_fu_30462_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_593 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_594_fu_24178_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_594 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_597_fu_26763_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_597 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_598_fu_27920_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_598 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_600_fu_11566_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_600 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_602_fu_27933_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_602 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_603_fu_30494_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_603 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_604_fu_13374_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_604 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_605_fu_13384_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_605 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_606_fu_20055_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_606 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_607_fu_20065_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_607 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_608_fu_20075_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_608 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_609_fu_20085_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_609 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_610_fu_33848_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_610 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_612_fu_25390_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_612 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_613_fu_18911_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_613 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_614_fu_25403_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_614 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_616_fu_33877_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_616 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_28_fu_33887_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U59 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_299 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_79_fu_6210_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U102 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_300 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_80_fu_11585_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_80 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_81_fu_11616_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_82_fu_11636_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_82 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U181 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_301 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_85_fu_13408_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_85 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_86_fu_17027_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_87_fu_17033_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_87 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U283 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_302 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_88_fu_18917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_88 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U342 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_303 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_89_fu_24184_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_89 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_90_fu_22680_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_90 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_91_fu_24204_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_91 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U423 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_304 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_16_fu_25415_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U483 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_305 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U503 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_306 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_92_fu_33944_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_92 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_618_fu_24240_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_618 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_619_fu_28789_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_619 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_620_fu_27965_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_620 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_621_fu_27975_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_621 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_622_fu_28802_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_622 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_625_fu_11678_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_625 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_628_fu_25454_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_628 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_629_fu_28815_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_629 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_632_fu_17066_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_632 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_633_fu_18963_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_633 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_638_fu_30520_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_638 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_639_fu_30530_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_639 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_640_fu_30540_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_640 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_641_fu_33993_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_641 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_642_fu_34003_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_642 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_30_fu_34013_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U24 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_307 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_93_fu_11700_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_93 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_160_fu_11720_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_160 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_17_fu_11740_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_94_fu_13451_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_94 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_18_fu_14569_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_95_fu_17072_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_95 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U284 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_308 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U304 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_309 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_19_fu_19020_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U343 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_310 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U363 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_311 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U383 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_312 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_98_fu_24260_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_98 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_99_fu_24280_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_99 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_100_fu_25475_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_161_fu_26791_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_161 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U484 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_313 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U541 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_314 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_649_fu_25499_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_649 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_650_fu_26814_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_650 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_651_fu_11760_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_651 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_652_fu_11770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_652 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_653_fu_11780_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_653 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_654_fu_26827_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_654 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_656_fu_19060_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_656 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_657_fu_19070_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_657 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_658_fu_17112_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_658 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_659_fu_19079_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_659 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_660_fu_19089_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_660 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_662_fu_34085_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_662 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_665_fu_7078_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_665 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_32_fu_34120_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_103_fu_11801_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_104_fu_11821_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_104 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_162_fu_13470_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_163_fu_13490_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_163 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_164_fu_17143_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_164 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U305 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_315 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_1_fu_22699_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_107_fu_22719_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_107 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U403 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_316 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_108_fu_24324_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_108 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_109_fu_25511_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_109 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_112_fu_30626_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_112 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_113_fu_30658_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_113 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_670_fu_25531_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_670 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_671_fu_25541_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_671 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_674_fu_30697_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_674 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_675_fu_11847_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_675 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_676_fu_11857_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_676 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_677_fu_13513_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_677 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_678_fu_13523_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_678 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_679_fu_13533_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_679 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_680_fu_30710_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_680 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_683_fu_22755_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_683 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_684_fu_22765_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_684 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_688_fu_15326_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_688 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_689_fu_7820_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_689 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_690_fu_15339_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_690 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_691_fu_34191_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_691 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_34_fu_34211_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U25 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_317 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U60 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_318 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_2_fu_6245_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U103 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_319 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_114_fu_11863_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_114 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_115_fu_8725_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_115 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U162 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_320 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U182 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_321 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U201 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_322 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U222 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_323 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U241 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_324 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U260 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_325 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_20_fu_16169_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U306 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_326 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U323 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_327 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U344 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_328 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U364 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_329 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_116_fu_21012_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_116 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U42 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_330 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U404 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_331 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U424 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_332 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U442 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_333 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U464 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_334 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_21_fu_30727_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U504 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_335 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U524 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_336 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U542 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_337 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_694_fu_30770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_694 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_696_fu_26878_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_696 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_697_fu_25570_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_697 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_698_fu_30792_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_698 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_700_fu_30804_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_700 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_702_fu_21032_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_702 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_703_fu_21042_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_703 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_704_fu_22797_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_704 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_705_fu_3687_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_705 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_712_fu_11912_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_712 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_715_fu_11938_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_715 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_716_fu_14611_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_716 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_717_fu_14621_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_717 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_718_fu_16189_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_718 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U26 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_338 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U61 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_339 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U82 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_340 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U104 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_341 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U120 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_342 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U139 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_343 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U163 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_344 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U183 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_345 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U202 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_346 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U223 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_347 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U242 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_348 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U261 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_349 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U285 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_350 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U307 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_351 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U324 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_352 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U345 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_353 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U365 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_354 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U384 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_355 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U43 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_356 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U405 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_357 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_117_fu_24356_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_117 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U443 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_358 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U465 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_359 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U485 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_360 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U505 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_361 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U525 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_362 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U543 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_363 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_727_fu_28863_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_727 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_728_fu_28868_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_728 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_731_fu_25608_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_731 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_733_fu_25614_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_733 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_738_fu_21074_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_738 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_739_fu_21079_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_739 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_742_fu_22867_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_742 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_744_fu_22879_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_744 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_756_fu_11976_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_756 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_758_fu_11985_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_758 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_763_fu_14647_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_763 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_764_fu_14652_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_764 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_767_fu_34437_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_767 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_769_fu_34448_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_769 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U27 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_364 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U62 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_365 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U83 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_366 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U105 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_367 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U121 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_368 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U140 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_369 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U164 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_370 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U184 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_371 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U203 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_372 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U243 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_373 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U262 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_374 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U286 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_375 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U308 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_376 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U325 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_377 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U366 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_378 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_22_fu_24397_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U44 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_379 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U406 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_380 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_165_fu_24435_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_165 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U444 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_381 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_118_fu_26960_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_118 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U486 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_382 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U506 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_383 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U526 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_384 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U544 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_385 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_780_fu_30893_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_780 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_781_fu_30903_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_781 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_783_fu_28046_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_783 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_784_fu_20162_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_784 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_785_fu_30923_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_785 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_787_fu_30935_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_787 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_789_fu_24459_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_789 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_790_fu_24465_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_790 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_793_fu_5222_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_793 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_795_fu_5228_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_795 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_807_fu_12036_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_807 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_809_fu_12047_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_809 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_814_fu_34548_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_814 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_815_fu_34554_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_815 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_818_fu_34571_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_818 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U28 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_386 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_387 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_388 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U106 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_389 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U122 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_390 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_119_fu_12067_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_119 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U165 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_391 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U185 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_392 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U204 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_393 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U224 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_394 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U244 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_395 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U263 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_396 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U287 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_397 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U309 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_398 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U326 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_399 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U346 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_400 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U367 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_401 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U385 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_402 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U45 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_403 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U407 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_404 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U425 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_405 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U445 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_406 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U487 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_407 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U507 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_408 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U545 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_409 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_828_fu_31011_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_828 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_829_fu_31021_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_829 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_831_fu_27020_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_831 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_838_fu_22963_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_838 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_839_fu_22972_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_839 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_842_fu_3748_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_842 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_851_fu_6400_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_851 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_852_fu_34716_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_852 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_854_fu_12121_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_854 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_856_fu_12131_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_856 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_858_fu_34722_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_858 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_861_fu_14699_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_861 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_862_fu_14704_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_862 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_865_fu_34741_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_865 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U29 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_410 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U64 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_411 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U85 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_412 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U107 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_413 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U123 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_414 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U141 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_415 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U166 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_416 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U186 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_417 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U205 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_418 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U225 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_419 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U245 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_420 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U264 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_421 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U288 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_422 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U310 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_423 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_28_1_1_U327 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_424 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U347 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_425 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_28_1_1_U368 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_426 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U386 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_427 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U46 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_428 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U408 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_429 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U426 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_430 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U446 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_431 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U466 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_432 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U488 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_433 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U508 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_434 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U527 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_435 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U546 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_436 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_877_fu_28931_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_877 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_878_fu_28936_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_878 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_881_fu_25676_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_881 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_883_fu_25681_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_883 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_888_fu_21126_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_888 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_889_fu_21131_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_889 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_892_fu_3783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_892 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_894_fu_3789_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_894 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_906_fu_12178_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_906 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_908_fu_12187_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_908 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_913_fu_14735_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_913 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_914_fu_14740_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_914 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_917_fu_34848_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_917 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_919_fu_34858_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_919 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_23_fu_12204_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_24_fu_12224_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_25_fu_12244_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_124_fu_12264_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_124 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U246 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_437 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_125_fu_19217_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_125 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_126_fu_19259_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_126 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_129_fu_20210_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_129 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_3_fu_24560_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_4_fu_31094_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U509 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_438 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_130_fu_31117_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_130 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_131_fu_34921_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_131 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_932_fu_12280_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_932 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_933_fu_12290_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_933 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_934_fu_31156_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_934 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_935_fu_19305_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_935 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_937_fu_19321_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_937 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_938_fu_19331_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_938 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_943_fu_34956_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_943 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_946_fu_23116_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_946 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_947_fu_23126_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_947 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_948_fu_27118_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_948 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_949_fu_9611_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_949 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_950_fu_27131_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_950 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_951_fu_27141_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_951 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_952_fu_34985_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_952 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U30 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_439 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U65 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_440 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U86 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_441 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U108 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_442 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U124 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_443 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U142 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_444 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U167 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_445 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U187 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_446 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U206 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_447 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U226 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_448 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U247 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_449 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U265 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_450 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U289 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_451 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U328 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_452 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U329 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_453 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U348 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_454 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U369 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_455 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U387 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_456 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U47 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_457 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U409 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_458 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U427 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_459 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U447 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_460 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U467 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_461 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U489 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_462 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U510 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_463 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U528 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_464 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U547 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_465 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_954_fu_28989_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_954 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_955_fu_28995_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_955 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_958_fu_25728_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_958 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_960_fu_25733_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_960 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_965_fu_21165_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_965 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_966_fu_21171_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_966 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_969_fu_3817_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_969 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_982_fu_12339_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_982 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_984_fu_12350_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_984 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_989_fu_35076_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_989 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_990_fu_35082_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_990 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_993_fu_35101_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_993 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_26_fu_3834_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U66 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_466 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_132_fu_6516_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_132 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U109 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_467 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U125 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_468 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U143 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_469 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U188 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_470 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U207 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_471 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U227 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_472 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U248 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_473 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U290 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_474 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U330 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_475 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U349 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_476 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U350 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_477 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U370 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_478 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U388 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_479 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U48 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_480 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U410 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_481 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U428 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_482 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U448 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_483 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U468 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_484 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U490 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_485 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_137_fu_31222_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_137 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U529 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_486 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U548 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_487 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1005_fu_31264_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1005 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1006_fu_31280_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1006 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1009_fu_25764_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1009 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1011_fu_25769_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1011 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1016_fu_21205_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1016 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1017_fu_21211_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1017 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1020_fu_3874_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1020 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1032_fu_12437_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1032 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1035_fu_35221_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1035 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1036_fu_35230_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1036 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1039_fu_35249_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1039 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1041_fu_35260_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1041 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U49 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_488 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U67 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_489 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U87 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_490 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U110 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_491 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U126 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_492 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U144 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_493 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U168 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_494 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U189 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_495 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U208 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_496 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U228 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_497 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U249 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_498 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U266 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_499 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U389 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_500 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U390 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_501 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_166_fu_21257_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_166 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U429 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_502 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U430 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_503 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U449 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_504 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U50 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_505 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U450 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_506 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U469 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_507 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U470 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_508 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U530 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_509 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U549 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_510 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U550 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_511 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U551 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_512 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1052_fu_35364_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1052 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1053_fu_35380_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1053 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1056_fu_27283_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1056 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1058_fu_27288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1058 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1063_fu_25818_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1063 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1066_fu_3919_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1066 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1075_fu_6591_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1075 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1076_fu_35920_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1076 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1077_fu_7973_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1077 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1078_fu_12476_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1078 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1079_fu_35932_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1079 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1080_fu_35938_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1080 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1081_fu_35943_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1081 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1083_fu_14816_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1083 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1086_fu_35974_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1086 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1088_fu_35985_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1088 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U68 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_513 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U69 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_514 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U88 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_515 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_140_fu_12496_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_140 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U127 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_516 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U145 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_517 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U169 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_518 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U190 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_519 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U209 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_520 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U229 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_521 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U250 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_522 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U267 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_523 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U552 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_524 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U553 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_525 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U554 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_526 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U555 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_527 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U556 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_528 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U557 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_529 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U70 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_530 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U558 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_531 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U559 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_532 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U560 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_533 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U561 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_534 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U562 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_535 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U563 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_536 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U564 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_537 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U565 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_538 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1099_fu_36353_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1099 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1100_fu_36359_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1103_fu_36407_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1105_fu_36419_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1105 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1110_fu_36453_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1110 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1111_fu_36469_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1111 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1114_fu_4625_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1114 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1116_fu_4631_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1116 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1128_fu_12567_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1128 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1134_fu_14848_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1134 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1135_fu_14853_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1135 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1138_fu_36567_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1138 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U89 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_539 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U90 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_540 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U128 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_541 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U129 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_542 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U130 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_543 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U146 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_544 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U170 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_545 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U210 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_546 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U230 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_547 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U268 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_548 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U269 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_549 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U270 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_550 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U566 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_551 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U567 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_552 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U568 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_553 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U569 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_554 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_141_fu_24659_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_141 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U570 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_555 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U147 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_556 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U571 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_557 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U572 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_558 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U573 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_559 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U574 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_560 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U575 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_561 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U576 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_562 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U577 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_563 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U578 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_564 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1150_fu_36991_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1150 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1151_fu_36997_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1151 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1154_fu_37032_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1154 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1156_fu_37044_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1156 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1161_fu_36783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1161 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1162_fu_36799_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1165_fu_8033_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1165 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1174_fu_7305_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1174 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1175_fu_37138_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1175 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1177_fu_13751_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1177 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1179_fu_13761_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1179 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1181_fu_37144_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1181 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1184_fu_37156_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1184 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1185_fu_37165_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1185 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1188_fu_37182_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1188 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1190_fu_37192_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1190 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U148 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_565 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U149 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_566 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U150 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_567 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_142_fu_12645_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_142 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U579 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_568 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U580 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_569 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U581 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_570 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U582 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_571 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U583 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_572 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U584 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_573 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U585 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_574 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U586 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_575 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U587 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_576 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U588 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_577 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U589 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_578 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U590 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_579 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U591 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_580 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U592 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_581 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U593 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_582 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U594 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_583 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U595 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_584 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U596 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_585 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U597 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_586 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U598 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_587 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U599 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_588 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U600 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_589 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1201_fu_37787_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1201 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1202_fu_37803_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1202 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1205_fu_37841_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1205 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1207_fu_37852_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1207 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1212_fu_37516_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1212 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1215_fu_37928_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1215 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1217_fu_37940_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1217 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1228_fu_37532_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1228 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1235_fu_37990_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1235 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1236_fu_37996_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1236 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1239_fu_38021_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1239 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1241_fu_38031_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1241 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U601 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_590 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U602 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_591 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U603 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_592 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U604 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_593 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U605 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_594 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U606 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_595 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U607 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_596 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U608 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_597 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U609 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_598 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U610 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_599 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U611 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_600 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_145_fu_19404_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_145 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U612 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_601 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U613 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_602 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U614 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_603 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U615 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_604 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U616 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_605 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U617 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_606 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U618 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_607 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U619 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_608 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U620 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_609 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U621 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_610 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U622 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_611 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U623 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_612 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U624 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_613 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U625 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_614 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U626 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_615 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1252_fu_38701_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1252 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1253_fu_38717_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1253 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1256_fu_38775_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1256 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1258_fu_38787_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1258 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1263_fu_38837_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1263 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1264_fu_38853_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1264 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1267_fu_38901_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1267 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1269_fu_38912_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1269 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1277_fu_38316_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1277 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1278_fu_38336_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1278 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1280_fu_38378_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1280 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1282_fu_38390_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1282 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1284_fu_38402_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1284 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1287_fu_38973_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1287 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1288_fu_38978_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1288 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1291_fu_39017_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1291 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1293_fu_39029_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1293 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U627 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_616 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U628 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_617 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U629 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_618 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_146_fu_12695_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_146 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U630 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_619 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U631 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_620 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U632 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_621 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U633 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_622 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U634 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_623 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U635 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_624 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_149_fu_20315_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_149 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_150_fu_17295_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_150 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U636 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_625 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U637 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_626 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U638 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_627 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U639 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_628 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_27_fu_24719_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE add_ln65_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_167_fu_23275_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE sub_ln65_167 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U640 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_629 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U641 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_630 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U642 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_631 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U643 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_632 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U644 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_633 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U645 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_634 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U646 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_635 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U647 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE mul_ln65_636 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1304_fu_39571_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1304 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1305_fu_39577_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1305 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1307_fu_39589_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1307 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1308_fu_39599_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1308 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1309_fu_39613_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1309 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1311_fu_39625_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1311 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1313_fu_39637_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1313 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1316_fu_39164_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1316 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1325_fu_39721_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1325 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1326_fu_39731_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1326 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1327_fu_39741_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1327 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1335_fu_20338_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1335 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1338_fu_39828_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1338 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1340_fu_39840_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE add_ln66_1340 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2226_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 637 BRAM 0 URAM 0}} encoder0_c1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 274 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 638 BRAM 274 URAM 0}} lane_seg_top {AREA {DSP 638 BRAM 280 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.733 seconds; current allocated memory: 1.459 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
Execute       syn_report -model lane_seg_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
Command     autosyn done; 107.523 sec.
Command   csynth_design done; 235.983 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 113 seconds. CPU system time: 18 seconds. Elapsed time: 235.983 seconds; current allocated memory: 425.020 MB.
Command ap_source done; 241.89 sec.
Execute cleanup_all 
Command cleanup_all done; 0.113 sec.
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 14:01:06 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.892 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.101 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.246 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.264 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.774 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 37.484 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.484 seconds; current allocated memory: 0.371 MB.
Command ap_source done; 43.082 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 16:26:54 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.516 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.745 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.9 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.254 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 16:27:27 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.409 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.612 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.734 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.257 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 16:36:22 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.715 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.92 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.047 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.261 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 16:36:53 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.053 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.271 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.407 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 19:20:23 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.487 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.706 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.831 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 19:22:13 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.424 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.63 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.759 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.264 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.976 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.293 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.293 seconds; current allocated memory: 0.582 MB.
Command ap_source done; 26.383 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:31:11 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.24 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.454 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.597 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.259 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.67 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.231 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 14.231 seconds; current allocated memory: 0.277 MB.
Command ap_source done; 20.157 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:38:47 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.423 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.645 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.785 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.272 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.394 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.395 seconds; current allocated memory: 0.383 MB.
Command ap_source done; 29.517 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:44:19 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.085 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.302 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.466 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.265 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.428 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.428 seconds; current allocated memory: 0.320 MB.
Command ap_source done; error code: 1; 11.288 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:46:12 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.889 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.085 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.205 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.248 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:46:58 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.858 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.142 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.077 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.202 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.248 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:47:18 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.871 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.074 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.214 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.249 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:52:18 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.85 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.05 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.167 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.243 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.644 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.644 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 19.124 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 20:54:28 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.035 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.236 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.357 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.261 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.872 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.063 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.063 seconds; current allocated memory: 0.371 MB.
Command ap_source done; 19.738 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Fri Sep 19 21:09:55 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.042 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.264 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.41 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.258 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.147 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.904 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 14.905 seconds; current allocated memory: 4.336 MB.
Command ap_source done; 21.658 sec.
Execute cleanup_all 
