[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: reg2.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 6 pins.
[INFO ODB-0131]     Created 5 components and 27 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 10 connections.
[INFO ODB-0133]     Created 10 nets and 14 connections.
[INFO ODB-0134] Finished DEF file: reg2.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Slew    Delay     Time   Description
-------------------------------------------------------------------
   0.000    0.000    0.000   clock clk (rise edge)
            0.000    0.000   clock network delay (ideal)
   0.000    0.000    0.000 ^ r2/CK (DFF_X1)
   0.119    0.200    0.200 ^ r2/Q (DFF_X1)
   0.119    0.000    0.200 ^ u1/A (BUF_X1)
   0.119    0.154    0.354 ^ u1/Z (BUF_X1)
   0.119    0.000    0.354 ^ u2/A2 (AND2_X1)
   0.120    0.169    0.523 ^ u2/ZN (AND2_X1)
   0.120    0.000    0.523 ^ r3/D (DFF_X1)
                     0.523   data arrival time

   0.000    1.000    1.000   clock clk (rise edge)
            0.000    1.000   clock network delay (ideal)
            0.000    1.000   clock reconvergence pessimism
                     1.000 ^ r3/CK (DFF_X1)
           -0.049    0.951   library setup time
                     0.951   data required time
-------------------------------------------------------------------
                     0.951   data required time
                    -0.523   data arrival time
-------------------------------------------------------------------
                     0.428   slack (MET)


[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0029] Resized 4 instances.
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Slew    Delay     Time   Description
-------------------------------------------------------------------
   0.000    0.000    0.000   clock clk (rise edge)
            0.000    0.000   clock network delay (ideal)
   0.000    0.000    0.000 ^ r2/CK (DFF_X2)
   0.064    0.168    0.168 ^ r2/Q (DFF_X2)
   0.064    0.000    0.168 ^ u1/A (BUF_X4)
   0.034    0.058    0.226 ^ u1/Z (BUF_X4)
   0.034    0.000    0.226 ^ u2/A2 (AND2_X4)
   0.033    0.064    0.290 ^ u2/ZN (AND2_X4)
   0.033    0.000    0.290 ^ r3/D (DFF_X1)
                     0.290   data arrival time

   0.000    1.000    1.000   clock clk (rise edge)
            0.000    1.000   clock network delay (ideal)
            0.000    1.000   clock reconvergence pessimism
                     1.000 ^ r3/CK (DFF_X1)
           -0.038    0.962   library setup time
                     0.962   data required time
-------------------------------------------------------------------
                     0.962   data required time
                    -0.290   data arrival time
-------------------------------------------------------------------
                     0.672   slack (MET)


