Running: /opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ghost/Repo_Sistemas_L/seq1100circuit/seq1100circuit_tb_isim_beh.exe -prj /home/ghost/Repo_Sistemas_L/seq1100circuit/seq1100circuit_tb_beh.prj work.seq1100circuit_tb 
ISim O.40d (signature 0xdc0cde0)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ghost/Repo_Sistemas_L/seq1100circuit/FlipflopD.vhd" into library work
Parsing VHDL file "/home/ghost/Repo_Sistemas_L/seq1100circuit/seq1100circuit.vhd" into library work
Parsing VHDL file "/home/ghost/Repo_Sistemas_L/seq1100circuit/seq1100circuit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 71896 KB
Fuse CPU Usage: 80 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity flipflopd [flipflopd_default]
Compiling architecture behavioral of entity seq1100circuit [seq1100circuit_default]
Compiling architecture behavior of entity seq1100circuit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ghost/Repo_Sistemas_L/seq1100circuit/seq1100circuit_tb_isim_beh.exe
Fuse Memory Usage: 634100 KB
Fuse CPU Usage: 90 ms
GCC CPU Usage: 300 ms
