# ðŸš€ Mamba SSM â€“ 4Ã—4Ã—4 Pipeline Array Memory Scheduling  
_Memory Access Pattern & Bank Mapping Overview_

---

## ðŸ§© Pipeline Execution Schedule  

| **Cycle** | **Array1 Input** | **Array2 (acc1+input)** | **Array3 (acc1+acc2+input)** | **Array4 (acc1+acc2+acc3+input)** | **Output** |
|:----------|:-----------------|:-------------------------|:------------------------------|:----------------------------------|:------------|
| 1 | col0â€“3 | - | - | - | - |
| 2 | col16â€“19 | col0â€“3 + col4â€“7 | - | - | - |
| 3 | col32â€“35 | col16â€“19 + col20â€“23 | col0â€“3 + col4â€“7 + col8â€“11 | - | - |
| 4 | col48â€“51 | col32â€“35 + col36â€“39 | col16â€“19 + col20â€“23 + col24â€“27 | col0â€“3 + col4â€“7 + col8â€“11 + col12â€“15 | âœ… tile0 output |
| 5 | col64â€“67 | col48â€“51 + col52â€“55 | col32â€“35 + col36â€“39 + col40â€“43 | col16â€“19 + col20â€“23 + col24â€“27 + col28â€“31 | âœ… tile1 output |
| 6 | col80â€“83 | col64â€“67 + col68â€“71 | col48â€“51 + col52â€“55 + col56â€“59 | col32â€“35 + col36â€“39 + col40â€“43 + col44â€“47 | âœ… tile2 output |
| 7 | col96â€“99 | col80â€“83 + col84â€“87 | col64â€“67 + col68â€“71 + col72â€“75 | col48â€“51 + col52â€“55 + col56â€“59 + col60â€“63 | âœ… tile3 output |

---

 ## ðŸ§® Weight Input Column Scheduling (Revised)

;; | **Cycle Range** | **Array1 Columns** | **Array2 Columns** | **Array3 Columns** | **Array4 Columns** | **Description** |
;; |:----------------|:------------------|:------------------|:------------------|:------------------|:----------------|
;; | 1               | col0â€“3            | -                 | -                 | -                 | Array1 preloads the first 4Ã—4 weight block. |
;; | 2               | col16â€“19          | col4â€“7            | -                 | -                 | Array2 joins with its corresponding weight block. |
;; | 3               | col32â€“35          | col20â€“23          | col8â€“11           | -                 | Array3 starts loading; pipeline warming up. |
;; | 4               | col48â€“51          | col36â€“39          | col24â€“27          | col12â€“15          | All arrays active, pipeline fully filled. |
;; | 5â€“61            | continue pattern with +16 column stride per array | same pattern | same pattern | same pattern | Steady-state operation for first tile (xt[0:3]). |
;; | 62              | col64â€“67          | col52â€“55          | col40â€“43          | col28â€“31          | Array1 preloads next weight block (for xt[4:7]). |
;; | 63              | col80â€“83          | col68â€“71          | col56â€“59          | col44â€“47          | Array2 switches to next weight block. |
;; | 64              | col96â€“99          | col84â€“87          | col72â€“75          | col60â€“63          | Array3 switches to next weight block. |
;; | 65â€“125          | col112â€“115 â†’ col176â€“179 | col100â€“103 â†’ col164â€“167 | col88â€“91 â†’ col152â€“155 | col76â€“79 â†’ col140â€“143 | All arrays now operate with new weights (steady state for xt[4:7]). |
;; | 126             | col128â€“131        | col116â€“119        | col104â€“107        | col92â€“95          | Array1 preloads next (third) weight block (for xt[8:11]). |
;; | 127             | col144â€“147        | col132â€“135        | col120â€“123        | col108â€“111        | Array2 switches to new weights. |
;; | 128             | col160â€“163        | col148â€“151        | col136â€“139        | col124â€“127        | Array3 switches to new weights. |
;; | 129â€“189         | continue pattern with +16 stride per array | same pattern | same pattern | same pattern | All arrays operate with updated weights; cycle repeats every 64 cycles. |

;; > ðŸ”¹ Each array fetches one 4Ã—4 column block per cycle.  
;; > ðŸ”¹ Column spacing between adjacent arrays = 12 columns (3 blocks).  
;; > ðŸ”¹ From Cycle 4 onward, one tile result is produced per cycle.

| **Cycle** | **Array1 Columns**                     | **Array2 Columns**     | **Array3 Columns**     | **Array4 Columns**     | **Description**                                      |
| :-------: | :------------------------------------- | :--------------------- | :--------------------- | :--------------------- | :--------------------------------------------------- |
|   **1**   | col0â€“3                                 | â€“                      | â€“                      | â€“                      | ARRAY1 preloads first 4Ã—4 block (tile1).             |
|   **2**   | col16â€“19                               | col4â€“7                 | â€“                      | â€“                      | ARRAY2 begins tile1.                                 |
|   **3**   | col32â€“35                               | col20â€“23               | col8â€“11                | â€“                      | ARRAY3 begins tile1 (3-cycle stagger).               |
|   **4**   | col48â€“51                               | col36â€“39               | col24â€“27               | col12â€“15               | ARRAY4 joins; pipeline full.                         |
|  **5â€“16** | continue +16 stride                    | same                   | same                   | same                   | Steady-state loading of tile1.                       |
|   **17**  | **col256â€“259 â†’ tile2 row-block start** | col244â€“247             | col232â€“235             | col220â€“223             | **ARRAY1 starts tile2 (row4â€“7).**                    |
|   **18**  | col272â€“275                             | **col260â€“263 â†’ tile2** | col248â€“251             | col236â€“239             | **ARRAY2 switches to tile2.**                        |
|   **19**  | col288â€“291                             | col276â€“279             | **col264â€“267 â†’ tile2** | col252â€“255             | **ARRAY3 switches to tile2.**                        |
|   **20**  | col304â€“307                             | col292â€“295             | col280â€“283             | **col268â€“271 â†’ tile2** | **ARRAY4 switches to tile2 (tile1 fully consumed).** |
| **21â€“37** | continue +16 stride                    | same                   | same                   | same                   | Steady-state operation for tile2.                    |
|   **38**  | **next tile (tile3) preload**          | â€“                      | â€“                      | â€“                      | ARRAY1 starts tile3.                                 |
|   **39**  | â€“                                      | **tile3 preload**      | â€“                      | â€“                      | ARRAY2 starts tile3.                                 |
|   **40**  | â€“                                      | â€“                      | **tile3 preload**      | â€“                      | ARRAY3 starts tile3.                                 |
|   **41**  | â€“                                      | â€“                      | â€“                      | **tile3 preload**      | ARRAY4 starts tile3 (3-cycle stagger).               |
| **42â€“58** | continue +16 stride                    | same                   | same                   | same                   | Steady tile3 operation.                              |

---

## ðŸ“ˆ Column Index Progression  

| **Array** | **Column Start Points** | **Î” (Increment)** |
|:----------|:-----------------------|:------------------|
| Array1 | 0 â†’ 16 â†’ 32 â†’ 48 â†’ 64 | +16 each step |
| Array2 | 4 â†’ 20 â†’ 36 â†’ 52 | +16 each step |
| Array3 | 8 â†’ 24 â†’ 40 | +16 each step |
| Array4 | 12 â†’ 28 | +16 each step |

---

## ðŸ” Column Spacing Between Arrays  

| **Cycle** | **Array1â†’Array2 Î”** | **Array2â†’Array3 Î”** | **Array3â†’Array4 Î”** |
|:----------|:--------------------|:--------------------|:--------------------|
| 2 | 16âˆ’4 = **12** | - | - |
| 3 | 32âˆ’20 = **12** | 20âˆ’8 = **12** | - |
| 4 | 48âˆ’36 = **12** | 36âˆ’24 = **12** | 24âˆ’12 = **12** |
| 5 | 64âˆ’52 = **12** | 52âˆ’40 = **12** | 40âˆ’28 = **12** |

> âœ… **Conclusion:**  
> Column spacing between adjacent arrays within the same cycle = **12 columns**.

---

## ðŸ§  Bank Design Summary  

**Bank Count:**  
N<sub>bank</sub> = n<sub>array</sub> Ã— block_offset  

**Bank Mapping Function:**  
bank_id = (âŒŠcol / 4âŒ‹ + 3 Ã— array_id) mod N<sub>bank</sub>

---
### Conflict-Free Condition

We want the `bank_id` values accessed by the four arrays to be **all different**, i.e.:

for any $n_1 \neq n_2$.

Since `block_id` is fixed within the same cycle, the difference condition becomes:

$$
3(n_1 - n_2) \not\equiv 0 \pmod{N_{\text{bank}}}
$$

That is:

> **The accesses will be conflict-free if and only if the greatest common divisor (GCD) of 3 and $N_{\text{bank}}$ does not divide the total number of arrays (4).**

We therefore need to find the smallest $N_{\text{bank}}$ such that

$$
3(n_1 - n_2) \bmod N_{\text{bank}} \neq 0
$$

for all $n_1, n_2 \in \{0,1,2,3\}$.

---

### Verification Table

| $N_{\text{bank}}$ | Access sequence (for `block_id = 0`) | Conflict-free? |
|:--|:--|:--|
| 4  | (0, 3, 2, 1) | âœ… All distinct, but too short; pattern overlaps when `block_id` increases |
| 6  | (0, 3, 0, 3) | âŒ Repeats |
| 8  | (0, 3, 6, 1) | âŒ Temporal Conflict |
| 9  | (0, 3, 6, 0) | âŒ Repeats |
| **12** | **(0, 3, 6, 9)** | âœ… Perfectly distinct and periodic |

Hence, **12 is the smallest number of banks** that guarantees conflict-free parallel access for four arrays with a stride of 3 blocks between them.
---
## ðŸ§± Bankâ€“Column Mapping  

| **Bank ID** | **col_block_id (4-column block IDs)** | **Column Range** |
|:-------------|:-------------------------------------|:-----------------|
| **bank0** | 0, 12, 24, 36, 48, 60 | col0â€“3, 48â€“51, 96â€“99, 144â€“147, 192â€“195, 240â€“243 |
| **bank1** | 1, 13, 25, 37, 49, 61 | col4â€“7, 52â€“55, 100â€“103, 148â€“151, 196â€“199, 244â€“247 |
| **bank2** | 2, 14, 26, 38, 50, 62 | col8â€“11, 56â€“59, 104â€“107, 152â€“155, 200â€“203, 248â€“251 |
| **bank3** | 3, 15, 27, 39, 51, 63 | col12â€“15, 60â€“63, 108â€“111, 156â€“159, 204â€“207, 252â€“255 |
| **bank4** | 4, 16, 28, 40, 52 | col16â€“19, 64â€“67, 112â€“115, 160â€“163, 208â€“211 |
| **bank5** | 5, 17, 29, 41, 53 | col20â€“23, 68â€“71, 116â€“119, 164â€“167, 212â€“215 |
| **bank6** | 6, 18, 30, 42, 54 | col24â€“27, 72â€“75, 120â€“123, 168â€“171, 216â€“219 |
| **bank7** | 7, 19, 31, 43, 55 | col28â€“31, 76â€“79, 124â€“127, 172â€“175, 220â€“223 |
| **bank8** | 8, 20, 32, 44, 56 | col32â€“35, 80â€“83, 128â€“131, 176â€“179, 224â€“227 |
| **bank9** | 9, 21, 33, 45, 57 | col36â€“39, 84â€“87, 132â€“135, 180â€“183, 228â€“231 |
| **bank10** | 10, 22, 34, 46, 58 | col40â€“43, 88â€“91, 136â€“139, 184â€“187, 232â€“235 |
| **bank11** | 11, 23, 35, 47, 59 | col44â€“47, 92â€“95, 140â€“143, 188â€“191, 236â€“239 |

> âœ… Each bank stores every 12th 4Ã—4 column block (stride = 12).  
> âœ… Round-robin distribution guarantees conflict-free parallel reads.

---
##ðŸ•“ Timeline + Bank Access Visualization
---
| **Cycle** | **Array1 â†’ bank** | **Array2 â†’ bank** | **Array3 â†’ bank** | **Array4 â†’ bank** | **Banks Active (total)** |
|:----------:|:------------------:|:------------------:|:------------------:|:------------------:|:-------------------------:|
| **1** | bank0 | â€“ | â€“ | â€“ | bank0 |
| **2** | bank4 | bank1 | â€“ | â€“ | bank4, bank1 |
| **3** | bank8 | bank5 | bank2 | â€“ | bank8, bank5, bank2 |
| **4** | bank0 | bank9 | bank6 | bank3 | bank0, bank9, bank6, bank3 |
| **5** | bank4 | bank10 | bank7 | bank1 | bank4, bank10, bank7, bank1 |
| **6** | bank8 | bank11 | bank2 | bank5 | bank8, bank11, bank2, bank5 |
| **7** | bank0 | bank3 | bank6 | bank9 | bank0, bank3, bank6, bank9 |
| **8** | bank4 | bank7 | bank10 | bank1 | bank4, bank7, bank10, bank1 |
| **9** | bank8 | bank11 | bank2 | bank5 | bank8, bank11, bank2, bank5 |
| **10** | bank0 | bank3 | bank6 | bank9 | bank0, bank3, bank6, bank9 |
| **11** | bank4 | bank7 | bank10 | bank1 | bank4, bank7, bank10, bank1 |
| **12** | bank8 | bank11 | bank2 | bank5 | bank8, bank11, bank2, bank5 |

> ðŸ§  **Interpretation:**
> - Each cycle activates **4 of 12 banks** (one per array).  
> - Pattern repeats every 4 cycles with stride = 3 banks per array.  
> - Guarantees **conflict-free**, full-bandwidth parallel read for all 4 arrays.  
> - From Cycle 4 onward, one 4Ã—4 tile result is produced each cycle.

---
;; ## ðŸ•“ xt Input Scheduling (Revised)  
;; | **Cycle Range** | **Array1** | **Array2** | **Array3** | **Array4** | **Description** |
;; |:----------------|:-----------|:-----------|:-----------|:-----------|:----------------|
;; | 1               | xt[0:3]    | -          | -          | -          | Array1 preloads the initial xt. |
;; | 2               | xt[0:3]    | xt[0:3]    | -          | -          | Array2 joins with the same xt. |
;; | 3               | xt[0:3]    | xt[0:3]    | xt[0:3]    | xt[0:3]    | Array3 and Array4 join, pipeline fully filled. |
;; | 4â€“61            | xt[0:3]    | xt[0:3]    | xt[0:3]    | xt[0:3]    | All arrays operate with the first xt block (steady state). |
;; | 62              | xt[4:7]    | xt[0:3]    | xt[0:3]    | xt[0:3]    | Array1 preloads the next xt (pipeline transition begins). |
;; | 63              | xt[4:7]    | xt[4:7]    | xt[0:3]    | xt[0:3]    | Array2 switches to the new xt. |
;; | 64              | xt[4:7]    | xt[4:7]    | xt[4:7]    | xt[0:3]    | Array3 switches to the new xt. |
;; | 65â€“125          | xt[4:7]    | xt[4:7]    | xt[4:7]    | xt[4:7]    | All arrays now operate with the second xt block (steady state). |
;; | 126             | xt[8:11]   | xt[4:7]    | xt[4:7]    | xt[4:7]    | Array1 preloads the next xt block. |
;; | 127             | xt[8:11]   | xt[8:11]   | xt[4:7]    | xt[4:7]    | Array2 switches to the new xt block. |
;; | 128             | xt[8:11]   | xt[8:11]   | xt[8:11]   | xt[4:7]    | Array3 switches to the new xt block; pipeline transition repeats every 64 cycles. |
;; ---

;; ### ðŸ§¾ Notes
;; - Each 4Ã—4 block = 16 weights (aligned with MAC array width).  
;; - 12-bank mapping ensures **conflict-free** parallel access for 4 arrays.  
;; - Mapping function `(col_blk + 3Ã—array_id) % 12` provides even bank utilization.  
;; - Proper **bank interleaving** is key to achieving simultaneous row-and-column fetching.

| **Cycle** | **Array1**   | **Array2**   | **Array3**   | **Array4**   | **Description**                           |
| :-------: | :----------- | :----------- | :----------- | :----------- | :---------------------------------------- |
|   **1**   | xt[0:3]      | â€“            | â€“            | â€“            | ARRAY1 begins tile1 (xt block0).          |
|   **2**   | xt[0:3]      | xt[0:3]      | â€“            | â€“            | ARRAY2 joins tile1.                       |
|   **3**   | xt[0:3]      | xt[0:3]      | xt[0:3]      | â€“            | ARRAY3 joins tile1.                       |
|   **4**   | xt[0:3]      | xt[0:3]      | xt[0:3]      | xt[0:3]      | ARRAY4 joins tile1; steady begins.        |
|  **5â€“16** | xt[0:3]      | xt[0:3]      | xt[0:3]      | xt[0:3]      | tile1 steady-state.                       |
|   **17**  | **xt[4:7]**  | xt[0:3]      | xt[0:3]      | xt[0:3]      | **ARRAY1 starts tile2 (next row-block).** |
|   **18**  | xt[4:7]      | **xt[4:7]**  | xt[0:3]      | xt[0:3]      | **ARRAY2 switches to tile2.**             |
|   **19**  | xt[4:7]      | xt[4:7]      | **xt[4:7]**  | xt[0:3]      | **ARRAY3 switches to tile2.**             |
|   **20**  | xt[4:7]      | xt[4:7]      | xt[4:7]      | **xt[4:7]**  | **ARRAY4 switches; tile1 finishes.**      |
| **21â€“33** | xt[4:7]      | xt[4:7]      | xt[4:7]      | xt[4:7]      | tile2 steady-state.                       |
|   **34**  | **xt[8:11]** | xt[4:7]      | xt[4:7]      | xt[4:7]      | ARRAY1 starts tile3.                      |
|   **35**  | xt[8:11]     | **xt[8:11]** | xt[4:7]      | xt[4:7]      | ARRAY2 switches.                          |
|   **36**  | xt[8:11]     | xt[8:11]     | **xt[8:11]** | xt[4:7]      | ARRAY3 switches.                          |
|   **37**  | xt[8:11]     | xt[8:11]     | xt[8:11]     | **xt[8:11]** | ARRAY4 switches; tile2 ends.              |
