{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2295,2568,61,0,0],"details":[{"text":"Global interconnect for 2 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[161,133,1,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'LinearIndex' (accessor.hpp:1523)\n - 'i' (loop_ivdep.cpp:64)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'LinearIndex' (accessor.hpp:1537)\n - 'i' (loop_ivdep.cpp:46)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_ivdep.cpp:46)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_ivdep.cpp:64)","type":"resource"},{"data":[14,94,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 22 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 22 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (loop_ivdep.cpp:56)","type":"resource"},{"data":[1056,8192,64,0,0],"details":[{"Additional information":[{"text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 128 reads and 1 write. ","type":"text"},{"text":"Banked on bits 11, 12, 13, 14, 15 into 32 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"65536 bytes","Memory Usage":"64 RAMs","Number of banks":"32 (banked on bits 11, 12, 13, 14, 15)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","type":"table"},{"text":"Stall-free,\n65536B requested,\n65536B implemented.","type":"brief"}],"name":"loop_ivdep.cpp:42 (in_buffer)","type":"resource"},{"data":[0,0,128,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"4096 bits","Implemented size":"65536 bytes","Memory Usage":"128 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","type":"table"},{"text":"Stall-free,\n65536B requested,\n65536B implemented.","type":"brief"}],"name":"loop_ivdep.cpp:43 (temp_buffer)","type":"resource"},{"children":[{"count":3,"data":[165,469,0,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[165,469,0,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"4-bit Select","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":46}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"47"}]],"name":"Load","type":"resource"},{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"47"}]],"name":"Store","type":"resource"}],"data":[395,464,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":47}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"48"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":48}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"22-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"4-bit Select","type":"resource"}],"data":[13,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":56}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:56","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,128,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":129,"data":[5386,9353,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"Store","type":"resource"}],"data":[5420,9377,0,128,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":59}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:59","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"4-bit Select","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":64}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:64","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"65"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"65"}]],"name":"Store","type":"resource"}],"data":[417,2169,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":65}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:65","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8797,23324,206,128,58],"debug":[[{"filename":"loop_ivdep.cpp","line":42}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<128ul>","total_kernel_resources":[8797,23324,206,128,58],"total_percent":[2.48268,1.16538,1.36493,7.59307,8.43215],"type":"function"},{"children":[{"data":[169,141,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'LinearIndex' (accessor.hpp:1523)\n - 'i' (loop_ivdep.cpp:64)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'LinearIndex' (accessor.hpp:1537)\n - 'i' (loop_ivdep.cpp:46)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_ivdep.cpp:46)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_ivdep.cpp:64)","type":"resource"},{"data":[14,94,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 5 due to a loop initiation interval of 5.","type":"text"}],"text":"1 register of width 22 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 5 due to a loop initiation interval of 5.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 22 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (loop_ivdep.cpp:56)","type":"resource"},{"data":[1056,8192,64,0,0],"details":[{"Additional information":[{"text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 128 reads and 1 write. ","type":"text"},{"text":"Banked on bits 11, 12, 13, 14, 15 into 32 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"65536 bytes","Memory Usage":"64 RAMs","Number of banks":"32 (banked on bits 11, 12, 13, 14, 15)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","type":"table"},{"text":"Stall-free,\n65536B requested,\n65536B implemented.","type":"brief"}],"name":"loop_ivdep.cpp:42 (in_buffer)","type":"resource"},{"data":[0,0,128,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"4096 bits","Implemented size":"65536 bytes","Memory Usage":"128 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","type":"table"},{"text":"Stall-free,\n65536B requested,\n65536B implemented.","type":"brief"}],"name":"loop_ivdep.cpp:43 (temp_buffer)","type":"resource"},{"children":[{"count":3,"data":[177,493,0,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[177,493,0,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"46"}]],"name":"4-bit Select","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":46}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"47"}]],"name":"Load","type":"resource"},{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"47"}]],"name":"Store","type":"resource"}],"data":[395,464,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":47}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"48"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":48}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"22-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"56"}]],"name":"4-bit Select","type":"resource"}],"data":[13,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":56}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:56","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,128,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":129,"data":[3337,5256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"59"}]],"name":"Store","type":"resource"}],"data":[3371,5280,0,128,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":59}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:59","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"64"}]],"name":"4-bit Select","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":64}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:64","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"65"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":"65"}]],"name":"Store","type":"resource"}],"data":[417,2169,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp","line":65}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_ivdep/build/src/loop_ivdep.cpp:65","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6768,19259,205,128,58],"debug":[[{"filename":"loop_ivdep.cpp","line":42}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<1ul>","total_kernel_resources":[6768,19259,205,128,58],"total_percent":[2.02105,0.927903,1.12705,7.55621,8.43215],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[17860,45218,474,256,116],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[197810,403790,966,379,116],"total_percent":[45.7156,23.4235,23.63,35.6063,24.9671],"type":"module"}