# Reading D:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# Loading project AJAY_A1_P08
# reading D:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini
# Loading project AJAY_A1_P07
# Compile of AJAY_A1_P07.v was successful.
# Compile of AJAY_A1_P07_TB.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.SimNot16
# vsim -gui work.SimNot16 
# Start time: 22:05:59 on Aug 22,2019
# Loading work.SimNot16
# Loading work.NotGate16
# Loading work.NotGate
add wave -position insertpoint sim:/SimNot16/*
run -all
