#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 25 15:53:28 2020
# Process ID: 5608
# Current directory: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6156 D:\BaiduNetdiskDownload\crz01\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\FPGA_RefDesign\11_SoC_Embedded_Design_MemTest\design\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design'
INFO: [Project 1-313] Project file moved from 'E:/workspace/KXZ7C01/SoC_Embedded_Design_PL_UART' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/ip_repo', nor could it be found using path 'E:/workspace/KXZ7C01/SoC_Embedded_Design_PL_UART/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'ps_subsys_processing_system7_0_0' generated file not found 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/ps_subsys_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ps_subsys_processing_system7_0_0' generated file not found 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ps_subsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ps_subsys_axi_interconnect_1_0
ps_subsys_proc_sys_reset_0_0
ps_subsys_processing_system7_0_0
ps_subsys_xbar_0
ps_subsys_axi_iic_0_0
ps_subsys_axi_uartlite_0_0
ps_subsys_auto_pc_0

INFO: [Project 1-230] Project 'PS_Embedded_Design.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 799.184 ; gain = 96.340
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {ps_subsys_axi_iic_0_0 ps_subsys_processing_system7_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
Upgrading 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_iic_0_0 (AXI IIC 2.0) from revision 14 to revision 18
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_interconnect_1_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 15 to revision 19
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 10 to revision 12
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/ps_subsys_processing_system7_0_0.hwdef' from disk; file path is too long.
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v' from disk; file path is too long.
ERROR: [IP_Flow 19-3506] IP Reset error: Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
WARNING: [IP_Flow 19-2162] IP 'ps_subsys_processing_system7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'ps_subsys_processing_system7_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-1081] Could not upgrade cell (proc_arm) - Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
Unable to reset IP before upgrading to 'xilinx.com:ip:processing_system7:5.5'
Upgrade IP was unsuccessful for 'ps_subsys_processing_system7_0_0'.
If the problem persists, please contact Xilinx support.
 
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
ps_subsys_processing_system7_0_0

Wrote  : <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd> 
Wrote  : <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ui/bd_3ca71b69.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 920.098 ; gain = 106.328
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
Upgrading 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/ps_subsys_processing_system7_0_0.hwdef' from disk; file path is too long.
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v' from disk; file path is too long.
ERROR: [IP_Flow 19-3506] IP Reset error: Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
WARNING: [IP_Flow 19-2162] IP 'ps_subsys_processing_system7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'ps_subsys_processing_system7_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-1081] Could not upgrade cell (proc_arm) - Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
Unable to reset IP before upgrading to 'xilinx.com:ip:processing_system7:5.5'
Upgrade IP was unsuccessful for 'ps_subsys_processing_system7_0_0'.
If the problem persists, please contact Xilinx support.
 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
Upgrading 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/ps_subsys_processing_system7_0_0.hwdef' from disk; file path is too long.
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v' from disk; file path is too long.
ERROR: [IP_Flow 19-3506] IP Reset error: Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
WARNING: [IP_Flow 19-2162] IP 'ps_subsys_processing_system7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'ps_subsys_processing_system7_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-1081] Could not upgrade cell (proc_arm) - Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
Unable to reset IP before upgrading to 'xilinx.com:ip:processing_system7:5.5'
Upgrade IP was unsuccessful for 'ps_subsys_processing_system7_0_0'.
If the problem persists, please contact Xilinx support.
 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
close_bd_design [get_bd_designs ps_subsys]
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
Upgrading 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/ps_subsys_processing_system7_0_0.hwdef' from disk; file path is too long.
WARNING: [IP_Flow 19-3810] Could not remove generated file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v' from disk; file path is too long.
ERROR: [IP_Flow 19-3506] IP Reset error: Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
WARNING: [IP_Flow 19-2162] IP 'ps_subsys_processing_system7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'ps_subsys_processing_system7_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-1081] Could not upgrade cell (proc_arm) - Failed to reset IP 'proc_arm'. Target 'Synthesis' failed to remove previously generated files from disk.
Unable to reset IP before upgrading to 'xilinx.com:ip:processing_system7:5.5'
Upgrade IP was unsuccessful for 'ps_subsys_processing_system7_0_0'.
If the problem persists, please contact Xilinx support.
 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:57:54 2020...
