# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5485 \
    name v347 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v347 \
    op interface \
    ports { v347_address0 { O 4 vector } v347_ce0 { O 1 bit } v347_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v347'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5486 \
    name v133_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_11 \
    op interface \
    ports { v133_11_address0 { O 10 vector } v133_11_ce0 { O 1 bit } v133_11_we0 { O 1 bit } v133_11_d0 { O 32 vector } v133_11_address1 { O 10 vector } v133_11_ce1 { O 1 bit } v133_11_we1 { O 1 bit } v133_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5487 \
    name v133_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_10 \
    op interface \
    ports { v133_10_address0 { O 10 vector } v133_10_ce0 { O 1 bit } v133_10_we0 { O 1 bit } v133_10_d0 { O 32 vector } v133_10_address1 { O 10 vector } v133_10_ce1 { O 1 bit } v133_10_we1 { O 1 bit } v133_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5488 \
    name v133_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_9 \
    op interface \
    ports { v133_9_address0 { O 10 vector } v133_9_ce0 { O 1 bit } v133_9_we0 { O 1 bit } v133_9_d0 { O 32 vector } v133_9_address1 { O 10 vector } v133_9_ce1 { O 1 bit } v133_9_we1 { O 1 bit } v133_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5489 \
    name v133_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_8 \
    op interface \
    ports { v133_8_address0 { O 10 vector } v133_8_ce0 { O 1 bit } v133_8_we0 { O 1 bit } v133_8_d0 { O 32 vector } v133_8_address1 { O 10 vector } v133_8_ce1 { O 1 bit } v133_8_we1 { O 1 bit } v133_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5490 \
    name v133_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_7 \
    op interface \
    ports { v133_7_address0 { O 10 vector } v133_7_ce0 { O 1 bit } v133_7_we0 { O 1 bit } v133_7_d0 { O 32 vector } v133_7_address1 { O 10 vector } v133_7_ce1 { O 1 bit } v133_7_we1 { O 1 bit } v133_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5491 \
    name v133_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_6 \
    op interface \
    ports { v133_6_address0 { O 10 vector } v133_6_ce0 { O 1 bit } v133_6_we0 { O 1 bit } v133_6_d0 { O 32 vector } v133_6_address1 { O 10 vector } v133_6_ce1 { O 1 bit } v133_6_we1 { O 1 bit } v133_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5492 \
    name v133_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_5 \
    op interface \
    ports { v133_5_address0 { O 10 vector } v133_5_ce0 { O 1 bit } v133_5_we0 { O 1 bit } v133_5_d0 { O 32 vector } v133_5_address1 { O 10 vector } v133_5_ce1 { O 1 bit } v133_5_we1 { O 1 bit } v133_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5493 \
    name v133_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_4 \
    op interface \
    ports { v133_4_address0 { O 10 vector } v133_4_ce0 { O 1 bit } v133_4_we0 { O 1 bit } v133_4_d0 { O 32 vector } v133_4_address1 { O 10 vector } v133_4_ce1 { O 1 bit } v133_4_we1 { O 1 bit } v133_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5494 \
    name v133_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_3 \
    op interface \
    ports { v133_3_address0 { O 10 vector } v133_3_ce0 { O 1 bit } v133_3_we0 { O 1 bit } v133_3_d0 { O 32 vector } v133_3_address1 { O 10 vector } v133_3_ce1 { O 1 bit } v133_3_we1 { O 1 bit } v133_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5495 \
    name v133_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_2 \
    op interface \
    ports { v133_2_address0 { O 10 vector } v133_2_ce0 { O 1 bit } v133_2_we0 { O 1 bit } v133_2_d0 { O 32 vector } v133_2_address1 { O 10 vector } v133_2_ce1 { O 1 bit } v133_2_we1 { O 1 bit } v133_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5496 \
    name v133_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_1 \
    op interface \
    ports { v133_1_address0 { O 10 vector } v133_1_ce0 { O 1 bit } v133_1_we0 { O 1 bit } v133_1_d0 { O 32 vector } v133_1_address1 { O 10 vector } v133_1_ce1 { O 1 bit } v133_1_we1 { O 1 bit } v133_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5497 \
    name v133_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v133_0 \
    op interface \
    ports { v133_0_address0 { O 10 vector } v133_0_ce0 { O 1 bit } v133_0_we0 { O 1 bit } v133_0_d0 { O 32 vector } v133_0_address1 { O 10 vector } v133_0_ce1 { O 1 bit } v133_0_we1 { O 1 bit } v133_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v133_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5498 \
    name acc_outp3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V \
    op interface \
    ports { acc_outp3_V_address0 { O 9 vector } acc_outp3_V_ce0 { O 1 bit } acc_outp3_V_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5499 \
    name acc_outp3_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_1 \
    op interface \
    ports { acc_outp3_V_1_address0 { O 9 vector } acc_outp3_V_1_ce0 { O 1 bit } acc_outp3_V_1_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5500 \
    name acc_outp3_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_2 \
    op interface \
    ports { acc_outp3_V_2_address0 { O 9 vector } acc_outp3_V_2_ce0 { O 1 bit } acc_outp3_V_2_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5501 \
    name acc_outp3_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_3 \
    op interface \
    ports { acc_outp3_V_3_address0 { O 9 vector } acc_outp3_V_3_ce0 { O 1 bit } acc_outp3_V_3_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5502 \
    name acc_outp3_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_4 \
    op interface \
    ports { acc_outp3_V_4_address0 { O 9 vector } acc_outp3_V_4_ce0 { O 1 bit } acc_outp3_V_4_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5503 \
    name acc_outp3_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_5 \
    op interface \
    ports { acc_outp3_V_5_address0 { O 9 vector } acc_outp3_V_5_ce0 { O 1 bit } acc_outp3_V_5_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5504 \
    name acc_outp3_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_6 \
    op interface \
    ports { acc_outp3_V_6_address0 { O 9 vector } acc_outp3_V_6_ce0 { O 1 bit } acc_outp3_V_6_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5505 \
    name acc_outp3_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_7 \
    op interface \
    ports { acc_outp3_V_7_address0 { O 9 vector } acc_outp3_V_7_ce0 { O 1 bit } acc_outp3_V_7_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5506 \
    name acc_outp3_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_8 \
    op interface \
    ports { acc_outp3_V_8_address0 { O 9 vector } acc_outp3_V_8_ce0 { O 1 bit } acc_outp3_V_8_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5507 \
    name acc_outp3_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_9 \
    op interface \
    ports { acc_outp3_V_9_address0 { O 9 vector } acc_outp3_V_9_ce0 { O 1 bit } acc_outp3_V_9_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5508 \
    name acc_outp3_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_10 \
    op interface \
    ports { acc_outp3_V_10_address0 { O 9 vector } acc_outp3_V_10_ce0 { O 1 bit } acc_outp3_V_10_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5509 \
    name acc_outp3_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp3_V_11 \
    op interface \
    ports { acc_outp3_V_11_address0 { O 9 vector } acc_outp3_V_11_ce0 { O 1 bit } acc_outp3_V_11_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp3_V_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


