{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:43:12 2020 " "Info: Processing started: Mon Dec 14 17:43:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "51 " "Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector503~2 " "Info: Detected gated clock \"Selector503~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector503~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~2 " "Info: Detected gated clock \"Equal126~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 257 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~1 " "Info: Detected gated clock \"Equal126~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 257 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 254 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~2 " "Info: Detected gated clock \"Equal119~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal121~0 " "Info: Detected gated clock \"Equal121~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal121~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~1 " "Info: Detected gated clock \"Equal122~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~2 " "Info: Detected gated clock \"Equal118~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~2 " "Info: Detected gated clock \"Equal120~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 251 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~1 " "Info: Detected gated clock \"Equal120~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 251 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~0 " "Info: Detected gated clock \"Equal120~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 251 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~1 " "Info: Detected gated clock \"Equal127~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 258 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 262 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 257 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 260 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 258 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~9 " "Info: Detected gated clock \"Equal117~9\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~8 " "Info: Detected gated clock \"Equal117~8\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~10 " "Info: Detected gated clock \"Equal117~10\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 255 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~1 " "Info: Detected gated clock \"Equal119~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~7 " "Info: Detected gated clock \"Equal117~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~6 " "Info: Detected gated clock \"Equal117~6\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~5 " "Info: Detected gated clock \"Equal117~5\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~4 " "Info: Detected gated clock \"Equal117~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~1 " "Info: Detected gated clock \"Equal118~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~0 " "Info: Detected gated clock \"Equal118~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~0 " "Info: Detected gated clock \"Equal119~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 78 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register screen_row\[7\]~reg0 register screen_col\[24\]\$latch 44.61 MHz 22.414 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.61 MHz between source register \"screen_row\[7\]~reg0\" and destination register \"screen_col\[24\]\$latch\" (period= 22.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.800 ns + Longest register register " "Info: + Longest register to register delay is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_row\[7\]~reg0 1 REG LC_X6_Y14_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y14_N2; Fanout = 6; REG Node = 'screen_row\[7\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_row[7]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.292 ns) 0.830 ns Equal118~0 2 COMB LC_X6_Y14_N8 2 " "Info: 2: + IC(0.538 ns) + CELL(0.292 ns) = 0.830 ns; Loc. = LC_X6_Y14_N8; Fanout = 2; COMB Node = 'Equal118~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { screen_row[7]~reg0 Equal118~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.442 ns) 2.389 ns Equal118~1 3 COMB LC_X4_Y14_N6 4 " "Info: 3: + IC(1.117 ns) + CELL(0.442 ns) = 2.389 ns; Loc. = LC_X4_Y14_N6; Fanout = 4; COMB Node = 'Equal118~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Equal118~0 Equal118~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.590 ns) 3.733 ns Equal118~2 4 COMB LC_X5_Y14_N9 13 " "Info: 4: + IC(0.754 ns) + CELL(0.590 ns) = 3.733 ns; Loc. = LC_X5_Y14_N9; Fanout = 13; COMB Node = 'Equal118~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { Equal118~1 Equal118~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 4.468 ns Selector564~0 5 COMB LC_X5_Y14_N7 1 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 4.468 ns; Loc. = LC_X5_Y14_N7; Fanout = 1; COMB Node = 'Selector564~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Equal118~2 Selector564~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 5.487 ns Selector564~1 6 COMB LC_X5_Y14_N3 3 " "Info: 6: + IC(0.429 ns) + CELL(0.590 ns) = 5.487 ns; Loc. = LC_X5_Y14_N3; Fanout = 3; COMB Node = 'Selector564~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Selector564~0 Selector564~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 6.337 ns WideOr59~0 7 COMB LC_X5_Y14_N4 5 " "Info: 7: + IC(0.408 ns) + CELL(0.442 ns) = 6.337 ns; Loc. = LC_X5_Y14_N4; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Selector564~1 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.114 ns) 7.567 ns WideOr59~1 8 COMB LC_X8_Y14_N5 1 " "Info: 8: + IC(1.116 ns) + CELL(0.114 ns) = 7.567 ns; Loc. = LC_X8_Y14_N5; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.863 ns WideNor0 9 COMB LC_X8_Y14_N6 27 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 7.863 ns; Loc. = LC_X8_Y14_N6; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(0.292 ns) 11.130 ns Selector553~0 10 COMB LC_X29_Y14_N7 3 " "Info: 10: + IC(2.975 ns) + CELL(0.292 ns) = 11.130 ns; Loc. = LC_X29_Y14_N7; Fanout = 3; COMB Node = 'Selector553~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { WideNor0 Selector553~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 11.865 ns Selector552~0 11 COMB LC_X29_Y14_N9 5 " "Info: 11: + IC(0.443 ns) + CELL(0.292 ns) = 11.865 ns; Loc. = LC_X29_Y14_N9; Fanout = 5; COMB Node = 'Selector552~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Selector553~0 Selector552~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.072 ns) + CELL(0.114 ns) 15.051 ns Selector529~3 12 COMB LC_X12_Y18_N2 1 " "Info: 12: + IC(3.072 ns) + CELL(0.114 ns) = 15.051 ns; Loc. = LC_X12_Y18_N2; Fanout = 1; COMB Node = 'Selector529~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { Selector552~0 Selector529~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 15.800 ns screen_col\[24\]\$latch 13 REG LC_X12_Y18_N5 1 " "Info: 13: + IC(0.457 ns) + CELL(0.292 ns) = 15.800 ns; Loc. = LC_X12_Y18_N5; Fanout = 1; REG Node = 'screen_col\[24\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Selector529~3 screen_col[24]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 24.47 % ) " "Info: Total cell delay = 3.866 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.934 ns ( 75.53 % ) " "Info: Total interconnect delay = 11.934 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector553~0 Selector552~0 Selector529~3 screen_col[24]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector553~0 {} Selector552~0 {} Selector529~3 {} screen_col[24]$latch {} } { 0.000ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 2.975ns 0.443ns 3.072ns 0.457ns } { 0.000ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.784 ns - Smallest " "Info: - Smallest clock skew is 5.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.738 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns screen_state.0100 2 REG LC_X9_Y10_N6 6 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X9_Y10_N6; Fanout = 6; REG Node = 'screen_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk screen_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.590 ns) 4.535 ns Selector503~2 3 COMB LC_X8_Y10_N9 32 " "Info: 3: + IC(0.796 ns) + CELL(0.590 ns) = 4.535 ns; Loc. = LC_X8_Y10_N9; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { screen_state.0100 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(0.114 ns) 8.738 ns screen_col\[24\]\$latch 4 REG LC_X12_Y18_N5 1 " "Info: 4: + IC(4.089 ns) + CELL(0.114 ns) = 8.738 ns; Loc. = LC_X12_Y18_N5; Fanout = 1; REG Node = 'screen_col\[24\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { Selector503~2 screen_col[24]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.108 ns ( 35.57 % ) " "Info: Total cell delay = 3.108 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.630 ns ( 64.43 % ) " "Info: Total interconnect delay = 5.630 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { clk screen_state.0100 Selector503~2 screen_col[24]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { clk {} clk~out0 {} screen_state.0100 {} Selector503~2 {} screen_col[24]$latch {} } { 0.000ns 0.000ns 0.745ns 0.796ns 4.089ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns screen_row\[7\]~reg0 2 REG LC_X6_Y14_N2 6 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X6_Y14_N2; Fanout = 6; REG Node = 'screen_row\[7\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { clk screen_state.0100 Selector503~2 screen_col[24]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { clk {} clk~out0 {} screen_state.0100 {} Selector503~2 {} screen_col[24]$latch {} } { 0.000ns 0.000ns 0.745ns 0.796ns 4.089ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.967 ns + " "Info: + Micro setup delay of destination is 0.967 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector553~0 Selector552~0 Selector529~3 screen_col[24]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector553~0 {} Selector552~0 {} Selector529~3 {} screen_col[24]$latch {} } { 0.000ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 2.975ns 0.443ns 3.072ns 0.457ns } { 0.000ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { clk screen_state.0100 Selector503~2 screen_col[24]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { clk {} clk~out0 {} screen_state.0100 {} Selector503~2 {} screen_col[24]$latch {} } { 0.000ns 0.000ns 0.745ns 0.796ns 4.089ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0000 screen_col\[10\]\$latch clk 10.248 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0000\" and destination pin or register \"screen_col\[10\]\$latch\" for clock \"clk\" (Hold time is 10.248 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.744 ns + Largest " "Info: + Largest clock skew is 13.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.669 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[7\]~reg0 2 REG LC_X6_Y14_N2 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X6_Y14_N2; Fanout = 6; REG Node = 'screen_row\[7\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.292 ns) 4.008 ns Equal118~0 3 COMB LC_X6_Y14_N8 2 " "Info: 3: + IC(0.538 ns) + CELL(0.292 ns) = 4.008 ns; Loc. = LC_X6_Y14_N8; Fanout = 2; COMB Node = 'Equal118~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { screen_row[7]~reg0 Equal118~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.442 ns) 5.567 ns Equal118~1 4 COMB LC_X4_Y14_N6 4 " "Info: 4: + IC(1.117 ns) + CELL(0.442 ns) = 5.567 ns; Loc. = LC_X4_Y14_N6; Fanout = 4; COMB Node = 'Equal118~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Equal118~0 Equal118~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.590 ns) 6.911 ns Equal118~2 5 COMB LC_X5_Y14_N9 13 " "Info: 5: + IC(0.754 ns) + CELL(0.590 ns) = 6.911 ns; Loc. = LC_X5_Y14_N9; Fanout = 13; COMB Node = 'Equal118~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { Equal118~1 Equal118~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 7.646 ns Selector564~0 6 COMB LC_X5_Y14_N7 1 " "Info: 6: + IC(0.443 ns) + CELL(0.292 ns) = 7.646 ns; Loc. = LC_X5_Y14_N7; Fanout = 1; COMB Node = 'Selector564~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Equal118~2 Selector564~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 8.665 ns Selector564~1 7 COMB LC_X5_Y14_N3 3 " "Info: 7: + IC(0.429 ns) + CELL(0.590 ns) = 8.665 ns; Loc. = LC_X5_Y14_N3; Fanout = 3; COMB Node = 'Selector564~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Selector564~0 Selector564~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 9.515 ns WideOr59~0 8 COMB LC_X5_Y14_N4 5 " "Info: 8: + IC(0.408 ns) + CELL(0.442 ns) = 9.515 ns; Loc. = LC_X5_Y14_N4; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Selector564~1 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.114 ns) 10.745 ns WideOr59~1 9 COMB LC_X8_Y14_N5 1 " "Info: 9: + IC(1.116 ns) + CELL(0.114 ns) = 10.745 ns; Loc. = LC_X8_Y14_N5; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.041 ns WideNor0 10 COMB LC_X8_Y14_N6 27 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 11.041 ns; Loc. = LC_X8_Y14_N6; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.114 ns) 12.446 ns Selector503~2 11 COMB LC_X8_Y10_N9 32 " "Info: 11: + IC(1.291 ns) + CELL(0.114 ns) = 12.446 ns; Loc. = LC_X8_Y10_N9; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.109 ns) + CELL(0.114 ns) 16.669 ns screen_col\[10\]\$latch 12 REG LC_X9_Y16_N4 1 " "Info: 12: + IC(4.109 ns) + CELL(0.114 ns) = 16.669 ns; Loc. = LC_X9_Y16_N4; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { Selector503~2 screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.508 ns ( 33.04 % ) " "Info: Total cell delay = 5.508 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.161 ns ( 66.96 % ) " "Info: Total interconnect delay = 11.161 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.669 ns" { clk screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.669 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.774ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 1.291ns 4.109ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.925 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns screen_state.0000 2 REG LC_X8_Y10_N0 36 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N0; Fanout = 36; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.669 ns" { clk screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.669 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.774ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 1.291ns 4.109ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.272 ns - Shortest register register " "Info: - Shortest register to register delay is 3.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0000 1 REG LC_X8_Y10_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N0; Fanout = 36; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.442 ns) 2.237 ns Selector564~2 2 COMB LC_X9_Y16_N1 4 " "Info: 2: + IC(1.795 ns) + CELL(0.442 ns) = 2.237 ns; Loc. = LC_X9_Y16_N1; Fanout = 4; COMB Node = 'Selector564~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { screen_state.0000 Selector564~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.533 ns Selector561~3 3 COMB LC_X9_Y16_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 2.533 ns; Loc. = LC_X9_Y16_N2; Fanout = 1; COMB Node = 'Selector561~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector564~2 Selector561~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 3.272 ns screen_col\[10\]\$latch 4 REG LC_X9_Y16_N4 1 " "Info: 4: + IC(0.447 ns) + CELL(0.292 ns) = 3.272 ns; Loc. = LC_X9_Y16_N4; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selector561~3 screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.848 ns ( 25.92 % ) " "Info: Total cell delay = 0.848 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 74.08 % ) " "Info: Total interconnect delay = 2.424 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { screen_state.0000 Selector564~2 Selector561~3 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.272 ns" { screen_state.0000 {} Selector564~2 {} Selector561~3 {} screen_col[10]$latch {} } { 0.000ns 1.795ns 0.182ns 0.447ns } { 0.000ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.669 ns" { clk screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.669 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.774ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 1.291ns 4.109ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { screen_state.0000 Selector564~2 Selector561~3 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.272 ns" { screen_state.0000 {} Selector564~2 {} Selector561~3 {} screen_col[10]$latch {} } { 0.000ns 1.795ns 0.182ns 0.447ns } { 0.000ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_state.0001 left_btn clk 15.184 ns register " "Info: tsu for register \"LCD_state.0001\" (data pin = \"left_btn\", clock pin = \"clk\") is 15.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.049 ns + Longest pin register " "Info: + Longest pin to register delay is 18.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns left_btn 1 PIN PIN_225 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_225; Fanout = 6; PIN Node = 'left_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.995 ns) + CELL(0.590 ns) 8.060 ns Selector404~44 2 COMB LC_X7_Y9_N2 1 " "Info: 2: + IC(5.995 ns) + CELL(0.590 ns) = 8.060 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; COMB Node = 'Selector404~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { left_btn Selector404~44 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.356 ns Selector404~45 3 COMB LC_X7_Y9_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 8.356 ns; Loc. = LC_X7_Y9_N3; Fanout = 2; COMB Node = 'Selector404~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~44 Selector404~45 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.292 ns) 10.231 ns Selector404~57 4 COMB LC_X10_Y10_N2 1 " "Info: 4: + IC(1.583 ns) + CELL(0.292 ns) = 10.231 ns; Loc. = LC_X10_Y10_N2; Fanout = 1; COMB Node = 'Selector404~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Selector404~45 Selector404~57 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.527 ns Selector404~58 5 COMB LC_X10_Y10_N3 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 10.527 ns; Loc. = LC_X10_Y10_N3; Fanout = 1; COMB Node = 'Selector404~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~57 Selector404~58 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.823 ns Selector404~59 6 COMB LC_X10_Y10_N4 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 10.823 ns; Loc. = LC_X10_Y10_N4; Fanout = 1; COMB Node = 'Selector404~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~58 Selector404~59 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 11.277 ns Selector404~60 7 COMB LC_X10_Y10_N5 1 " "Info: 7: + IC(0.340 ns) + CELL(0.114 ns) = 11.277 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; COMB Node = 'Selector404~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector404~59 Selector404~60 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.573 ns Selector404~61 8 COMB LC_X10_Y10_N6 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.573 ns; Loc. = LC_X10_Y10_N6; Fanout = 1; COMB Node = 'Selector404~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~60 Selector404~61 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 12.900 ns Selector404~62 9 COMB LC_X9_Y8_N2 1 " "Info: 9: + IC(1.213 ns) + CELL(0.114 ns) = 12.900 ns; Loc. = LC_X9_Y8_N2; Fanout = 1; COMB Node = 'Selector404~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Selector404~61 Selector404~62 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.196 ns Selector404~63 10 COMB LC_X9_Y8_N3 1 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 13.196 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'Selector404~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~62 Selector404~63 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.492 ns Selector404~64 11 COMB LC_X9_Y8_N4 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 13.492 ns; Loc. = LC_X9_Y8_N4; Fanout = 1; COMB Node = 'Selector404~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~63 Selector404~64 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 13.946 ns Selector404~65 12 COMB LC_X9_Y8_N5 1 " "Info: 12: + IC(0.340 ns) + CELL(0.114 ns) = 13.946 ns; Loc. = LC_X9_Y8_N5; Fanout = 1; COMB Node = 'Selector404~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector404~64 Selector404~65 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.242 ns Selector404~66 13 COMB LC_X9_Y8_N6 1 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 14.242 ns; Loc. = LC_X9_Y8_N6; Fanout = 1; COMB Node = 'Selector404~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~65 Selector404~66 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.538 ns Selector404~67 14 COMB LC_X9_Y8_N7 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 14.538 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'Selector404~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~66 Selector404~67 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.834 ns Selector404~68 15 COMB LC_X9_Y8_N8 1 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 14.834 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'Selector404~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~67 Selector404~68 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.130 ns Selector404~72 16 COMB LC_X9_Y8_N9 1 " "Info: 16: + IC(0.182 ns) + CELL(0.114 ns) = 15.130 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; COMB Node = 'Selector404~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector404~68 Selector404~72 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.442 ns) 16.653 ns Selector404~69 17 COMB LC_X7_Y8_N6 5 " "Info: 17: + IC(1.081 ns) + CELL(0.442 ns) = 16.653 ns; Loc. = LC_X7_Y8_N6; Fanout = 5; COMB Node = 'Selector404~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { Selector404~72 Selector404~69 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.309 ns) 18.049 ns LCD_state.0001 18 REG LC_X5_Y8_N1 3 " "Info: 18: + IC(1.087 ns) + CELL(0.309 ns) = 18.049 ns; Loc. = LC_X5_Y8_N1; Fanout = 3; REG Node = 'LCD_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Selector404~69 LCD_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.590 ns ( 25.43 % ) " "Info: Total cell delay = 4.590 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.459 ns ( 74.57 % ) " "Info: Total interconnect delay = 13.459 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.049 ns" { left_btn Selector404~44 Selector404~45 Selector404~57 Selector404~58 Selector404~59 Selector404~60 Selector404~61 Selector404~62 Selector404~63 Selector404~64 Selector404~65 Selector404~66 Selector404~67 Selector404~68 Selector404~72 Selector404~69 LCD_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.049 ns" { left_btn {} left_btn~out0 {} Selector404~44 {} Selector404~45 {} Selector404~57 {} Selector404~58 {} Selector404~59 {} Selector404~60 {} Selector404~61 {} Selector404~62 {} Selector404~63 {} Selector404~64 {} Selector404~65 {} Selector404~66 {} Selector404~67 {} Selector404~68 {} Selector404~72 {} Selector404~69 {} LCD_state.0001 {} } { 0.000ns 0.000ns 5.995ns 0.182ns 1.583ns 0.182ns 0.182ns 0.340ns 0.182ns 1.213ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.182ns 1.081ns 1.087ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns LCD_state.0001 2 REG LC_X5_Y8_N1 3 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X5_Y8_N1; Fanout = 3; REG Node = 'LCD_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk LCD_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk LCD_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} LCD_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.049 ns" { left_btn Selector404~44 Selector404~45 Selector404~57 Selector404~58 Selector404~59 Selector404~60 Selector404~61 Selector404~62 Selector404~63 Selector404~64 Selector404~65 Selector404~66 Selector404~67 Selector404~68 Selector404~72 Selector404~69 LCD_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.049 ns" { left_btn {} left_btn~out0 {} Selector404~44 {} Selector404~45 {} Selector404~57 {} Selector404~58 {} Selector404~59 {} Selector404~60 {} Selector404~61 {} Selector404~62 {} Selector404~63 {} Selector404~64 {} Selector404~65 {} Selector404~66 {} Selector404~67 {} Selector404~68 {} Selector404~72 {} Selector404~69 {} LCD_state.0001 {} } { 0.000ns 0.000ns 5.995ns 0.182ns 1.583ns 0.182ns 0.182ns 0.340ns 0.182ns 1.213ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.182ns 1.081ns 1.087ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.442ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk LCD_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} LCD_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[29\] screen_col\[29\]\$latch 24.249 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[29\]\" through register \"screen_col\[29\]\$latch\" is 24.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.850 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[7\]~reg0 2 REG LC_X6_Y14_N2 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X6_Y14_N2; Fanout = 6; REG Node = 'screen_row\[7\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[7]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.292 ns) 4.008 ns Equal118~0 3 COMB LC_X6_Y14_N8 2 " "Info: 3: + IC(0.538 ns) + CELL(0.292 ns) = 4.008 ns; Loc. = LC_X6_Y14_N8; Fanout = 2; COMB Node = 'Equal118~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { screen_row[7]~reg0 Equal118~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.442 ns) 5.567 ns Equal118~1 4 COMB LC_X4_Y14_N6 4 " "Info: 4: + IC(1.117 ns) + CELL(0.442 ns) = 5.567 ns; Loc. = LC_X4_Y14_N6; Fanout = 4; COMB Node = 'Equal118~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Equal118~0 Equal118~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.590 ns) 6.911 ns Equal118~2 5 COMB LC_X5_Y14_N9 13 " "Info: 5: + IC(0.754 ns) + CELL(0.590 ns) = 6.911 ns; Loc. = LC_X5_Y14_N9; Fanout = 13; COMB Node = 'Equal118~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { Equal118~1 Equal118~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 7.646 ns Selector564~0 6 COMB LC_X5_Y14_N7 1 " "Info: 6: + IC(0.443 ns) + CELL(0.292 ns) = 7.646 ns; Loc. = LC_X5_Y14_N7; Fanout = 1; COMB Node = 'Selector564~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Equal118~2 Selector564~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 8.665 ns Selector564~1 7 COMB LC_X5_Y14_N3 3 " "Info: 7: + IC(0.429 ns) + CELL(0.590 ns) = 8.665 ns; Loc. = LC_X5_Y14_N3; Fanout = 3; COMB Node = 'Selector564~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Selector564~0 Selector564~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 9.515 ns WideOr59~0 8 COMB LC_X5_Y14_N4 5 " "Info: 8: + IC(0.408 ns) + CELL(0.442 ns) = 9.515 ns; Loc. = LC_X5_Y14_N4; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Selector564~1 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.114 ns) 10.745 ns WideOr59~1 9 COMB LC_X8_Y14_N5 1 " "Info: 9: + IC(1.116 ns) + CELL(0.114 ns) = 10.745 ns; Loc. = LC_X8_Y14_N5; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.041 ns WideNor0 10 COMB LC_X8_Y14_N6 27 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 11.041 ns; Loc. = LC_X8_Y14_N6; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.114 ns) 12.446 ns Selector503~2 11 COMB LC_X8_Y10_N9 32 " "Info: 11: + IC(1.291 ns) + CELL(0.114 ns) = 12.446 ns; Loc. = LC_X8_Y10_N9; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.292 ns) 16.850 ns screen_col\[29\]\$latch 12 REG LC_X30_Y14_N8 1 " "Info: 12: + IC(4.112 ns) + CELL(0.292 ns) = 16.850 ns; Loc. = LC_X30_Y14_N8; Fanout = 1; REG Node = 'screen_col\[29\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { Selector503~2 screen_col[29]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.686 ns ( 33.74 % ) " "Info: Total cell delay = 5.686 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.164 ns ( 66.26 % ) " "Info: Total interconnect delay = 11.164 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.850 ns" { clk screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[29]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.850 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[29]$latch {} } { 0.000ns 0.000ns 0.774ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 1.291ns 4.112ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.399 ns + Longest register pin " "Info: + Longest register to pin delay is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[29\]\$latch 1 REG LC_X30_Y14_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y14_N8; Fanout = 1; REG Node = 'screen_col\[29\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[29]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.275 ns) + CELL(2.124 ns) 7.399 ns screen_col\[29\] 2 PIN PIN_11 0 " "Info: 2: + IC(5.275 ns) + CELL(2.124 ns) = 7.399 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'screen_col\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 28.71 % ) " "Info: Total cell delay = 2.124 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 71.29 % ) " "Info: Total interconnect delay = 5.275 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { screen_col[29]$latch {} screen_col[29] {} } { 0.000ns 5.275ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.850 ns" { clk screen_row[7]~reg0 Equal118~0 Equal118~1 Equal118~2 Selector564~0 Selector564~1 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[29]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.850 ns" { clk {} clk~out0 {} screen_row[7]~reg0 {} Equal118~0 {} Equal118~1 {} Equal118~2 {} Selector564~0 {} Selector564~1 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[29]$latch {} } { 0.000ns 0.000ns 0.774ns 0.538ns 1.117ns 0.754ns 0.443ns 0.429ns 0.408ns 1.116ns 0.182ns 1.291ns 4.112ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.590ns 0.292ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { screen_col[29]$latch {} screen_col[29] {} } { 0.000ns 5.275ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "game_mode\[1\] left_btn clk -4.422 ns register " "Info: th for register \"game_mode\[1\]\" (data pin = \"left_btn\", clock pin = \"clk\") is -4.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.956 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns game_mode\[1\] 2 REG LC_X6_Y15_N5 10 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X6_Y15_N5; Fanout = 10; REG Node = 'game_mode\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk game_mode[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk game_mode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} game_mode[1] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns left_btn 1 PIN PIN_225 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_225; Fanout = 6; PIN Node = 'left_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.309 ns) 7.393 ns game_mode\[1\] 2 REG LC_X6_Y15_N5 10 " "Info: 2: + IC(5.609 ns) + CELL(0.309 ns) = 7.393 ns; Loc. = LC_X6_Y15_N5; Fanout = 10; REG Node = 'game_mode\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { left_btn game_mode[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 24.13 % ) " "Info: Total cell delay = 1.784 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 75.87 % ) " "Info: Total interconnect delay = 5.609 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { left_btn game_mode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { left_btn {} left_btn~out0 {} game_mode[1] {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk game_mode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} game_mode[1] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { left_btn game_mode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { left_btn {} left_btn~out0 {} game_mode[1] {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:43:13 2020 " "Info: Processing ended: Mon Dec 14 17:43:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
