

================================================================
== Vivado HLS Report for 'FFT_stages'
================================================================
* Date:           Mon Dec 16 22:38:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ELD_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  171|  171|  171|  171|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- stage1     |   32|   32|         8|          -|          -|     4|    no    |
        |- stage2     |   72|   72|        36|          -|          -|     2|    no    |
        | + stage2.1  |   34|   34|        17|          -|          -|     2|    no    |
        |- stage3     |   64|   64|        16|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    151|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1392|   2886|    -|
|Memory           |        4|      -|     128|      8|    0|
|Multiplexer      |        -|      -|       -|    694|    -|
|Register         |        -|      -|     601|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     20|    2121|   3739|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      9|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ns_32_5_full_dsp_1_U2      |FFT_fadd_32ns_32ns_32_5_full_dsp_1      |        0|      2|  205|  390|    0|
    |FFT_faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |FFT_faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32ns_32_4_max_dsp_1_U5       |FFT_fmul_32ns_32ns_32_4_max_dsp_1       |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ns_32_4_max_dsp_1_U6       |FFT_fmul_32ns_32ns_32_4_max_dsp_1       |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ns_32_4_max_dsp_1_U7       |FFT_fmul_32ns_32ns_32_4_max_dsp_1       |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ns_32_4_max_dsp_1_U8       |FFT_fmul_32ns_32ns_32_4_max_dsp_1       |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32ns_32_5_full_dsp_1_U3      |FFT_fsub_32ns_32ns_32_5_full_dsp_1      |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ns_32_5_full_dsp_1_U4      |FFT_fsub_32ns_32ns_32_5_full_dsp_1      |        0|      2|  205|  390|    0|
    |FFT_mux_42_32_1_1_U9                       |FFT_mux_42_32_1_1                       |        0|      0|    0|   21|    0|
    |FFT_mux_42_32_1_1_U10                      |FFT_mux_42_32_1_1                       |        0|      0|    0|   21|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                        |        0|     20| 1392| 2886|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp1_real_U  |FFT_stages_temp1_real  |        2|   0|   0|    0|     8|   32|     1|          256|
    |temp1_imag_U  |FFT_stages_temp1_real  |        2|   0|   0|    0|     8|   32|     1|          256|
    |temp2_real_U  |FFT_stages_temp2_real  |        0|  64|   4|    0|     8|   32|     1|          256|
    |temp2_imag_U  |FFT_stages_temp2_real  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                       |        4| 128|   8|    0|    32|  128|     4|         1024|
    +--------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln36_fu_585_p2       |     +    |      0|  0|  13|           4|           4|
    |i_4_fu_645_p2            |     +    |      0|  0|  12|           3|           1|
    |i_5_fu_596_p2            |     +    |      0|  0|  13|           4|           3|
    |i_fu_531_p2              |     +    |      0|  0|  13|           2|           4|
    |j_fu_569_p2              |     +    |      0|  0|  10|           2|           1|
    |icmp_ln35_fu_563_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln42_fu_639_p2      |   icmp   |      0|  0|   9|           3|           4|
    |or_ln29_fu_519_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln36_fu_549_p2        |    or    |      0|  0|   3|           3|           2|
    |select_ln36_1_fu_616_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln36_fu_606_p3    |  select  |      0|  0|  30|           1|           1|
    |xor_ln43_fu_651_p2       |    xor   |      0|  0|   4|           3|           4|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 151|          31|          60|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  193|         44|    1|         44|
    |grp_fu_375_opcode    |   15|          3|    2|          6|
    |grp_fu_375_p0        |   27|          5|   32|        160|
    |grp_fu_375_p1        |   21|          4|   32|        128|
    |grp_fu_379_p0        |   27|          5|   32|        160|
    |grp_fu_379_p1        |   21|          4|   32|        128|
    |grp_fu_383_p0        |   21|          4|   32|        128|
    |grp_fu_383_p1        |   15|          3|   32|         96|
    |grp_fu_387_p0        |   21|          4|   32|        128|
    |grp_fu_387_p1        |   15|          3|   32|         96|
    |grp_fu_391_p0        |   15|          3|   32|         96|
    |grp_fu_391_p1        |   15|          3|   32|         96|
    |grp_fu_396_p0        |   15|          3|   32|         96|
    |grp_fu_396_p1        |   15|          3|   32|         96|
    |grp_fu_401_p0        |   15|          3|   32|         96|
    |grp_fu_401_p1        |   15|          3|   32|         96|
    |grp_fu_406_p0        |   15|          3|   32|         96|
    |grp_fu_406_p1        |   15|          3|   32|         96|
    |i_0_reg_328          |    9|          2|    4|          8|
    |i_1_reg_339          |    9|          2|    4|          8|
    |i_2_reg_363          |    9|          2|    3|          6|
    |j_0_reg_351          |    9|          2|    2|          4|
    |reg_447              |    9|          2|   32|         64|
    |reg_456              |    9|          2|   32|         64|
    |temp1_imag_address0  |   15|          3|    3|          9|
    |temp1_imag_address1  |   15|          3|    3|          9|
    |temp1_real_address0  |   15|          3|    3|          9|
    |temp1_real_address1  |   15|          3|    3|          9|
    |temp2_imag_address0  |   27|          5|    3|         15|
    |temp2_imag_d0        |   15|          3|   32|         96|
    |temp2_real_address0  |   27|          5|    3|         15|
    |temp2_real_d0        |   15|          3|   32|         96|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  694|        143|  674|       2254|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FFT_input_imag_load_1_reg_763  |  32|   0|   32|          0|
    |FFT_input_imag_load_reg_751    |  32|   0|   32|          0|
    |FFT_input_real_load_1_reg_757  |  32|   0|   32|          0|
    |FFT_input_real_load_reg_745    |  32|   0|   32|          0|
    |ap_CS_fsm                      |  43|   0|   43|          0|
    |i_0_reg_328                    |   4|   0|    4|          0|
    |i_1_reg_339                    |   4|   0|    4|          0|
    |i_2_reg_363                    |   3|   0|    3|          0|
    |i_4_reg_842                    |   3|   0|    3|          0|
    |i_reg_740                      |   4|   0|    4|          0|
    |j_0_reg_351                    |   2|   0|    2|          0|
    |j_reg_780                      |   2|   0|    2|          0|
    |reg_415                        |  32|   0|   32|          0|
    |reg_424                        |  32|   0|   32|          0|
    |reg_433                        |  32|   0|   32|          0|
    |reg_440                        |  32|   0|   32|          0|
    |reg_447                        |  32|   0|   32|          0|
    |reg_456                        |  32|   0|   32|          0|
    |reg_465                        |  32|   0|   32|          0|
    |reg_470                        |  32|   0|   32|          0|
    |reg_475                        |  32|   0|   32|          0|
    |reg_480                        |  32|   0|   32|          0|
    |reg_485                        |  32|   0|   32|          0|
    |reg_493                        |  32|   0|   32|          0|
    |tmp_24_reg_785                 |   2|   0|    2|          0|
    |zext_ln29_1_reg_724            |   2|   0|   64|         62|
    |zext_ln29_reg_708              |   4|   0|   64|         60|
    |zext_ln36_1_reg_790            |   4|   0|   64|         60|
    |zext_ln36_2_reg_772            |   2|   0|    4|          2|
    |zext_ln36_reg_823              |   4|   0|   64|         60|
    |zext_ln43_1_reg_847            |   3|   0|   64|         61|
    |zext_ln43_reg_875              |   3|   0|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 601|   0|  967|        366|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    FFT_stages   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    FFT_stages   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    FFT_stages   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    FFT_stages   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    FFT_stages   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    FFT_stages   | return value |
|FFT_input_real_address0   | out |    3|  ap_memory |  FFT_input_real |     array    |
|FFT_input_real_ce0        | out |    1|  ap_memory |  FFT_input_real |     array    |
|FFT_input_real_q0         |  in |   32|  ap_memory |  FFT_input_real |     array    |
|FFT_input_real_address1   | out |    3|  ap_memory |  FFT_input_real |     array    |
|FFT_input_real_ce1        | out |    1|  ap_memory |  FFT_input_real |     array    |
|FFT_input_real_q1         |  in |   32|  ap_memory |  FFT_input_real |     array    |
|FFT_input_imag_address0   | out |    3|  ap_memory |  FFT_input_imag |     array    |
|FFT_input_imag_ce0        | out |    1|  ap_memory |  FFT_input_imag |     array    |
|FFT_input_imag_q0         |  in |   32|  ap_memory |  FFT_input_imag |     array    |
|FFT_input_imag_address1   | out |    3|  ap_memory |  FFT_input_imag |     array    |
|FFT_input_imag_ce1        | out |    1|  ap_memory |  FFT_input_imag |     array    |
|FFT_input_imag_q1         |  in |   32|  ap_memory |  FFT_input_imag |     array    |
|FFT_output_real_address0  | out |    3|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_ce0       | out |    1|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_we0       | out |    1|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_d0        | out |   32|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_address1  | out |    3|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_ce1       | out |    1|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_we1       | out |    1|  ap_memory | FFT_output_real |     array    |
|FFT_output_real_d1        | out |   32|  ap_memory | FFT_output_real |     array    |
|FFT_output_imag_address0  | out |    3|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_ce0       | out |    1|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_we0       | out |    1|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_d0        | out |   32|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_address1  | out |    3|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_ce1       | out |    1|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_we1       | out |    1|  ap_memory | FFT_output_imag |     array    |
|FFT_output_imag_d1        | out |   32|  ap_memory | FFT_output_imag |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

