/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_GLB_GROUP_PORT_RATES_MUTABLE_H__
#define __REGISTER_INCLUDES_GLB_GROUP_PORT_RATES_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class GlbGroupPortRatesMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  GlbGroupPortRatesMutable(
      int chipNumber, int index_pipe_addrmap, int index_ipb_prsr4_reg, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_ipb_prsr4_reg), 4, true, write_callback, read_callback, std::string("GlbGroupPortRatesMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_ipb_prsr4_reg))
    {
    }
  GlbGroupPortRatesMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "GlbGroupPortRatesMutable")
    {
    }
public:














  uint8_t chnl_rate(int j0) { return chnl_rate_[j0]; }
  void chnl_rate(int j0,const uint8_t &v) { chnl_rate_[j0]=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (chnl_rate_[0] & 0x7);
    *data |= ((chnl_rate_[1] & 0x7) << 3);
    *data |= ((chnl_rate_[2] & 0x7) << 6);
    *data |= ((chnl_rate_[3] & 0x7) << 9);
    *data |= ((chnl_rate_[4] & 0x7) << 12);
    *data |= ((chnl_rate_[5] & 0x7) << 15);
    *data |= ((chnl_rate_[6] & 0x7) << 18);
    *data |= ((chnl_rate_[7] & 0x7) << 21);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    chnl_rate_[0] = (data & 0x7);
    chnl_rate_[1] = ((data >> 3) & 0x7);
    chnl_rate_[2] = ((data >> 6) & 0x7);
    chnl_rate_[3] = ((data >> 9) & 0x7);
    chnl_rate_[4] = ((data >> 12) & 0x7);
    chnl_rate_[5] = ((data >> 15) & 0x7);
    chnl_rate_[6] = ((data >> 18) & 0x7);
    chnl_rate_[7] = ((data >> 21) & 0x7);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    chnl_rate_[0] = 0x7;
    chnl_rate_[1] = 0x4;
    chnl_rate_[2] = 0x4;
    chnl_rate_[3] = 0x4;
    chnl_rate_[4] = 0x4;
    chnl_rate_[5] = 0x4;
    chnl_rate_[6] = 0x4;
    chnl_rate_[7] = 0x4;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("GlbGroupPortRatesMutable") + ":\n";
    for (uint32_t f=0;f<8;++f) {
      r += indent_string + "  " + std::string("chnl_rate") + "["+boost::lexical_cast<std::string>(f)+"]"+ ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(chnl_rate_[f]) ) + "\n";
      all_zeros &= (0 == chnl_rate_[f]);
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("GlbGroupPortRatesMutable") + ":\n";
    for (uint32_t f=0;f<8;++f) {
      r += indent_string + "  " + std::string("chnl_rate") + "["+boost::lexical_cast<std::string>(f)+"]"+ ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(chnl_rate_[f]) ) + "\n";
      all_zeros &= (0 == chnl_rate_[f]);
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::array< uint8_t, 8 > chnl_rate_;
private:
  static int StartOffset(
      int index_pipe_addrmap, int index_ipb_prsr4_reg
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    assert(index_ipb_prsr4_reg < 9);
    offset += index_ipb_prsr4_reg * 0x2000; // ipb_prsr4_reg[]
    offset += 0x14; // to get to glb_group_port_rates
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_GLB_GROUP_PORT_RATES_MUTABLE_H__
