// Seed: 3714826707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  real id_5, id_6;
  realtime id_7, id_8;
  wire id_9;
  assign id_5 = id_7;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    inout wand id_10,
    output supply0 id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    output uwire id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  wire id_19;
endmodule
