Running: E:\programs\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/programs/vhdl examples/Mips_microprocessor_f/final_test_isim_beh.exe -prj E:/programs/vhdl examples/Mips_microprocessor_f/final_test_beh.prj work.final_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Stack.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Signextended.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/RF_WA_mux.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Register_file.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/PC.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/OUTPUT.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/MUX.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Memory.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/IR_MEMORY.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/IN_RF_MUX.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Control_unit.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/ALU_SIGNALS_MUX.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/ALU.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/Microprocessor.vhd" into library work
Parsing VHDL file "E:/programs/vhdl examples/Mips_microprocessor_f/final_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package attributes
Compiling package std_logic_misc
Compiling architecture behavioral of entity Control_unit [control_unit_default]
Compiling architecture behavioral of entity OUTPUT [output_default]
Compiling architecture aluarc of entity ALU [alu_default]
Compiling architecture reg_arch of entity REG_FILE [reg_file_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity signextension [signextension_default]
Compiling architecture behavioral of entity instructionmemory [instructionmemory_default]
Compiling architecture behavioral of entity ALU_SIGNALS_MUX [alu_signals_mux_default]
Compiling architecture behavioral of entity IN_RF_MUX [in_rf_mux_default]
Compiling architecture behavioral of entity RF_WA_mux [rf_wa_mux_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity datamemory [datamemory_default]
Compiling architecture behavioral of entity Stack [stack_default]
Compiling architecture behavioral of entity Microprocessor [microprocessor_default]
Compiling architecture behavior of entity final_test
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 36 VHDL Units
Built simulation executable E:/programs/vhdl examples/Mips_microprocessor_f/final_test_isim_beh.exe
Fuse Memory Usage: 38204 KB
Fuse CPU Usage: 702 ms
