// Seed: 314991339
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8
);
  wand id_10 = id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1
    , id_16,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14
);
  assign id_13 = 1;
  assign id_16 = id_3;
  module_0(
      id_6, id_10, id_0, id_5, id_1, id_7, id_11, id_4, id_14
  );
endmodule
