\hypertarget{structDual__ported__memory__Control}{}\section{Dual\+\_\+ported\+\_\+memory\+\_\+\+Control Struct Reference}
\label{structDual__ported__memory__Control}\index{Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}}


{\ttfamily \#include $<$dpmemdata.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structObjects__Control}{Objects\+\_\+\+Control}} \mbox{\hyperlink{structDual__ported__memory__Control_a52ad1d36772556927bb8adce7a4f48c7}{Object}}
\item 
void $\ast$ \mbox{\hyperlink{structDual__ported__memory__Control_acfa175da8646778f6378d73fd8cde64e}{internal\+\_\+base}}
\item 
void $\ast$ \mbox{\hyperlink{structDual__ported__memory__Control_ab5d95ef3effed6155547d46c9d69bdbb}{external\+\_\+base}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDual__ported__memory__Control_ab03759c098745dfcb8e4f50664b7301e}{length}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The following structure defines the port control block. Each port has a control block associated with it. This control block contains all information required to support the port related operations. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structDual__ported__memory__Control_ab5d95ef3effed6155547d46c9d69bdbb}\label{structDual__ported__memory__Control_ab5d95ef3effed6155547d46c9d69bdbb}} 
\index{Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}!external\_base@{external\_base}}
\index{external\_base@{external\_base}!Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}}
\subsubsection{\texorpdfstring{external\_base}{external\_base}}
{\footnotesize\ttfamily void$\ast$ Dual\+\_\+ported\+\_\+memory\+\_\+\+Control\+::external\+\_\+base}

This field is the base external address of the port. \mbox{\Hypertarget{structDual__ported__memory__Control_acfa175da8646778f6378d73fd8cde64e}\label{structDual__ported__memory__Control_acfa175da8646778f6378d73fd8cde64e}} 
\index{Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}!internal\_base@{internal\_base}}
\index{internal\_base@{internal\_base}!Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}}
\subsubsection{\texorpdfstring{internal\_base}{internal\_base}}
{\footnotesize\ttfamily void$\ast$ Dual\+\_\+ported\+\_\+memory\+\_\+\+Control\+::internal\+\_\+base}

This field is the base internal address of the port. \mbox{\Hypertarget{structDual__ported__memory__Control_ab03759c098745dfcb8e4f50664b7301e}\label{structDual__ported__memory__Control_ab03759c098745dfcb8e4f50664b7301e}} 
\index{Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}!length@{length}}
\index{length@{length}!Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}}
\subsubsection{\texorpdfstring{length}{length}}
{\footnotesize\ttfamily uint32\+\_\+t Dual\+\_\+ported\+\_\+memory\+\_\+\+Control\+::length}

This field is the length of dual-\/ported area of the port. \mbox{\Hypertarget{structDual__ported__memory__Control_a52ad1d36772556927bb8adce7a4f48c7}\label{structDual__ported__memory__Control_a52ad1d36772556927bb8adce7a4f48c7}} 
\index{Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}!Object@{Object}}
\index{Object@{Object}!Dual\_ported\_memory\_Control@{Dual\_ported\_memory\_Control}}
\subsubsection{\texorpdfstring{Object}{Object}}
{\footnotesize\ttfamily \mbox{\hyperlink{structObjects__Control}{Objects\+\_\+\+Control}} Dual\+\_\+ported\+\_\+memory\+\_\+\+Control\+::\+Object}

This field is the object management portion of a Port instance. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cpukit/include/rtems/rtems/\mbox{\hyperlink{dpmemdata_8h}{dpmemdata.\+h}}\end{DoxyCompactItemize}
