
 Multilevel CPU Cache Simulator ğŸ–¥ï¸âš¡



Overview
This project is a C++ implementation of a Multilevel CPU Cache Simulator, supporting L1, L2, and L3 caches with various cache replacement policies:
âœ… LRU (Least Recently Used)
âœ… FIFO (First-In-First-Out)
âœ… LFU (Least Frequently Used)

It also supports Write-Through and Write-Back policies for memory writes.

![MNIST Dataset](img21.png)

![MNIST Dataset](img222.png)

Features ğŸš€


ğŸ”¹ Multilevel Caching: Simulates a 3-level cache hierarchy (L1, L2, L3). 

ğŸ”¹ Replacement Policies: Implements LRU, FIFO, and LFU for cache eviction.

ğŸ”¹ Write Policies: Supports Write-Through and Write-Back caching mechanisms.

ğŸ”¹ Cache Hit/Miss Statistics: Displays hit/miss count & percentage for performance analysis.

ğŸ”¹ Dynamic Visualization: Outputs cache state updates in a structured format.

ğŸ”¹ User Input Support: Allows users to define cache sizes & memory accesses.

Final Output-

![MNIST Dataset](img23.png)



Installation & Compilation ğŸ› ï¸
Using MSVC (Visual Studio Command Prompt)

cl /EHsc /std:c++17 main.cpp /Fe:cache_simulator.exe .\cache_simulator.exe

Using MinGW (g++)

g++ -o cache_simulator.exe main.cpp .\cache_simulator.exe


