$date
	Sun May 14 02:12:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var wire 7 $ opcode [6:0] $end
$var wire 21 % imm [20:0] $end
$var wire 7 & func7 [6:0] $end
$var wire 3 ' func3 [2:0] $end
$var reg 1 ( clk $end
$var reg 32 ) instruction [31:0] $end
$scope module uut $end
$var wire 1 ( clk $end
$var wire 32 * instruction [31:0] $end
$var reg 3 + func3 [2:0] $end
$var reg 7 , func7 [6:0] $end
$var reg 21 - imm [20:0] $end
$var reg 7 . opcode [6:0] $end
$var reg 5 / rd [4:0] $end
$var reg 5 0 rs1 [4:0] $end
$var reg 5 1 rs2 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5000
1(
#10000
0(
b1000001000000010110011 )
b1000001000000010110011 *
#15000
b0 &
b0 ,
b10 !
b10 1
b1 "
b1 0
b0 '
b0 +
b1 #
b1 /
b110011 $
b110011 .
1(
#20000
0(
b1000001000000011100011 )
b1000001000000011100011 *
#25000
bx &
bx ,
bx #
bx /
b0xxxxxxxx010000000000 %
b0xxxxxxxx010000000000 -
b1100011 $
b1100011 .
1(
#30000
0(
b10000000000011101111 )
b10000000000011101111 *
#35000
bx !
bx 1
bx "
bx 0
bx '
bx +
b1000000000000000000 %
b1000000000000000000 -
b1 #
b1 /
b1101111 $
b1101111 .
1(
#40000
0(
