# Pipelined-CPU
In-order RISC-V CPU design based of [Davis In-Order (DINO) CPU](https://github.com/jlpteaching/dinocpu). Final project for Logic Design With Verilog class at University of California, Santa Cruz.

Overview of code:

components/ - Code for components of the CPU. Examples include ALU, ALU Control, Branch Control, Forwarding Control, etc...

pipelined/ -  Code for pipelined CPU.

single/ - Code for single cycled CPU.

testing/ - Used to test the CPU by feeding in instructions.
