/*
 * aht20_reg.h
 *
 *  Created on: Sep 3, 2024
 *      Author: lucas-noce
 */

#ifndef INC_MYDRIVERSINC_AHT20_REG_H_
#define INC_MYDRIVERSINC_AHT20_REG_H_



#define AHT20_I2C_ADDR				0x38

#define AHT20_I2C_WRITE_BIT			0
#define AHT20_I2C_READ_BIT			1

#define AHT20_I2C_ADDR_WRITE		( ( AHT20_I2C_ADDR << 1 ) | AHT20_I2C_WRITE_BIT )
#define AHT20_I2C_ADDR_READ			( ( AHT20_I2C_ADDR << 1 ) | AHT20_I2C_READ_BIT )
// AHT20_I2C_READ (0x71) gets the status byte

#define AHT20_I2C_CMD_INIT			0b10111110
#define AHT20_I2C_CMD_TRIG_MEASURE	0b10101100
#define AHT20_I2C_CMD_SOFT_RST		0b10111010

#define AHT20_I2C_TRIG_MEAS_DATA0	0x33
#define AHT20_I2C_TRIG_MEAS_DATA1	0x00

#define AHT20_I2C_INIT_DATA0		0x08
#define AHT20_I2C_INIT_DATA1		0x00

#define AHT20_I2C_STATE_IS_BUSY		1
#define AHT20_I2C_STATE_NOT_BUSY	0

#define AHT20_I2C_STATE_MODE_NOR	0b00
#define AHT20_I2C_STATE_MODE_CYC	0b01
#define AHT20_I2C_STATE_MODE_CMD	0b10

#define AHT20_I2C_STATE_CAL_EN		1
#define AHT20_I2C_STATE_CAL_DIS		0



#endif /* INC_MYDRIVERSINC_AHT20_REG_H_ */
