module Sign_extend(i, o);
//PORT
	input [15:0] i;
	output [31:0] o;
//LOGIC

endmodule
