$date
	Sat Aug 26 10:42:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_counter $end
$var wire 6 ! cnt [5:0] $end
$var parameter 32 " CLK_PERIOD $end
$var parameter 32 # TEST_MAX $end
$var parameter 32 $ TEST_WIDTH $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 % clk $end
$var parameter 32 & CNT_INIT $end
$var parameter 32 ' CNT_MAX $end
$var parameter 32 ( CNT_WIDTH $end
$var reg 6 ) cnt [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 (
b1001 '
b11 &
b110 $
b1001 #
b1010 "
$end
#0
$dumpvars
b100 )
1%
b100 !
$end
#5000
0%
#10000
b101 !
b101 )
1%
#15000
0%
#20000
b110 !
b110 )
1%
#25000
0%
#30000
b111 !
b111 )
1%
#35000
0%
#40000
b1000 !
b1000 )
1%
#45000
0%
#50000
b1001 !
b1001 )
1%
#55000
0%
#60000
b0 !
b0 )
1%
#65000
0%
#70000
b1 !
b1 )
1%
#75000
0%
#80000
b10 !
b10 )
1%
#85000
0%
#90000
b11 !
b11 )
1%
#95000
0%
#100000
b100 !
b100 )
1%
#105000
0%
#110000
b101 !
b101 )
1%
#115000
0%
#120000
b110 !
b110 )
1%
#125000
0%
#130000
b111 !
b111 )
1%
#135000
0%
#140000
b1000 !
b1000 )
1%
#145000
0%
#150000
b1001 !
b1001 )
1%
#155000
0%
#160000
b0 !
b0 )
1%
#165000
0%
#170000
b1 !
b1 )
1%
#175000
0%
#180000
b10 !
b10 )
1%
#185000
0%
#190000
b11 !
b11 )
1%
