Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 21:17:04 2025
| Host         : Jaskin-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wordle_Matcher_HDL_timing_summary_routed.rpt -pb Wordle_Matcher_HDL_timing_summary_routed.pb -rpx Wordle_Matcher_HDL_timing_summary_routed.rpx -warn_on_violation
| Design       : Wordle_Matcher_HDL
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  300         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (867)
5. checking no_input_delay (50)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 300 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (867)
--------------------------------------------------
 There are 867 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  904          inf        0.000                      0                  904           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           904 Endpoints
Min Delay           904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 1.910ns (16.597%)  route 9.598ns (83.403%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/Q
                         net (fo=5, routed)           1.131     1.587    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[2]_i_17_0[10]
    SLICE_X108Y81        LUT5 (Prop_lut5_I1_O)        0.146     1.733 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.469     2.202    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I1_O)        0.328     2.530 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_3__0/O
                         net (fo=4, routed)           1.352     3.882    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_21_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I0_O)        0.124     4.006 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6/O
                         net (fo=7, routed)           0.858     4.864    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6_n_0
    SLICE_X103Y81        LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_3/O
                         net (fo=33, routed)          2.136     7.124    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X106Y81        LUT4 (Prop_lut4_I3_O)        0.152     7.276 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13/O
                         net (fo=10, routed)          1.343     8.619    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I3_O)        0.332     8.951 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.724     9.675    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     9.799 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.789    10.588    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X106Y79        LUT5 (Prop_lut5_I0_O)        0.124    10.712 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.795    11.508    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[1]
    SLICE_X106Y80        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.981ns  (logic 1.938ns (17.648%)  route 9.043ns (82.352%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/Q
                         net (fo=5, routed)           1.131     1.587    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[2]_i_17_0[10]
    SLICE_X108Y81        LUT5 (Prop_lut5_I1_O)        0.146     1.733 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.469     2.202    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I1_O)        0.328     2.530 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_3__0/O
                         net (fo=4, routed)           1.352     3.882    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_21_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I0_O)        0.124     4.006 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6/O
                         net (fo=7, routed)           0.858     4.864    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6_n_0
    SLICE_X103Y81        LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_3/O
                         net (fo=33, routed)          2.136     7.124    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X106Y81        LUT4 (Prop_lut4_I3_O)        0.152     7.276 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13/O
                         net (fo=10, routed)          1.333     8.609    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.332     8.941 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.957     9.898    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X109Y80        LUT5 (Prop_lut5_I2_O)        0.124    10.022 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.808    10.829    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X106Y80        LUT4 (Prop_lut4_I0_O)        0.152    10.981 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.981    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[2]
    SLICE_X106Y80        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.854ns  (logic 1.910ns (17.597%)  route 8.944ns (82.403%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6_reg[17]/Q
                         net (fo=5, routed)           1.131     1.587    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[2]_i_17_0[10]
    SLICE_X108Y81        LUT5 (Prop_lut5_I1_O)        0.146     1.733 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.469     2.202    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I1_O)        0.328     2.530 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/FSM_sequential_state[1]_i_3__0/O
                         net (fo=4, routed)           1.352     3.882    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_21_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I0_O)        0.124     4.006 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6/O
                         net (fo=7, routed)           0.858     4.864    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_6_n_0
    SLICE_X103Y81        LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/state[2]_i_3/O
                         net (fo=33, routed)          2.136     7.124    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[3]
    SLICE_X106Y81        LUT4 (Prop_lut4_I3_O)        0.152     7.276 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13/O
                         net (fo=10, routed)          0.877     8.153    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_13_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.332     8.485 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           1.324     9.809    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X106Y79        LUT6 (Prop_lut6_I1_O)        0.124     9.933 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.796    10.730    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X106Y80        LUT4 (Prop_lut4_I2_O)        0.124    10.854 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.854    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/next_state[0]
    SLICE_X106Y80        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/pos_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 1.204ns (11.199%)  route 9.545ns (88.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.583    10.749    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 1.204ns (11.199%)  route 9.545ns (88.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.583    10.749    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 1.204ns (11.199%)  route 9.545ns (88.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.583    10.749    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 1.204ns (11.199%)  route 9.545ns (88.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.583    10.749    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 1.204ns (11.218%)  route 9.527ns (88.782%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.564    10.731    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 1.204ns (11.218%)  route 9.527ns (88.782%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.564    10.731    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awaddr[2]
                            (input port)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 1.204ns (11.218%)  route 9.527ns (88.782%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s00_axi_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awaddr[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  s00_axi_awaddr_IBUF[2]_inst/O
                         net (fo=2, routed)           6.654     7.610    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/D[0]
    SLICE_X102Y76        LUT3 (Prop_lut3_I0_O)        0.124     7.734 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          2.309    10.043    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/mem_logic__3[2]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.167 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.564    10.731    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[30]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.148ns (47.072%)  route 0.166ns (52.928%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.148     0.148 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.166     0.314    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready
    SLICE_X112Y91        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.130%)  route 0.202ns (58.870%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/C
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q
                         net (fo=27, routed)          0.202     0.343    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]_1[0]
    SLICE_X108Y84        FDCE                                         f  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_awready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.148     0.148 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.105     0.253    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready
    SLICE_X112Y90        LUT6 (Prop_lut6_I0_O)        0.098     0.351 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     0.351    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDCE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/C
    SLICE_X107Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/Q
                         net (fo=2, routed)           0.170     0.311    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/slv_reg8[4]
    SLICE_X107Y82        LUT6 (Prop_lut6_I4_O)        0.045     0.356 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[2]_i_1_n_0
    SLICE_X107Y82        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDCE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/C
    SLICE_X107Y80        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/FSM_sequential_state_reg[3]/Q
                         net (fo=14, routed)          0.170     0.311    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/state[3]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[7]_i_1_n_0
    SLICE_X107Y80        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDCE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/C
    SLICE_X102Y82        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/Q
                         net (fo=6, routed)           0.149     0.313    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_0[0]
    SLICE_X102Y82        LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state[0]_i_1_n_0
    SLICE_X102Y82        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.709%)  route 0.160ns (43.291%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDCE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/C
    SLICE_X104Y85        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/Q
                         net (fo=6, routed)           0.160     0.324    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state[2]
    SLICE_X104Y85        LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state[2]_i_1_n_0
    SLICE_X104Y85        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/cnt_3/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/C
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/Q
                         net (fo=2, routed)           0.185     0.326    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/slv_reg8[2]
    SLICE_X106Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg[0]_i_1_n_0
    SLICE_X106Y81        FDCE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/matcher/error_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (55.999%)  route 0.164ns (44.001%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.164     0.328    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/s00_axi_rvalid_OBUF
    SLICE_X112Y95        LUT6 (Prop_lut6_I3_O)        0.045     0.373 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.148ns (39.500%)  route 0.227ns (60.500%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE                         0.000     0.000 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.148     0.148 r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.227     0.375    Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready
    SLICE_X112Y91        FDRE                                         r  Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------





