{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 22:48:38 2016 " "Info: Processing started: Tue Apr 19 22:48:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register STORE:inst4\|TMP\[2\] register STORE:inst4\|TMP\[7\] 370.78 MHz 2.697 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 370.78 MHz between source register \"STORE:inst4\|TMP\[2\]\" and destination register \"STORE:inst4\|TMP\[7\]\" (period= 2.697 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.513 ns + Longest register register " "Info: + Longest register to register delay is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STORE:inst4\|TMP\[2\] 1 REG LCFF_X21_Y18_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N7; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STORE:inst4|TMP[2] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.378 ns) 0.661 ns COMPAR:inst1\|LessThan0~0 2 COMB LCCOMB_X21_Y18_N20 5 " "Info: 2: + IC(0.283 ns) + CELL(0.378 ns) = 0.661 ns; Loc. = LCCOMB_X21_Y18_N20; Fanout = 5; COMB Node = 'COMPAR:inst1\|LessThan0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 0.942 ns VendingMachine:inst\|Selector3~1 3 COMB LCCOMB_X21_Y18_N30 5 " "Info: 3: + IC(0.228 ns) + CELL(0.053 ns) = 0.942 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 5; COMB Node = 'VendingMachine:inst\|Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { COMPAR:inst1|LessThan0~0 VendingMachine:inst|Selector3~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 1.219 ns DECODER:inst2\|Mux4~0 4 COMB LCCOMB_X21_Y18_N26 3 " "Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'DECODER:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.436 ns) 1.992 ns ADDSUB:inst3\|Add0~7 5 COMB LCCOMB_X21_Y18_N2 2 " "Info: 5: + IC(0.337 ns) + CELL(0.436 ns) = 1.992 ns; Loc. = LCCOMB_X21_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.027 ns ADDSUB:inst3\|Add0~11 6 COMB LCCOMB_X21_Y18_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.027 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.062 ns ADDSUB:inst3\|Add0~15 7 COMB LCCOMB_X21_Y18_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.062 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.097 ns ADDSUB:inst3\|Add0~19 8 COMB LCCOMB_X21_Y18_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.097 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.132 ns ADDSUB:inst3\|Add0~23 9 COMB LCCOMB_X21_Y18_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.132 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.167 ns ADDSUB:inst3\|Add0~27 10 COMB LCCOMB_X21_Y18_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.167 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.291 ns ADDSUB:inst3\|Add0~31 11 COMB LCCOMB_X21_Y18_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 2.291 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.416 ns ADDSUB:inst3\|Add0~34 12 COMB LCCOMB_X21_Y18_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 2.416 ns; Loc. = LCCOMB_X21_Y18_N16; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.513 ns STORE:inst4\|TMP\[7\] 13 REG LCFF_X21_Y18_N17 17 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 2.513 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.441 ns ( 57.34 % ) " "Info: Total cell delay = 1.441 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.072 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { STORE:inst4|TMP[2] {} COMPAR:inst1|LessThan0~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.283ns 0.228ns 0.224ns 0.337ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns STORE:inst4\|TMP\[7\] 3 REG LCFF_X21_Y18_N17 17 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns STORE:inst4\|TMP\[2\] 3 REG LCFF_X21_Y18_N7 5 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N7; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { STORE:inst4|TMP[2] {} COMPAR:inst1|LessThan0~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.283ns 0.228ns 0.224ns 0.337ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STORE:inst4\|TMP\[7\] N CLK 5.028 ns register " "Info: tsu for register \"STORE:inst4\|TMP\[7\]\" (data pin = \"N\", clock pin = \"CLK\") is 5.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.403 ns + Longest pin register " "Info: + Longest pin to register delay is 7.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns N 1 PIN PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 2; PIN Node = 'N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 224 144 312 240 "N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.317 ns) + CELL(0.225 ns) 5.351 ns VendingMachine:inst\|Selector3~0 2 COMB LCCOMB_X21_Y18_N24 4 " "Info: 2: + IC(4.317 ns) + CELL(0.225 ns) = 5.351 ns; Loc. = LCCOMB_X21_Y18_N24; Fanout = 4; COMB Node = 'VendingMachine:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { N VendingMachine:inst|Selector3~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 5.832 ns VendingMachine:inst\|Selector3~1 3 COMB LCCOMB_X21_Y18_N30 5 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 5.832 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 5; COMB Node = 'VendingMachine:inst\|Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 6.109 ns DECODER:inst2\|Mux4~0 4 COMB LCCOMB_X21_Y18_N26 3 " "Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 6.109 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'DECODER:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.436 ns) 6.882 ns ADDSUB:inst3\|Add0~7 5 COMB LCCOMB_X21_Y18_N2 2 " "Info: 5: + IC(0.337 ns) + CELL(0.436 ns) = 6.882 ns; Loc. = LCCOMB_X21_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.917 ns ADDSUB:inst3\|Add0~11 6 COMB LCCOMB_X21_Y18_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.917 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.952 ns ADDSUB:inst3\|Add0~15 7 COMB LCCOMB_X21_Y18_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.952 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.987 ns ADDSUB:inst3\|Add0~19 8 COMB LCCOMB_X21_Y18_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.987 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.022 ns ADDSUB:inst3\|Add0~23 9 COMB LCCOMB_X21_Y18_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.022 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.057 ns ADDSUB:inst3\|Add0~27 10 COMB LCCOMB_X21_Y18_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.057 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.181 ns ADDSUB:inst3\|Add0~31 11 COMB LCCOMB_X21_Y18_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 7.181 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.306 ns ADDSUB:inst3\|Add0~34 12 COMB LCCOMB_X21_Y18_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 7.306 ns; Loc. = LCCOMB_X21_Y18_N16; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 7.403 ns STORE:inst4\|TMP\[7\] 13 REG LCFF_X21_Y18_N17 17 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 7.403 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.272 ns ( 30.69 % ) " "Info: Total cell delay = 2.272 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.131 ns ( 69.31 % ) " "Info: Total interconnect delay = 5.131 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.403 ns" { N VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.403 ns" { N {} N~combout {} VendingMachine:inst|Selector3~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 4.317ns 0.253ns 0.224ns 0.337ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.809ns 0.225ns 0.228ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns STORE:inst4\|TMP\[7\] 3 REG LCFF_X21_Y18_N17 17 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.403 ns" { N VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.403 ns" { N {} N~combout {} VendingMachine:inst|Selector3~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 4.317ns 0.253ns 0.224ns 0.337ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.809ns 0.225ns 0.228ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SUB STORE:inst4\|TMP\[2\] 8.274 ns register " "Info: tco from clock \"CLK\" to destination pin \"SUB\" through register \"STORE:inst4\|TMP\[2\]\" is 8.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns STORE:inst4\|TMP\[2\] 3 REG LCFF_X21_Y18_N7 5 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N7; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.715 ns + Longest register pin " "Info: + Longest register to pin delay is 5.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STORE:inst4\|TMP\[2\] 1 REG LCFF_X21_Y18_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N7; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STORE:inst4|TMP[2] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.378 ns) 0.661 ns COMPAR:inst1\|LessThan0~0DUPLICATE 2 COMB LCCOMB_X21_Y18_N22 6 " "Info: 2: + IC(0.283 ns) + CELL(0.378 ns) = 0.661 ns; Loc. = LCCOMB_X21_Y18_N22; Fanout = 6; COMB Node = 'COMPAR:inst1\|LessThan0~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0DUPLICATE } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.346 ns) 1.366 ns VendingMachine:inst\|SUB~0 3 COMB LCCOMB_X22_Y18_N26 2 " "Info: 3: + IC(0.359 ns) + CELL(0.346 ns) = 1.366 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 2; COMB Node = 'VendingMachine:inst\|SUB~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { COMPAR:inst1|LessThan0~0DUPLICATE VendingMachine:inst|SUB~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.417 ns) + CELL(1.932 ns) 5.715 ns SUB 4 PIN PIN_R9 0 " "Info: 4: + IC(2.417 ns) + CELL(1.932 ns) = 5.715 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'SUB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { VendingMachine:inst|SUB~0 SUB } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 56 528 704 72 "SUB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 46.47 % ) " "Info: Total cell delay = 2.656 ns ( 46.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 53.53 % ) " "Info: Total interconnect delay = 3.059 ns ( 53.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0DUPLICATE VendingMachine:inst|SUB~0 SUB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { STORE:inst4|TMP[2] {} COMPAR:inst1|LessThan0~0DUPLICATE {} VendingMachine:inst|SUB~0 {} SUB {} } { 0.000ns 0.283ns 0.359ns 2.417ns } { 0.000ns 0.378ns 0.346ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl STORE:inst4|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { STORE:inst4|TMP[2] COMPAR:inst1|LessThan0~0DUPLICATE VendingMachine:inst|SUB~0 SUB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { STORE:inst4|TMP[2] {} COMPAR:inst1|LessThan0~0DUPLICATE {} VendingMachine:inst|SUB~0 {} SUB {} } { 0.000ns 0.283ns 0.359ns 2.417ns } { 0.000ns 0.378ns 0.346ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "N COINvalue\[4\] 10.339 ns Longest " "Info: Longest tpd from source pin \"N\" to destination pin \"COINvalue\[4\]\" is 10.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns N 1 PIN PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 2; PIN Node = 'N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 224 144 312 240 "N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.317 ns) + CELL(0.225 ns) 5.351 ns VendingMachine:inst\|Selector3~0 2 COMB LCCOMB_X21_Y18_N24 4 " "Info: 2: + IC(4.317 ns) + CELL(0.225 ns) = 5.351 ns; Loc. = LCCOMB_X21_Y18_N24; Fanout = 4; COMB Node = 'VendingMachine:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { N VendingMachine:inst|Selector3~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 5.832 ns VendingMachine:inst\|Selector3~1 3 COMB LCCOMB_X21_Y18_N30 5 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 5.832 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 5; COMB Node = 'VendingMachine:inst\|Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.053 ns) 6.201 ns DECODER:inst2\|Mux0~0 4 COMB LCCOMB_X22_Y18_N8 3 " "Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 6.201 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 3; COMB Node = 'DECODER:inst2\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { VendingMachine:inst|Selector3~1 DECODER:inst2|Mux0~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(2.144 ns) 10.339 ns COINvalue\[4\] 5 PIN PIN_L21 0 " "Info: 5: + IC(1.994 ns) + CELL(2.144 ns) = 10.339 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'COINvalue\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { DECODER:inst2|Mux0~0 COINvalue[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 72 752 928 88 "COINvalue\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.459 ns ( 33.46 % ) " "Info: Total cell delay = 3.459 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.880 ns ( 66.54 % ) " "Info: Total interconnect delay = 6.880 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.339 ns" { N VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux0~0 COINvalue[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.339 ns" { N {} N~combout {} VendingMachine:inst|Selector3~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux0~0 {} COINvalue[4] {} } { 0.000ns 0.000ns 4.317ns 0.253ns 0.316ns 1.994ns } { 0.000ns 0.809ns 0.225ns 0.228ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VendingMachine:inst\|y.S0 S CLK -2.572 ns register " "Info: th for register \"VendingMachine:inst\|y.S0\" (data pin = \"S\", clock pin = \"CLK\") is -2.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns VendingMachine:inst\|y.S0 3 REG LCFF_X22_Y18_N1 5 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 5; REG Node = 'VendingMachine:inst\|y.S0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl VendingMachine:inst|y.S0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.188 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns S 1 PIN PIN_C10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 3; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 192 144 312 208 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.218 ns) + CELL(0.053 ns) 5.033 ns VendingMachine:inst\|Selector0~0 2 COMB LCCOMB_X22_Y18_N0 1 " "Info: 2: + IC(4.218 ns) + CELL(0.053 ns) = 5.033 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'VendingMachine:inst\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { S VendingMachine:inst|Selector0~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.188 ns VendingMachine:inst\|y.S0 3 REG LCFF_X22_Y18_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.188 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 5; REG Node = 'VendingMachine:inst\|y.S0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { VendingMachine:inst|Selector0~0 VendingMachine:inst|y.S0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.970 ns ( 18.70 % ) " "Info: Total cell delay = 0.970 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 81.30 % ) " "Info: Total interconnect delay = 4.218 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { S VendingMachine:inst|Selector0~0 VendingMachine:inst|y.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { S {} S~combout {} VendingMachine:inst|Selector0~0 {} VendingMachine:inst|y.S0 {} } { 0.000ns 0.000ns 4.218ns 0.000ns } { 0.000ns 0.762ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { S VendingMachine:inst|Selector0~0 VendingMachine:inst|y.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { S {} S~combout {} VendingMachine:inst|Selector0~0 {} VendingMachine:inst|y.S0 {} } { 0.000ns 0.000ns 4.218ns 0.000ns } { 0.000ns 0.762ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 22:48:38 2016 " "Info: Processing ended: Tue Apr 19 22:48:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
