
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
Synopsys HDL Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"E:\MPFS_Projects\Kyber_HW\component\work\CORERESET\CORERESET_0\core\corereset_pf.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\CORERESET\CORERESET.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\delay.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\address_generator.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\conflict_free_memory_map.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\tf_ROM.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\poly_mul.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\arbiter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\network_bank_in.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\network_bf_in.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\network_bf_out.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\poly_bank.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\poly_ram.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v" (library work)
@W: CG1337 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v":297:9:297:26|Net axi_read_not_ready is not declared.
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v" (library work)
@W: CG1337 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":457:10:457:18|Net addr_beat is not declared.
@W: CG1337 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":461:10:461:13|Net mask is not declared.
@W: CG1337 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":498:10:498:14|Net FIXED is not declared.
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\FIC_0_PERIPHERALS\FIC_0_PERIPHERALS.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\ICICLE_MSS\MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v" (library work)
@W: CG100 :"E:\MPFS_Projects\Kyber_HW\component\work\ICICLE_MSS\MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

@I::"E:\MPFS_Projects\Kyber_HW\component\work\ICICLE_MSS\ICICLE_MSS.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\MSS_WRAPPER\MSS_WRAPPER.v" (library work)
@I::"E:\MPFS_Projects\Kyber_HW\component\work\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.v" (library work)
Verilog syntax check successful!
Selecting top level module MPFS_ICICLE_KIT_BASE_DESIGN
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 124MB)
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":47:27:47:36|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 124MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 124MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 124MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\PF_CCC_C0\PF_CCC_C0.v":264:7:264:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":121:7:121:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\polarfire_syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":5:7:5:52|Synthesizing module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
@W: CL168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\INIT_MONITOR\INIT_MONITOR.v":67:7:67:18|Synthesizing module INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\CORERESET\CORERESET_0\core\corereset_pf.v":21:7:21:40|Synthesizing module CORERESET_CORERESET_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\CORERESET\CORERESET.v":21:7:21:15|Synthesizing module CORERESET in library work.
Running optimization stage 1 on CORERESET .......
Finished optimization stage 1 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v":9:7:9:23|Synthesizing module CLOCKS_AND_RESETS in library work.
Running optimization stage 1 on CLOCKS_AND_RESETS .......
Finished optimization stage 1 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_2s_7s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_2s_7s .......
Finished optimization stage 1 on delay_2s_7s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_2s_3s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_2s_3s .......
Finished optimization stage 1 on delay_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000001000
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_8s_3s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_8s_3s .......
Finished optimization stage 1 on delay_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000100
   Generated name = delay_2s_4s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_2s_4s .......
Finished optimization stage 1 on delay_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\address_generator.v":21:7:21:23|Synthesizing module address_generator in library work.
@W: CS263 :"E:\MPFS_Projects\Kyber_HW\hdl\address_generator.v":200:13:200:13|Port-width mismatch for port din. The port definition is 8 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\MPFS_Projects\Kyber_HW\hdl\address_generator.v":201:14:201:23|Port-width mismatch for port dout. The port definition is 8 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on address_generator .......
Finished optimization stage 1 on address_generator (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\conflict_free_memory_map.v":21:7:21:30|Synthesizing module conflict_free_memory_map in library work.
Running optimization stage 1 on conflict_free_memory_map .......
Finished optimization stage 1 on conflict_free_memory_map (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\arbiter.v":21:7:21:13|Synthesizing module arbiter in library work.
Running optimization stage 1 on arbiter .......
Finished optimization stage 1 on arbiter (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\network_bank_in.v":21:7:21:21|Synthesizing module network_bank_in in library work.

	addr_width=32'b00000000000000000000000000000101
   Generated name = network_bank_in_5s
Running optimization stage 1 on network_bank_in_5s .......
Finished optimization stage 1 on network_bank_in_5s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=34'b0000000000000000000000000000010100
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_7s_Z1
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_7s_Z1 .......
Finished optimization stage 1 on delay_7s_Z1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=34'b0000000000000000000000000000010100
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_3s_Z2
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_3s_Z2 .......
Finished optimization stage 1 on delay_3s_Z2 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\poly_bank.v":21:7:21:15|Synthesizing module poly_bank in library work.

	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000011000
   Generated name = poly_bank_5s_32s_24s
Running optimization stage 1 on poly_bank_5s_32s_24s .......
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\hdl\poly_bank.v":36:4:36:9|Found RAM bank, depth=32, width=24
Finished optimization stage 1 on poly_bank_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\network_bf_in.v":21:7:21:19|Synthesizing module network_bf_in in library work.

	data_width=32'b00000000000000000000000000011000
   Generated name = network_bf_in_24s
Running optimization stage 1 on network_bf_in_24s .......
Finished optimization stage 1 on network_bf_in_24s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":21:7:21:11|Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000001000
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_8s_7s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on delay_8s_7s .......
Finished optimization stage 1 on delay_8s_7s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\network_bf_out.v":21:7:21:20|Synthesizing module network_bf_out in library work.

	data_width=32'b00000000000000000000000000011000
   Generated name = network_bf_out_24s
Running optimization stage 1 on network_bf_out_24s .......
Finished optimization stage 1 on network_bf_out_24s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\poly_ram.v":21:7:21:14|Synthesizing module poly_ram in library work.

	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000011000
   Generated name = poly_ram_5s_32s_24s
Running optimization stage 1 on poly_ram_5s_32s_24s .......
Finished optimization stage 1 on poly_ram_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":23:7:23:13|Synthesizing module mult_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = mult_rd_12s
Running optimization stage 1 on mult_rd_12s .......
@W: CL279 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":43:2:43:7|Pruning register bits 7 to 0 of tq[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on mult_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":82:7:82:12|Synthesizing module add_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = add_rd_12s
Running optimization stage 1 on add_rd_12s .......
Finished optimization stage 1 on add_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":101:7:101:12|Synthesizing module sub_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = sub_rd_12s
Running optimization stage 1 on sub_rd_12s .......
Finished optimization stage 1 on sub_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":69:7:69:15|Synthesizing module mult_half in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = mult_half_12s
Running optimization stage 1 on mult_half_12s .......
Finished optimization stage 1 on mult_half_12s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\tf_ROM.v":21:7:21:13|Synthesizing module tf0_ROM in library work.
Running optimization stage 1 on tf0_ROM .......
Finished optimization stage 1 on tf0_ROM (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\tf_ROM.v":97:7:97:13|Synthesizing module tf1_ROM in library work.
Running optimization stage 1 on tf1_ROM .......
Finished optimization stage 1 on tf1_ROM (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\poly_mul.v":21:7:21:14|Synthesizing module poly_mul in library work.

	data_width=32'b00000000000000000000000000001100
	mont=32'b00000000000000000000001011111111
	mont_sqr=32'b00000000000000000000100101010001
   Generated name = poly_mul_12s_767s_2385s
Running optimization stage 1 on poly_mul_12s_767s_2385s .......
Finished optimization stage 1 on poly_mul_12s_767s_2385s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":21:7:21:17|Synthesizing module polyvec_ram in library work.

	addr_width=32'b00000000000000000000000000001000
	depth=32'b00000000000000000000000100000000
	data_width=32'b00000000000000000000000000001100
   Generated name = polyvec_ram_8s_256s_12s
@W: CG532 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":37:4:37:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on polyvec_ram_8s_256s_12s .......
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":46:4:46:9|Found RAM bank3, depth=256, width=12
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":46:4:46:9|Found RAM bank2, depth=256, width=12
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":46:4:46:9|Found RAM bank1, depth=256, width=12
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\hdl\polyvec_ram.v":46:4:46:9|Found RAM bank0, depth=256, width=12
Finished optimization stage 1 on polyvec_ram_8s_256s_12s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":21:7:21:15|Synthesizing module Core_Poly in library work.

	C_S_AXI_ID_WIDTH=32'b00000000000000000000000000000001
	C_S_AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	C_S_AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_LSB=32'b00000000000000000000000000000010
	q=32'b00000000000000000000110100000001
	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000001100
	IDLE=4'b0000
	WRITE0=4'b0001
	WRITE1=4'b0010
	WRITE2=4'b0011
	NTT0=4'b0100
	PWM=4'b0101
	INTT0=4'b0110
	MACC=4'b0111
	READ=4'b1000
   Generated name = Core_Poly_Z3
@N: CG179 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":295:31:295:40|Removing redundant assignment.
@N: CG179 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":454:37:454:46|Removing redundant assignment.
@W: CS263 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":969:50:969:60|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":969:71:969:81|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":205:8:205:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":206:8:206:8|Object j is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":207:8:207:21|Object mem_byte_index is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Core_Poly_Z3 .......
@W: CL265 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":703:4:703:9|Removing unused bit 8 of pvram_waddr[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":588:4:588:9|Pruning unused bits 31 to 7 of conf_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":504:1:504:6|Register bit axi_rresp[0] is always 0.
@N: CL189 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":504:1:504:6|Register bit axi_rresp[1] is always 0.
@N: CL189 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":359:1:359:6|Register bit axi_bresp[0] is always 0.
@N: CL189 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":359:1:359:6|Register bit axi_bresp[1] is always 0.
Finished optimization stage 1 on Core_Poly_Z3 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 152MB)
@W: CG1283 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE0_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE1_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE2_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE3_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE4_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE5_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE6_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE7_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE8_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE9_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE10_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE11_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE12_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE13_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE14_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE15_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE16_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE17_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE18_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE19_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE20_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE21_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE22_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE23_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE24_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE25_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE26_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE27_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE28_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE29_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE30_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE31_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE0_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE1_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE2_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE3_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE4_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE5_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE6_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE7_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE8_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE9_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE10_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE11_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE12_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE13_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE14_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE15_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE16_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE17_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE18_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE19_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE20_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE21_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE22_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE23_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE24_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE25_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE26_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE27_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE28_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE29_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE30_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE31_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE0_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE1_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE2_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE3_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE4_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE5_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE6_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE7_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE8_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE9_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE10_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE11_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE12_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE13_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE14_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE15_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE16_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE17_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE18_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE19_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE20_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE21_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE22_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE23_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE24_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE25_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE26_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE27_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE28_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":4559:0:4559:15|Type of parameter SLAVE29_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log E:\MPFS_Projects\Kyber_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v":22:7:22:34|Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":24:7:24:36|Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT_MAX_VEC=38'b00000001100000000000011111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z4
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":229:55:229:70|Removing wire currRDataTransID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":230:34:230:46|Removing wire openRTransDec, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":232:55:232:70|Removing wire currWDataTransID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":233:34:233:46|Removing wire openWTransDec, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":235:7:235:14|Removing wire sysReset, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":237:19:237:28|Removing wire dataFifoWr, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":238:46:238:52|Removing wire srcPort, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":239:36:239:43|Removing wire destPort, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":240:34:240:43|Removing wire wrFifoFull, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":242:19:242:30|Removing wire rdDataFifoWr, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":243:46:243:54|Removing wire rdSrcPort, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":244:36:244:45|Removing wire rdDestPort, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":245:34:245:43|Removing wire rdFifoFull, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":250:52:250:60|Removing wire DERR_ARID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":251:44:251:53|Removing wire DERR_ARLEN, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":252:41:252:52|Removing wire DERR_ARVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":253:41:253:52|Removing wire DERR_ARREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":255:45:255:52|Removing wire DERR_RID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":256:35:256:44|Removing wire DERR_RDATA, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":257:43:257:52|Removing wire DERR_RRESP, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":258:40:258:49|Removing wire DERR_RLAST, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":259:39:259:48|Removing wire DERR_RUSER, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":260:40:260:50|Removing wire DERR_RVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":261:40:261:50|Removing wire DERR_RREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":263:53:263:61|Removing wire DERR_AWID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":264:44:264:53|Removing wire DERR_AWLEN, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":265:41:265:52|Removing wire DERR_AWVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":266:41:266:52|Removing wire DERR_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":268:61:268:68|Removing wire DERR_WID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":269:35:269:44|Removing wire DERR_WDATA, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":270:46:270:55|Removing wire DERR_WSTRB, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":271:40:271:49|Removing wire DERR_WLAST, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":272:39:272:48|Removing wire DERR_WUSER, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":273:40:273:50|Removing wire DERR_WVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":274:39:274:49|Removing wire DERR_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":276:45:276:52|Removing wire DERR_BID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":277:43:277:52|Removing wire DERR_BRESP, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":278:39:278:48|Removing wire DERR_BUSER, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":279:41:279:51|Removing wire DERR_BVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":280:32:280:42|Removing wire DERR_BREADY, as there is no assignment to it.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":318:7:318:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z4 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z4 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":25:7:25:26|Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b01100000000000010000000000000000
	SLAVE1_START_ADDR=32'b01100000000000000000000000000000
	SLAVE2_START_ADDR=32'b01100000000000100000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b01100000000000011111111111111111
	SLAVE1_END_ADDR=32'b01100000000000000000111111111111
	SLAVE2_END_ADDR=32'b01100000000000100000010001110000
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b01
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT1_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000001100000000000100000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b00000001100000000000011111111111111111
	SLOT1_MAX_VEC=38'b00000001100000000000000000111111111111
	SLOT2_MAX_VEC=38'b00000001100000000000100000010001110000
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT_MAX_VEC=38'b00000001100000000000011111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000011111000000
	SDW0_UPPER=13'b0000000100000
	SDW1_UPPER=13'b0000001100000
	SDW2_UPPER=13'b0000010000000
	SDW3_UPPER=13'b0000011000000
	SDW4_UPPER=13'b0000100000000
	SDW5_UPPER=13'b0000101000000
	SDW6_UPPER=13'b0000110000000
	SDW7_UPPER=13'b0000111000000
	SDW8_UPPER=13'b0001000000000
	SDW9_UPPER=13'b0001001000000
	SDW10_UPPER=13'b0001010000000
	SDW11_UPPER=13'b0001011000000
	SDW12_UPPER=13'b0001100000000
	SDW13_UPPER=13'b0001101000000
	SDW14_UPPER=13'b0001110000000
	SDW15_UPPER=13'b0001111000000
	SDW16_UPPER=13'b0010000000000
	SDW17_UPPER=13'b0010001000000
	SDW18_UPPER=13'b0010010000000
	SDW19_UPPER=13'b0010011000000
	SDW20_UPPER=13'b0010100000000
	SDW21_UPPER=13'b0010101000000
	SDW22_UPPER=13'b0010110000000
	SDW23_UPPER=13'b0010111000000
	SDW24_UPPER=13'b0011000000000
	SDW25_UPPER=13'b0011001000000
	SDW26_UPPER=13'b0011010000000
	SDW27_UPPER=13'b0011011000000
	SDW28_UPPER=13'b0011100000000
	SDW29_UPPER=13'b0011101000000
	SDW30_UPPER=13'b0011110000000
	SDW31_UPPER=13'b0011111000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000000100000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000011111000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z5
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_77s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_76s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001010010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_82s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_11s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrDataWidthConv_Z6
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z6 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z6 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":21:7:21:47|Synthesizing module caxi4interconnect_MstrClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001101
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001011
	RCHAN_WIDTH=32'b00000000000000000000000001001100
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z7
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MasterConvertor_Z8
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001001
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_78s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001010011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_83s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_12s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z9
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000101110
	DATA_WIDTH_OUT=32'b00000000000000000000000000101110
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000010000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000101110
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s .......
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=16, width=46
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
Running optimization stage 1 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v":21:7:21:37|Synthesizing module caxi4interconnect_Hold_Reg_Ctrl in library work.
Running optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v":24:7:24:48|Synthesizing module caxi4interconnect_DWC_DownConv_Hold_Reg_Wr in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":20:7:20:48|Synthesizing module caxi4interconnect_DWC_DownConv_widthConvwr in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":142:20:142:41|Object WVLID_FIXED_BURST_CTRL is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s .......
@W: CL207 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":396:3:396:8|All reachable assignments to cnt_plus_1_eq_0 assign 0, register removed by optimization.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":19:7:19:53|Synthesizing module caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000001000000000
	SEND_TRANS=1'b0
	WAIT_AVALID=1'b1
   Generated name = caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 .......
@W: CL207 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":627:3:627:8|All reachable assignments to SLAVE_AID[8:0] assign 0, register removed by optimization.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":24:7:24:57|Synthesizing module caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl in library work.

	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	WRITE_ENABLE=1'b1
	MASTER_MAX_SIZE=32'b00000000000000000000000000000011
	MASTER_SIZE_MAX_MASK=32'b00000000000000000000000000000111
	MAX_SIZE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s .......
@A: CL282 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Feedback mux created for signal unaligned_fixed_len_iter_pre[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Feedback mux created for signal fixed_burst_pre. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":20:7:20:51|Synthesizing module caxi4interconnect_DWC_DownConv_writeWidthConv in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_writeWidthConv_Z10
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v":20:7:20:37|Synthesizing module caxi4interconnect_DWC_brespCtrl in library work.

	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_brespCtrl_1s_9s
Running optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_9s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000001010
	DATA_WIDTH_OUT=32'b00000000000000000000000000001010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000010000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s .......
@N: CL134 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=16, width=10
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
Running optimization stage 1 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":161:22:161:40|Removing wire brespFifoEmpty_temp, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":165:15:165:25|Removing wire brespFifowe, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":178:12:178:41|Removing wire tot_len_M_to_boundary_conv_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":179:11:179:33|Removing wire to_boundary_conv_M1_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":183:9:183:38|Removing wire tot_len_GT_max_length_comb_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":184:12:184:40|Removing wire tot_len_M_max_length_comb_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":185:11:185:25|Removing wire tot_axi_len_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":192:5:192:22|Removing wire MASTER_AWVALID_reg, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":193:5:193:26|Removing wire from_ctrl_MASTER_READY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":194:5:194:26|Removing wire to_ctrl_MASTER_AWVALID, as there is no assignment to it.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":318:7:318:14|Object id_range is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":19:7:19:53|Synthesizing module caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
	SEND_TRANS=1'b0
	WAIT_AVALID=1'b1
   Generated name = caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 .......
@W: CL207 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":627:3:627:8|All reachable assignments to SLAVE_AID[8:0] assign 0, register removed by optimization.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":24:7:24:57|Synthesizing module caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl in library work.

	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	WRITE_ENABLE=1'b0
	MASTER_MAX_SIZE=32'b00000000000000000000000000000011
	MASTER_SIZE_MAX_MASK=32'b00000000000000000000000000000111
	MAX_SIZE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s .......
@A: CL282 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Feedback mux created for signal unaligned_fixed_len_iter_pre[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Feedback mux created for signal fixed_burst_pre. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":20:7:20:50|Synthesizing module caxi4interconnect_DWC_DownConv_readWidthConv in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v":24:7:24:48|Synthesizing module caxi4interconnect_DWC_DownConv_Hold_Reg_Rd in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":20:7:20:48|Synthesizing module caxi4interconnect_DWC_DownConv_widthConvrd in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	READ_INTERLEAVE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s .......
@W: CL169 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":547:3:547:8|Pruning unused register rdCmdFifoEmpty_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":426:3:426:8|Pruning unused register cnt[8:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v":18:7:18:32|Synthesizing module caxi4interconnect_byte2bit in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
   Generated name = caxi4interconnect_byte2bit_32s_64s
Running optimization stage 1 on caxi4interconnect_byte2bit_32s_64s .......
Finished optimization stage 1 on caxi4interconnect_byte2bit_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":141:12:141:41|Removing wire tot_len_M_to_boundary_conv_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":142:11:142:33|Removing wire to_boundary_conv_M1_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":146:9:146:38|Removing wire tot_len_GT_max_length_comb_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":147:12:147:40|Removing wire tot_len_M_max_length_comb_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":148:11:148:25|Removing wire tot_axi_len_pre, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":154:5:154:27|Removing wire from_ctrl_SLAVE_ARREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":172:31:172:40|Removing wire MASTER_SEL, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":173:31:173:48|Removing wire MASTER_RVALID_Temp, as there is no assignment to it.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":181:7:181:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":502:7:502:7|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":502:9:502:9|Object l is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v":20:7:20:37|Synthesizing module caxi4interconnect_DownConverter in library work.

	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0
Running optimization stage 1 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 .......
Finished optimization stage 1 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b0
	WRITE_ZERO_SLAVE_ID=1'b0
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z11
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":19:7:19:45|Synthesizing module caxi4interconnect_SlvAxi4ProtConvAXI4ID in library work.

	ZERO_SLAVE_ID=1'b0
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":62:12:62:20|Removing wire fifoEmpty, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":63:12:63:19|Removing wire fifoFull, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":64:12:64:25|Removing wire fifoNearlyFull, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":65:27:65:35|Removing wire IDFifoOut, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":66:12:66:17|Removing wire fifoWr, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":67:12:67:17|Removing wire fifoRd, as there is no assignment to it.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z11 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z11 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":21:7:21:46|Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001110
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000001100
	RCHAN_WIDTH=32'b00000000000000000000000000101101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z12
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z12 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z12 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b0
	WRITE_ZERO_SLAVE_ID=1'b0
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z13
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z13 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z13 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 156MB)
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|Removing wire MASTER1_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|Removing wire MASTER2_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|Removing wire MASTER3_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|Removing wire MASTER4_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|Removing wire MASTER5_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|Removing wire MASTER6_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|Removing wire MASTER7_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|Removing wire MASTER8_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|Removing wire MASTER9_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|Removing wire MASTER10_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|Removing wire MASTER11_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|Removing wire MASTER12_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|Removing wire MASTER13_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|Removing wire MASTER14_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|Removing wire MASTER15_AWREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|Removing wire MASTER1_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|Removing wire MASTER2_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|Removing wire MASTER3_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|Removing wire MASTER4_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|Removing wire MASTER5_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|Removing wire MASTER6_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|Removing wire MASTER7_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|Removing wire MASTER8_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|Removing wire MASTER9_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|Removing wire MASTER10_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|Removing wire MASTER11_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|Removing wire MASTER12_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|Removing wire MASTER13_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|Removing wire MASTER14_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|Removing wire MASTER15_WREADY, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|Removing wire MASTER1_BID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|Removing wire MASTER1_BRESP, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|Removing wire MASTER1_BUSER, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|Removing wire MASTER1_BVALID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|Removing wire MASTER2_BID, as there is no assignment to it.
@W: CG360 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|Removing wire MASTER2_BRESP, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log E:\MPFS_Projects\Kyber_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z5 .......
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|*Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":526:2:526:15|*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":527:2:527:15|*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":528:2:528:16|*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":531:2:531:13|*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":532:2:532:15|*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":533:2:533:15|*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":534:2:534:16|*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":565:2:565:16|*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":579:2:579:16|*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":593:2:593:16|*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":607:2:607:16|*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":621:2:621:16|*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":635:2:635:16|*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":649:2:649:16|*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":663:2:663:16|*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":677:2:677:16|*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":691:2:691:17|*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log E:\MPFS_Projects\Kyber_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z5 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v":1476:7:1476:20|Synthesizing module FIC0_INITIATOR in library work.
Running optimization stage 1 on FIC0_INITIATOR .......
Finished optimization stage 1 on FIC0_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\FIC_0_PERIPHERALS\FIC_0_PERIPHERALS.v":9:7:9:23|Synthesizing module FIC_0_PERIPHERALS in library work.
Running optimization stage 1 on FIC_0_PERIPHERALS .......
Finished optimization stage 1 on FIC_0_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":187:7:187:10|Synthesizing module AND4 in library work.
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":333:7:333:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":287:7:287:12|Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":264:7:264:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":357:7:357:16|Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":403:7:403:17|Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":449:7:449:16|Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\ICICLE_MSS\MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v":5:7:5:9|Synthesizing module MSS in library work.
Running optimization stage 1 on MSS .......
Finished optimization stage 1 on MSS (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 156MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\ICICLE_MSS\ICICLE_MSS.v":5:7:5:16|Synthesizing module ICICLE_MSS in library work.
Running optimization stage 1 on ICICLE_MSS .......
Finished optimization stage 1 on ICICLE_MSS (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\MSS_WRAPPER\MSS_WRAPPER.v":9:7:9:17|Synthesizing module MSS_WRAPPER in library work.
Running optimization stage 1 on MSS_WRAPPER .......
Finished optimization stage 1 on MSS_WRAPPER (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":133:7:133:9|Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"E:\MPFS_Projects\Kyber_HW\component\work\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.v":9:7:9:33|Synthesizing module MPFS_ICICLE_KIT_BASE_DESIGN in library work.
Running optimization stage 1 on MPFS_ICICLE_KIT_BASE_DESIGN .......
Finished optimization stage 1 on MPFS_ICICLE_KIT_BASE_DESIGN (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on MPFS_ICICLE_KIT_BASE_DESIGN .......
Finished optimization stage 2 on MPFS_ICICLE_KIT_BASE_DESIGN (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on MSS_WRAPPER .......
Finished optimization stage 2 on MSS_WRAPPER (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on ICICLE_MSS .......
Finished optimization stage 2 on ICICLE_MSS (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on MSS .......
Finished optimization stage 2 on MSS (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on FIC_0_PERIPHERALS .......
Finished optimization stage 2 on FIC_0_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on FIC0_INITIATOR .......
Finished optimization stage 2 on FIC0_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z13 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z13 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z12 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z12 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":30:26:30:29|Input ACLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":31:25:31:32|Input sysReset is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":46:30:46:39|Input SLAVE_LAST is unused.
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z11 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z11 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 .......
Finished optimization stage 2 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_byte2bit_32s_64s .......
Finished optimization stage 2 on caxi4interconnect_byte2bit_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s .......
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":83:41:83:57|Input port bits 44 to 30 of rdCmdFifoReadData[45:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":83:41:83:57|Input port bits 22 to 8 of rdCmdFifoReadData[45:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v":89:20:89:31|Input port bits 5 to 3 of mask_slvSize[5:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 172MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 172MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":103:21:103:29|Input SLAVE_RID is unused.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 172MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s .......
@W: CL279 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Pruning register bits 5 to 3 of mask_addr_pre[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 172MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 .......
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":87:32:87:43|Input port bits 37 to 6 of MASTER_AADDR[37:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_9s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":104:21:104:29|Input SLAVE_BID is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v":138:15:138:26|Input MASTER_WLAST is unused.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s .......
@W: CL279 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v":126:2:126:7|Pruning register bits 5 to 3 of mask_addr_pre[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 167MB peak: 174MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 .......
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v":87:32:87:43|Input port bits 37 to 6 of MASTER_AADDR[37:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 176MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s .......
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":71:41:71:55|Input port bits 44 to 30 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":71:41:71:55|Input port bits 28 to 26 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":71:41:71:55|Input port bits 10 to 8 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":77:20:77:37|Input port bits 5 to 3 of master_ADDR_masked[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v":79:20:79:35|Input port bits 5 to 3 of second_Beat_Addr[5:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":180:17:180:29|Input MASTER_HTRANS is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":181:35:181:47|Input MASTER_HWDATA is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":183:12:183:24|Input MASTER_HWRITE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":186:12:186:22|Input MASTER_HSEL is unused.
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":35:26:35:32|Input MST_CLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z6 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":44:26:44:29|Input ACLK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":45:25:45:32|Input sysReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z6 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 195MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z5 .......
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":33:2:33:7|Input M_CLK0 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":34:2:34:7|Input M_CLK1 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":35:2:35:7|Input M_CLK2 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":36:2:36:7|Input M_CLK3 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":37:2:37:7|Input M_CLK4 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":38:2:38:7|Input M_CLK5 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":39:2:39:7|Input M_CLK6 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":40:2:40:7|Input M_CLK7 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":41:2:41:7|Input M_CLK8 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":42:2:42:7|Input M_CLK9 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":43:2:43:8|Input M_CLK10 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":44:2:44:8|Input M_CLK11 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":45:2:45:8|Input M_CLK12 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":46:2:46:8|Input M_CLK13 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":47:2:47:8|Input M_CLK14 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":48:2:48:8|Input M_CLK15 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":50:2:50:7|Input S_CLK0 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":51:2:51:7|Input S_CLK1 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":52:2:52:7|Input S_CLK2 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":53:2:53:7|Input S_CLK3 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":54:2:54:7|Input S_CLK4 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":55:2:55:7|Input S_CLK5 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":56:2:56:7|Input S_CLK6 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":57:2:57:7|Input S_CLK7 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":60:2:60:7|Input S_CLK8 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":61:2:61:7|Input S_CLK9 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":62:2:62:8|Input S_CLK10 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":63:2:63:8|Input S_CLK11 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":64:2:64:8|Input S_CLK12 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":65:2:65:8|Input S_CLK13 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":66:2:66:8|Input S_CLK14 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":67:2:67:8|Input S_CLK15 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":68:2:68:8|Input S_CLK16 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":69:2:69:8|Input S_CLK17 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":70:2:70:8|Input S_CLK18 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":71:2:71:8|Input S_CLK19 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":72:2:72:8|Input S_CLK20 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":73:2:73:8|Input S_CLK21 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":74:2:74:8|Input S_CLK22 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":75:2:75:8|Input S_CLK23 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":76:2:76:8|Input S_CLK24 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":77:2:77:8|Input S_CLK25 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":78:2:78:8|Input S_CLK26 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":79:2:79:8|Input S_CLK27 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":80:2:80:8|Input S_CLK28 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":81:2:81:8|Input S_CLK29 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":82:2:82:8|Input S_CLK30 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":83:2:83:8|Input S_CLK31 is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":100:2:100:13|Input MASTER1_AWID is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":101:2:101:15|Input MASTER1_AWADDR is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":102:2:102:14|Input MASTER1_AWLEN is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":103:2:103:15|Input MASTER1_AWSIZE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":104:2:104:16|Input MASTER1_AWBURST is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":105:2:105:15|Input MASTER1_AWLOCK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":106:2:106:16|Input MASTER1_AWCACHE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":107:2:107:15|Input MASTER1_AWPROT is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":108:2:108:17|Input MASTER1_AWREGION is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":109:2:109:14|Input MASTER1_AWQOS is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":110:2:110:15|Input MASTER1_AWUSER is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":111:2:111:16|Input MASTER1_AWVALID is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":114:2:114:13|Input MASTER2_AWID is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":115:2:115:15|Input MASTER2_AWADDR is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":116:2:116:14|Input MASTER2_AWLEN is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":117:2:117:15|Input MASTER2_AWSIZE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":118:2:118:16|Input MASTER2_AWBURST is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":119:2:119:15|Input MASTER2_AWLOCK is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":120:2:120:16|Input MASTER2_AWCACHE is unused.
@N: CL159 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":121:2:121:15|Input MASTER2_AWPROT is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log E:\MPFS_Projects\Kyber_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z5 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z4 .......
@W: CL247 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":166:61:166:69|Input port bit 8 of SLAVE_BID[8:0] is unused

@W: CL247 :"E:\MPFS_Projects\Kyber_HW\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":188:63:188:71|Input port bit 8 of SLAVE_RID[8:0] is unused

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z4 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 195MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 195MB)
Running optimization stage 2 on Core_Poly_Z3 .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":605:4:605:9|Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":81:42:81:52|Input port bits 30 to 28 of S_AXI_WDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\MPFS_Projects\Kyber_HW\hdl\Core_Poly.v":81:42:81:52|Input port bits 14 to 12 of S_AXI_WDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on Core_Poly_Z3 (CPU Time 0h:00m:01s, Memory Used current: 182MB peak: 204MB)
Running optimization stage 2 on polyvec_ram_8s_256s_12s .......
Finished optimization stage 2 on polyvec_ram_8s_256s_12s (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 204MB)
Running optimization stage 2 on poly_mul_12s_767s_2385s .......
Finished optimization stage 2 on poly_mul_12s_767s_2385s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on tf1_ROM .......
Finished optimization stage 2 on tf1_ROM (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on tf0_ROM .......
Finished optimization stage 2 on tf0_ROM (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on mult_half_12s .......
Finished optimization stage 2 on mult_half_12s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on sub_rd_12s .......
Finished optimization stage 2 on sub_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on add_rd_12s .......
Finished optimization stage 2 on add_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on mult_rd_12s .......
@W: CL279 :"E:\MPFS_Projects\Kyber_HW\hdl\fp_modop.v":43:2:43:7|Pruning register bits 11 to 8 of tq[23:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on mult_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on poly_ram_5s_32s_24s .......
Finished optimization stage 2 on poly_ram_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 204MB)
Running optimization stage 2 on network_bf_out_24s .......
Finished optimization stage 2 on network_bf_out_24s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on delay_8s_7s .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 8.
Finished optimization stage 2 on delay_8s_7s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on network_bf_in_24s .......
Finished optimization stage 2 on network_bf_in_24s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on poly_bank_5s_32s_24s .......
Finished optimization stage 2 on poly_bank_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on delay_3s_Z2 .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 20.
Finished optimization stage 2 on delay_3s_Z2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on delay_7s_Z1 .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 20.
Finished optimization stage 2 on delay_7s_Z1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on network_bank_in_5s .......
Finished optimization stage 2 on network_bank_in_5s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on arbiter .......
Finished optimization stage 2 on arbiter (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on conflict_free_memory_map .......
Finished optimization stage 2 on conflict_free_memory_map (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 204MB)
Running optimization stage 2 on address_generator .......
@N: CL201 :"E:\MPFS_Projects\Kyber_HW\hdl\address_generator.v":49:4:49:9|Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on address_generator (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on delay_2s_4s .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[3].level_buf with address depth of 4 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on delay_8s_3s .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 8.
Finished optimization stage 2 on delay_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on delay_2s_3s .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on delay_2s_7s .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\hdl\delay.v":47:12:47:17|Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_7s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on CLOCKS_AND_RESETS .......
Finished optimization stage 2 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on CORERESET .......
Finished optimization stage 2 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF .......
@N: CL135 :"E:\MPFS_Projects\Kyber_HW\component\work\CORERESET\CORERESET_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 204MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\MPFS_Projects\Kyber_HW\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 191MB peak: 204MB)

Process took 0h:00m:32s realtime, 0h:00m:32s cputime

Process completed successfully.
# Sun Nov 26 17:38:17 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @

@N|Running in 64-bit mode
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6.
@W: BN108 :"e:\mpfs_projects\kyber_hw\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 17:38:18 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\MPFS_Projects\Kyber_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 29MB peak: 30MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime

Process completed successfully.
# Sun Nov 26 17:38:18 2023

###########################################################]
