

================================================================
== Vivado HLS Report for 'tensor_weight_y'
================================================================
* Date:           Thu Aug 13 01:50:40 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  447506|  447506|  447506|  447506|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER  |  447504|  447504|        18|          1|          1|  447488|    yes   |
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	20  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	2  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%buf_val_1_val = alloca [1024 x i192], align 8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:278]   --->   Operation 21 'alloca' 'buf_val_1_val' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%buf_val_2_val = alloca [1024 x i192], align 8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:278]   --->   Operation 22 'alloca' 'buf_val_2_val' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @out_product_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_y_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @hls_KD_KD_LineBuffe_1) nounwind"   --->   Operation 25 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i) nounwind"   --->   Operation 26 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:280]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit._crit_edge ]"   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_mid2, %.loopexit._crit_edge ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:282]   --->   Operation 29 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %0 ], [ %c, %.loopexit._crit_edge ]"   --->   Operation 30 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.88ns)   --->   "%tmp_1 = icmp ult i9 %r, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:290]   --->   Operation 31 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.84ns)   --->   "%icmp = icmp ne i8 %tmp, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 33 'icmp' 'icmp' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%or_cond = and i1 %icmp, %tmp_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 34 'and' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -76800"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 36 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %col_assign, -1024" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:282]   --->   Operation 38 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%col_assign_mid2 = select i1 %exitcond, i11 0, i11 %col_assign" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:282]   --->   Operation 39 'select' 'col_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%r_s = add i9 %r, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:280]   --->   Operation 40 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%tmp_1_mid1 = icmp ult i9 %r_s, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:290]   --->   Operation 41 'icmp' 'tmp_1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.17ns)   --->   "%tmp_1_mid2 = select i1 %exitcond, i1 %tmp_1_mid1, i1 %tmp_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:290]   --->   Operation 42 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_s, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 43 'partselect' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%icmp1 = icmp ne i8 %tmp_3, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 44 'icmp' 'icmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid1 = and i1 %icmp1, %tmp_1_mid1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 45 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %exitcond, i1 %or_cond_mid1, i1 %or_cond" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:305]   --->   Operation 46 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%tmp_4_mid1 = icmp eq i9 %r_s, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:317]   --->   Operation 47 'icmp' 'tmp_4_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%tmp_4 = icmp eq i9 %r, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:317]   --->   Operation 48 'icmp' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.17ns)   --->   "%tmp_4_mid2 = select i1 %exitcond, i1 %tmp_4_mid1, i1 %tmp_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:317]   --->   Operation 49 'select' 'tmp_4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%r_mid2 = select i1 %exitcond, i9 %r_s, i9 %r" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:282]   --->   Operation 50 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %col_assign_mid2 to i64" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 51 'zext' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_val_1_val_addr = getelementptr [1024 x i192]* %buf_val_1_val, i64 0, i64 %tmp_s" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 52 'getelementptr' 'buf_val_1_val_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%buf_val_1_val_load = load i192* %buf_val_1_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 53 'load' 'buf_val_1_val_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buf_val_2_val_addr = getelementptr [1024 x i192]* %buf_val_2_val, i64 0, i64 %tmp_s" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 54 'getelementptr' 'buf_val_2_val_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.65ns)   --->   "br i1 %tmp_1_mid2, label %2, label %.loopexit7_ifconv" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:290]   --->   Operation 55 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_4_mid2, label %.loopexit._crit_edge, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:317]   --->   Operation 56 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%c = add i11 %col_assign_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:282]   --->   Operation 57 'add' 'c' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 58 [1/2] (1.23ns)   --->   "%buf_val_1_val_load = load i192* %buf_val_1_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 58 'load' 'buf_val_1_val_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i192 %buf_val_1_val_load to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 59 'trunc' 'tmp_9' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitcast i32 %tmp_9 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 60 'bitcast' 'tmp_2' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 61 [3/3] (7.01ns)   --->   "%tmp_18 = fmul float %tmp_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 61 'fmul' 'tmp_18' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_1_val_load, i9 32, i9 63)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 62 'partselect' 'tmp_5' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = bitcast i32 %tmp_5 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 63 'bitcast' 'tmp_6' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 64 [3/3] (7.01ns)   --->   "%tmp_18_0_1 = fmul float %tmp_6, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 64 'fmul' 'tmp_18_0_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_1_val_load, i9 64, i9 95)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 65 'partselect' 'tmp_10' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = bitcast i32 %tmp_10 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 66 'bitcast' 'tmp_11' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 67 [3/3] (7.01ns)   --->   "%tmp_18_0_2 = fmul float %tmp_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 67 'fmul' 'tmp_18_0_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_1_val_load, i9 96, i9 127)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 68 'partselect' 'tmp_12' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_13 = bitcast i32 %tmp_12 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 69 'bitcast' 'tmp_13' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (7.01ns)   --->   "%tmp_18_0_3 = fmul float %tmp_13, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 70 'fmul' 'tmp_18_0_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_1_val_load, i9 128, i9 159)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 71 'partselect' 'tmp_14' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %tmp_14 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 72 'bitcast' 'tmp_15' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 73 [3/3] (7.01ns)   --->   "%tmp_18_0_4 = fmul float %tmp_15, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 73 'fmul' 'tmp_18_0_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_1_val_load, i9 160, i9 191)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 74 'partselect' 'tmp_16' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %tmp_16 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 75 'bitcast' 'tmp_17' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_4 : Operation 76 [3/3] (7.01ns)   --->   "%tmp_18_0_5 = fmul float %tmp_17, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 76 'fmul' 'tmp_18_0_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 77 [2/3] (7.01ns)   --->   "%tmp_18 = fmul float %tmp_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 77 'fmul' 'tmp_18' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [2/3] (7.01ns)   --->   "%tmp_18_0_1 = fmul float %tmp_6, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 78 'fmul' 'tmp_18_0_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [2/3] (7.01ns)   --->   "%tmp_18_0_2 = fmul float %tmp_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 79 'fmul' 'tmp_18_0_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [2/3] (7.01ns)   --->   "%tmp_18_0_3 = fmul float %tmp_13, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 80 'fmul' 'tmp_18_0_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [2/3] (7.01ns)   --->   "%tmp_18_0_4 = fmul float %tmp_15, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 81 'fmul' 'tmp_18_0_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/3] (7.01ns)   --->   "%tmp_18_0_5 = fmul float %tmp_17, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 82 'fmul' 'tmp_18_0_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 83 [2/2] (1.23ns)   --->   "%buf_val_2_val_load = load i192* %buf_val_2_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 83 'load' 'buf_val_2_val_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_6 : Operation 84 [1/3] (7.01ns)   --->   "%tmp_18 = fmul float %tmp_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 84 'fmul' 'tmp_18' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/3] (7.01ns)   --->   "%tmp_18_0_1 = fmul float %tmp_6, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 85 'fmul' 'tmp_18_0_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/3] (7.01ns)   --->   "%tmp_18_0_2 = fmul float %tmp_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 86 'fmul' 'tmp_18_0_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/3] (7.01ns)   --->   "%tmp_18_0_3 = fmul float %tmp_13, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 87 'fmul' 'tmp_18_0_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/3] (7.01ns)   --->   "%tmp_18_0_4 = fmul float %tmp_15, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 88 'fmul' 'tmp_18_0_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/3] (7.01ns)   --->   "%tmp_18_0_5 = fmul float %tmp_17, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 89 'fmul' 'tmp_18_0_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 90 [1/2] (1.23ns)   --->   "%buf_val_2_val_load = load i192* %buf_val_2_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 90 'load' 'buf_val_2_val_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_7 : Operation 91 [1/1] (1.23ns)   --->   "store i192 %buf_val_2_val_load, i192* %buf_val_1_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:289]   --->   Operation 91 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_7 : Operation 92 [4/4] (6.43ns)   --->   "%tmp_30 = fadd float %tmp_18, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 92 'fadd' 'tmp_30' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [4/4] (6.43ns)   --->   "%tmp_19_0_1 = fadd float %tmp_18_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 93 'fadd' 'tmp_19_0_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [4/4] (6.43ns)   --->   "%tmp_19_0_2 = fadd float %tmp_18_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 94 'fadd' 'tmp_19_0_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [4/4] (6.43ns)   --->   "%tmp_19_0_3 = fadd float %tmp_18_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 95 'fadd' 'tmp_19_0_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [4/4] (6.43ns)   --->   "%tmp_19_0_4 = fadd float %tmp_18_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 96 'fadd' 'tmp_19_0_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [4/4] (6.43ns)   --->   "%tmp_19_0_5 = fadd float %tmp_18_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 97 'fadd' 'tmp_19_0_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 98 [3/4] (6.43ns)   --->   "%tmp_30 = fadd float %tmp_18, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 98 'fadd' 'tmp_30' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [3/4] (6.43ns)   --->   "%tmp_19_0_1 = fadd float %tmp_18_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 99 'fadd' 'tmp_19_0_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [3/4] (6.43ns)   --->   "%tmp_19_0_2 = fadd float %tmp_18_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 100 'fadd' 'tmp_19_0_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [3/4] (6.43ns)   --->   "%tmp_19_0_3 = fadd float %tmp_18_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 101 'fadd' 'tmp_19_0_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [3/4] (6.43ns)   --->   "%tmp_19_0_4 = fadd float %tmp_18_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 102 'fadd' 'tmp_19_0_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [3/4] (6.43ns)   --->   "%tmp_19_0_5 = fadd float %tmp_18_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 103 'fadd' 'tmp_19_0_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i192 %buf_val_2_val_load to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 104 'trunc' 'tmp_49' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = bitcast i32 %tmp_49 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 105 'bitcast' 'tmp_19' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 106 [3/3] (7.01ns)   --->   "%tmp_18_1 = fmul float %tmp_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 106 'fmul' 'tmp_18_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_2_val_load, i9 32, i9 63)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 107 'partselect' 'tmp_20' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %tmp_20 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 108 'bitcast' 'tmp_21' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 109 [3/3] (7.01ns)   --->   "%tmp_18_1_1 = fmul float %tmp_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 109 'fmul' 'tmp_18_1_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_2_val_load, i9 64, i9 95)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 110 'partselect' 'tmp_22' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23 = bitcast i32 %tmp_22 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 111 'bitcast' 'tmp_23' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 112 [3/3] (7.01ns)   --->   "%tmp_18_1_2 = fmul float %tmp_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 112 'fmul' 'tmp_18_1_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_2_val_load, i9 96, i9 127)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 113 'partselect' 'tmp_24' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_25 = bitcast i32 %tmp_24 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 114 'bitcast' 'tmp_25' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 115 [3/3] (7.01ns)   --->   "%tmp_18_1_3 = fmul float %tmp_25, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 115 'fmul' 'tmp_18_1_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_2_val_load, i9 128, i9 159)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 116 'partselect' 'tmp_26' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_27 = bitcast i32 %tmp_26 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 117 'bitcast' 'tmp_27' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 118 [3/3] (7.01ns)   --->   "%tmp_18_1_4 = fmul float %tmp_27, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 118 'fmul' 'tmp_18_1_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %buf_val_2_val_load, i9 160, i9 191)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 119 'partselect' 'tmp_28' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_29 = bitcast i32 %tmp_28 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 120 'bitcast' 'tmp_29' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_8 : Operation 121 [3/3] (7.01ns)   --->   "%tmp_18_1_5 = fmul float %tmp_29, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 121 'fmul' 'tmp_18_1_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 122 [2/4] (6.43ns)   --->   "%tmp_30 = fadd float %tmp_18, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 122 'fadd' 'tmp_30' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [2/4] (6.43ns)   --->   "%tmp_19_0_1 = fadd float %tmp_18_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 123 'fadd' 'tmp_19_0_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [2/4] (6.43ns)   --->   "%tmp_19_0_2 = fadd float %tmp_18_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 124 'fadd' 'tmp_19_0_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [2/4] (6.43ns)   --->   "%tmp_19_0_3 = fadd float %tmp_18_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 125 'fadd' 'tmp_19_0_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [2/4] (6.43ns)   --->   "%tmp_19_0_4 = fadd float %tmp_18_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 126 'fadd' 'tmp_19_0_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/4] (6.43ns)   --->   "%tmp_19_0_5 = fadd float %tmp_18_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 127 'fadd' 'tmp_19_0_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [2/3] (7.01ns)   --->   "%tmp_18_1 = fmul float %tmp_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 128 'fmul' 'tmp_18_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [2/3] (7.01ns)   --->   "%tmp_18_1_1 = fmul float %tmp_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 129 'fmul' 'tmp_18_1_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/3] (7.01ns)   --->   "%tmp_18_1_2 = fmul float %tmp_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 130 'fmul' 'tmp_18_1_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [2/3] (7.01ns)   --->   "%tmp_18_1_3 = fmul float %tmp_25, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 131 'fmul' 'tmp_18_1_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [2/3] (7.01ns)   --->   "%tmp_18_1_4 = fmul float %tmp_27, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 132 'fmul' 'tmp_18_1_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [2/3] (7.01ns)   --->   "%tmp_18_1_5 = fmul float %tmp_29, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 133 'fmul' 'tmp_18_1_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 134 [1/4] (6.43ns)   --->   "%tmp_30 = fadd float %tmp_18, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 134 'fadd' 'tmp_30' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/4] (6.43ns)   --->   "%tmp_19_0_1 = fadd float %tmp_18_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 135 'fadd' 'tmp_19_0_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/4] (6.43ns)   --->   "%tmp_19_0_2 = fadd float %tmp_18_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 136 'fadd' 'tmp_19_0_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/4] (6.43ns)   --->   "%tmp_19_0_3 = fadd float %tmp_18_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 137 'fadd' 'tmp_19_0_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/4] (6.43ns)   --->   "%tmp_19_0_4 = fadd float %tmp_18_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 138 'fadd' 'tmp_19_0_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/4] (6.43ns)   --->   "%tmp_19_0_5 = fadd float %tmp_18_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 139 'fadd' 'tmp_19_0_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/3] (7.01ns)   --->   "%tmp_18_1 = fmul float %tmp_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 140 'fmul' 'tmp_18_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/3] (7.01ns)   --->   "%tmp_18_1_1 = fmul float %tmp_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 141 'fmul' 'tmp_18_1_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/3] (7.01ns)   --->   "%tmp_18_1_2 = fmul float %tmp_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 142 'fmul' 'tmp_18_1_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/3] (7.01ns)   --->   "%tmp_18_1_3 = fmul float %tmp_25, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 143 'fmul' 'tmp_18_1_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/3] (7.01ns)   --->   "%tmp_18_1_4 = fmul float %tmp_27, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 144 'fmul' 'tmp_18_1_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/3] (7.01ns)   --->   "%tmp_18_1_5 = fmul float %tmp_29, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 145 'fmul' 'tmp_18_1_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 146 [1/1] (1.83ns)   --->   "%tmp_val = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* @out_product_val)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:292]   --->   Operation 146 'read' 'tmp_val' <Predicate = (!exitcond_flatten & tmp_1_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_11 : Operation 147 [1/1] (0.65ns)   --->   "br label %.loopexit7_ifconv" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:293]   --->   Operation 147 'br' <Predicate = (!exitcond_flatten & tmp_1_mid2)> <Delay = 0.65>
ST_11 : Operation 148 [4/4] (6.43ns)   --->   "%tmp_19_1 = fadd float %tmp_30, %tmp_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 148 'fadd' 'tmp_19_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [4/4] (6.43ns)   --->   "%tmp_19_1_1 = fadd float %tmp_19_0_1, %tmp_18_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 149 'fadd' 'tmp_19_1_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [4/4] (6.43ns)   --->   "%tmp_19_1_2 = fadd float %tmp_19_0_2, %tmp_18_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 150 'fadd' 'tmp_19_1_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [4/4] (6.43ns)   --->   "%tmp_19_1_3 = fadd float %tmp_19_0_3, %tmp_18_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 151 'fadd' 'tmp_19_1_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [4/4] (6.43ns)   --->   "%tmp_19_1_4 = fadd float %tmp_19_0_4, %tmp_18_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 152 'fadd' 'tmp_19_1_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [4/4] (6.43ns)   --->   "%tmp_19_1_5 = fadd float %tmp_19_0_5, %tmp_18_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 153 'fadd' 'tmp_19_1_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8 = phi i192 [ %tmp_val, %2 ], [ 0, %.reset ]"   --->   Operation 154 'phi' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.23ns)   --->   "store i192 %tmp_8, i192* %buf_val_2_val_addr, align 8" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:299]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1024> <RAM>
ST_12 : Operation 156 [3/4] (6.43ns)   --->   "%tmp_19_1 = fadd float %tmp_30, %tmp_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 156 'fadd' 'tmp_19_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [3/4] (6.43ns)   --->   "%tmp_19_1_1 = fadd float %tmp_19_0_1, %tmp_18_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 157 'fadd' 'tmp_19_1_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [3/4] (6.43ns)   --->   "%tmp_19_1_2 = fadd float %tmp_19_0_2, %tmp_18_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 158 'fadd' 'tmp_19_1_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [3/4] (6.43ns)   --->   "%tmp_19_1_3 = fadd float %tmp_19_0_3, %tmp_18_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 159 'fadd' 'tmp_19_1_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [3/4] (6.43ns)   --->   "%tmp_19_1_4 = fadd float %tmp_19_0_4, %tmp_18_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 160 'fadd' 'tmp_19_1_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [3/4] (6.43ns)   --->   "%tmp_19_1_5 = fadd float %tmp_19_0_5, %tmp_18_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 161 'fadd' 'tmp_19_1_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i192 %tmp_8 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 162 'trunc' 'tmp_50' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_31 = bitcast i32 %tmp_50 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 163 'bitcast' 'tmp_31' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 164 [3/3] (7.01ns)   --->   "%tmp_18_2 = fmul float %tmp_31, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 164 'fmul' 'tmp_18_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tmp_8, i9 32, i9 63)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 165 'partselect' 'tmp_32' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_33 = bitcast i32 %tmp_32 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 166 'bitcast' 'tmp_33' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 167 [3/3] (7.01ns)   --->   "%tmp_18_2_1 = fmul float %tmp_33, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 167 'fmul' 'tmp_18_2_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tmp_8, i9 64, i9 95)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 168 'partselect' 'tmp_34' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_35 = bitcast i32 %tmp_34 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 169 'bitcast' 'tmp_35' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 170 [3/3] (7.01ns)   --->   "%tmp_18_2_2 = fmul float %tmp_35, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 170 'fmul' 'tmp_18_2_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tmp_8, i9 96, i9 127)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 171 'partselect' 'tmp_36' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_37 = bitcast i32 %tmp_36 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 172 'bitcast' 'tmp_37' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 173 [3/3] (7.01ns)   --->   "%tmp_18_2_3 = fmul float %tmp_37, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 173 'fmul' 'tmp_18_2_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tmp_8, i9 128, i9 159)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 174 'partselect' 'tmp_38' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_39 = bitcast i32 %tmp_38 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 175 'bitcast' 'tmp_39' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 176 [3/3] (7.01ns)   --->   "%tmp_18_2_4 = fmul float %tmp_39, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 176 'fmul' 'tmp_18_2_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tmp_8, i9 160, i9 191)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 177 'partselect' 'tmp_40' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_41 = bitcast i32 %tmp_40 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 178 'bitcast' 'tmp_41' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_12 : Operation 179 [3/3] (7.01ns)   --->   "%tmp_18_2_5 = fmul float %tmp_41, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 179 'fmul' 'tmp_18_2_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 180 [2/4] (6.43ns)   --->   "%tmp_19_1 = fadd float %tmp_30, %tmp_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 180 'fadd' 'tmp_19_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [2/4] (6.43ns)   --->   "%tmp_19_1_1 = fadd float %tmp_19_0_1, %tmp_18_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 181 'fadd' 'tmp_19_1_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [2/4] (6.43ns)   --->   "%tmp_19_1_2 = fadd float %tmp_19_0_2, %tmp_18_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 182 'fadd' 'tmp_19_1_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [2/4] (6.43ns)   --->   "%tmp_19_1_3 = fadd float %tmp_19_0_3, %tmp_18_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 183 'fadd' 'tmp_19_1_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [2/4] (6.43ns)   --->   "%tmp_19_1_4 = fadd float %tmp_19_0_4, %tmp_18_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 184 'fadd' 'tmp_19_1_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [2/4] (6.43ns)   --->   "%tmp_19_1_5 = fadd float %tmp_19_0_5, %tmp_18_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 185 'fadd' 'tmp_19_1_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [2/3] (7.01ns)   --->   "%tmp_18_2 = fmul float %tmp_31, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 186 'fmul' 'tmp_18_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [2/3] (7.01ns)   --->   "%tmp_18_2_1 = fmul float %tmp_33, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 187 'fmul' 'tmp_18_2_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [2/3] (7.01ns)   --->   "%tmp_18_2_2 = fmul float %tmp_35, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 188 'fmul' 'tmp_18_2_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/3] (7.01ns)   --->   "%tmp_18_2_3 = fmul float %tmp_37, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 189 'fmul' 'tmp_18_2_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [2/3] (7.01ns)   --->   "%tmp_18_2_4 = fmul float %tmp_39, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 190 'fmul' 'tmp_18_2_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [2/3] (7.01ns)   --->   "%tmp_18_2_5 = fmul float %tmp_41, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 191 'fmul' 'tmp_18_2_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 192 [1/4] (6.43ns)   --->   "%tmp_19_1 = fadd float %tmp_30, %tmp_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 192 'fadd' 'tmp_19_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/4] (6.43ns)   --->   "%tmp_19_1_1 = fadd float %tmp_19_0_1, %tmp_18_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 193 'fadd' 'tmp_19_1_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/4] (6.43ns)   --->   "%tmp_19_1_2 = fadd float %tmp_19_0_2, %tmp_18_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 194 'fadd' 'tmp_19_1_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/4] (6.43ns)   --->   "%tmp_19_1_3 = fadd float %tmp_19_0_3, %tmp_18_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 195 'fadd' 'tmp_19_1_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/4] (6.43ns)   --->   "%tmp_19_1_4 = fadd float %tmp_19_0_4, %tmp_18_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 196 'fadd' 'tmp_19_1_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/4] (6.43ns)   --->   "%tmp_19_1_5 = fadd float %tmp_19_0_5, %tmp_18_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 197 'fadd' 'tmp_19_1_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/3] (7.01ns)   --->   "%tmp_18_2 = fmul float %tmp_31, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 198 'fmul' 'tmp_18_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/3] (7.01ns)   --->   "%tmp_18_2_1 = fmul float %tmp_33, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 199 'fmul' 'tmp_18_2_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/3] (7.01ns)   --->   "%tmp_18_2_2 = fmul float %tmp_35, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 200 'fmul' 'tmp_18_2_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/3] (7.01ns)   --->   "%tmp_18_2_3 = fmul float %tmp_37, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 201 'fmul' 'tmp_18_2_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/3] (7.01ns)   --->   "%tmp_18_2_4 = fmul float %tmp_39, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 202 'fmul' 'tmp_18_2_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/3] (7.01ns)   --->   "%tmp_18_2_5 = fmul float %tmp_41, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 203 'fmul' 'tmp_18_2_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 204 [4/4] (6.43ns)   --->   "%tmp_19_2 = fadd float %tmp_19_1, %tmp_18_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 204 'fadd' 'tmp_19_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [4/4] (6.43ns)   --->   "%tmp_19_2_1 = fadd float %tmp_19_1_1, %tmp_18_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 205 'fadd' 'tmp_19_2_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [4/4] (6.43ns)   --->   "%tmp_19_2_2 = fadd float %tmp_19_1_2, %tmp_18_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 206 'fadd' 'tmp_19_2_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [4/4] (6.43ns)   --->   "%tmp_19_2_3 = fadd float %tmp_19_1_3, %tmp_18_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 207 'fadd' 'tmp_19_2_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [4/4] (6.43ns)   --->   "%tmp_19_2_4 = fadd float %tmp_19_1_4, %tmp_18_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 208 'fadd' 'tmp_19_2_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [4/4] (6.43ns)   --->   "%tmp_19_2_5 = fadd float %tmp_19_1_5, %tmp_18_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 209 'fadd' 'tmp_19_2_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 210 [3/4] (6.43ns)   --->   "%tmp_19_2 = fadd float %tmp_19_1, %tmp_18_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 210 'fadd' 'tmp_19_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [3/4] (6.43ns)   --->   "%tmp_19_2_1 = fadd float %tmp_19_1_1, %tmp_18_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 211 'fadd' 'tmp_19_2_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [3/4] (6.43ns)   --->   "%tmp_19_2_2 = fadd float %tmp_19_1_2, %tmp_18_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 212 'fadd' 'tmp_19_2_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [3/4] (6.43ns)   --->   "%tmp_19_2_3 = fadd float %tmp_19_1_3, %tmp_18_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 213 'fadd' 'tmp_19_2_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [3/4] (6.43ns)   --->   "%tmp_19_2_4 = fadd float %tmp_19_1_4, %tmp_18_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 214 'fadd' 'tmp_19_2_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [3/4] (6.43ns)   --->   "%tmp_19_2_5 = fadd float %tmp_19_1_5, %tmp_18_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 215 'fadd' 'tmp_19_2_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 216 [2/4] (6.43ns)   --->   "%tmp_19_2 = fadd float %tmp_19_1, %tmp_18_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 216 'fadd' 'tmp_19_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [2/4] (6.43ns)   --->   "%tmp_19_2_1 = fadd float %tmp_19_1_1, %tmp_18_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 217 'fadd' 'tmp_19_2_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [2/4] (6.43ns)   --->   "%tmp_19_2_2 = fadd float %tmp_19_1_2, %tmp_18_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 218 'fadd' 'tmp_19_2_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [2/4] (6.43ns)   --->   "%tmp_19_2_3 = fadd float %tmp_19_1_3, %tmp_18_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 219 'fadd' 'tmp_19_2_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [2/4] (6.43ns)   --->   "%tmp_19_2_4 = fadd float %tmp_19_1_4, %tmp_18_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 220 'fadd' 'tmp_19_2_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [2/4] (6.43ns)   --->   "%tmp_19_2_5 = fadd float %tmp_19_1_5, %tmp_18_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 221 'fadd' 'tmp_19_2_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 222 [1/4] (6.43ns)   --->   "%tmp_19_2 = fadd float %tmp_19_1, %tmp_18_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 222 'fadd' 'tmp_19_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/4] (6.43ns)   --->   "%tmp_19_2_1 = fadd float %tmp_19_1_1, %tmp_18_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 223 'fadd' 'tmp_19_2_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/4] (6.43ns)   --->   "%tmp_19_2_2 = fadd float %tmp_19_1_2, %tmp_18_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 224 'fadd' 'tmp_19_2_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/4] (6.43ns)   --->   "%tmp_19_2_3 = fadd float %tmp_19_1_3, %tmp_18_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 225 'fadd' 'tmp_19_2_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/4] (6.43ns)   --->   "%tmp_19_2_4 = fadd float %tmp_19_1_4, %tmp_18_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 226 'fadd' 'tmp_19_2_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/4] (6.43ns)   --->   "%tmp_19_2_5 = fadd float %tmp_19_1_5, %tmp_18_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:313]   --->   Operation 227 'fadd' 'tmp_19_2_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_51 = bitcast float %tmp_19_2 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 228 'bitcast' 'tmp_51' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.44ns)   --->   "%tmp_42 = select i1 %or_cond_mid2, i32 %tmp_51, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 229 'select' 'tmp_42' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_52 = bitcast float %tmp_19_2_1 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 230 'bitcast' 'tmp_52' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.44ns)   --->   "%tmp_43 = select i1 %or_cond_mid2, i32 %tmp_52, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 231 'select' 'tmp_43' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_53 = bitcast float %tmp_19_2_2 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 232 'bitcast' 'tmp_53' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.44ns)   --->   "%tmp_44 = select i1 %or_cond_mid2, i32 %tmp_53, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 233 'select' 'tmp_44' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_54 = bitcast float %tmp_19_2_3 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 234 'bitcast' 'tmp_54' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.44ns)   --->   "%tmp_45 = select i1 %or_cond_mid2, i32 %tmp_54, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 235 'select' 'tmp_45' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_55 = bitcast float %tmp_19_2_4 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 236 'bitcast' 'tmp_55' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.44ns)   --->   "%tmp_46 = select i1 %or_cond_mid2, i32 %tmp_55, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 237 'select' 'tmp_46' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_56 = bitcast float %tmp_19_2_5 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 238 'bitcast' 'tmp_56' <Predicate = (!tmp_4_mid2 & or_cond_mid2)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.44ns)   --->   "%tmp_47 = select i1 %or_cond_mid2, i32 %tmp_56, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 239 'select' 'tmp_47' <Predicate = (!tmp_4_mid2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.83>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @TENSOR_WEIGHT_Y_OUTE)"   --->   Operation 240 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str18) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:283]   --->   Operation 241 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str18)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:283]   --->   Operation 242 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:284]   --->   Operation 243 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_48 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %tmp_47, i32 %tmp_46, i32 %tmp_45, i32 %tmp_44, i32 %tmp_43, i32 %tmp_42)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 244 'bitconcatenate' 'tmp_48' <Predicate = (!tmp_4_mid2)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @tensor_y_val, i192 %tmp_48)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:319]   --->   Operation 245 'write' <Predicate = (!tmp_4_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:320]   --->   Operation 246 'br' <Predicate = (!tmp_4_mid2)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str18, i32 %tmp_7)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:321]   --->   Operation 247 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 248 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:323]   --->   Operation 249 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_product_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tensor_y_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_val_1_val       (alloca         ) [ 001111111111111111110]
buf_val_2_val       (alloca         ) [ 001111111111111111110]
StgValue_23         (specinterface  ) [ 000000000000000000000]
StgValue_24         (specinterface  ) [ 000000000000000000000]
rbegin_i            (specregionbegin) [ 000000000000000000000]
rend_i              (specregionend  ) [ 000000000000000000000]
StgValue_27         (br             ) [ 011111111111111111110]
indvar_flatten      (phi            ) [ 001000000000000000000]
r                   (phi            ) [ 001000000000000000000]
col_assign          (phi            ) [ 001000000000000000000]
tmp_1               (icmp           ) [ 000000000000000000000]
tmp                 (partselect     ) [ 000000000000000000000]
icmp                (icmp           ) [ 000000000000000000000]
or_cond             (and            ) [ 000000000000000000000]
exitcond_flatten    (icmp           ) [ 001111111111111111110]
indvar_flatten_next (add            ) [ 011111111111111111110]
StgValue_37         (br             ) [ 000000000000000000000]
exitcond            (icmp           ) [ 000000000000000000000]
col_assign_mid2     (select         ) [ 000000000000000000000]
r_s                 (add            ) [ 000000000000000000000]
tmp_1_mid1          (icmp           ) [ 000000000000000000000]
tmp_1_mid2          (select         ) [ 001111111111111111110]
tmp_3               (partselect     ) [ 000000000000000000000]
icmp1               (icmp           ) [ 000000000000000000000]
or_cond_mid1        (and            ) [ 000000000000000000000]
or_cond_mid2        (select         ) [ 001111111111111111100]
tmp_4_mid1          (icmp           ) [ 000000000000000000000]
tmp_4               (icmp           ) [ 000000000000000000000]
tmp_4_mid2          (select         ) [ 001111111111111111110]
r_mid2              (select         ) [ 011111111111111111110]
tmp_s               (zext           ) [ 000000000000000000000]
buf_val_1_val_addr  (getelementptr  ) [ 001111110000000000000]
buf_val_2_val_addr  (getelementptr  ) [ 001111111111100000000]
StgValue_55         (br             ) [ 001111111111111111110]
StgValue_56         (br             ) [ 000000000000000000000]
c                   (add            ) [ 011111111111111111110]
buf_val_1_val_load  (load           ) [ 001010000000000000000]
tmp_9               (trunc          ) [ 000000000000000000000]
tmp_2               (bitcast        ) [ 001001100000000000000]
tmp_5               (partselect     ) [ 000000000000000000000]
tmp_6               (bitcast        ) [ 001001100000000000000]
tmp_10              (partselect     ) [ 000000000000000000000]
tmp_11              (bitcast        ) [ 001001100000000000000]
tmp_12              (partselect     ) [ 000000000000000000000]
tmp_13              (bitcast        ) [ 001001100000000000000]
tmp_14              (partselect     ) [ 000000000000000000000]
tmp_15              (bitcast        ) [ 001001100000000000000]
tmp_16              (partselect     ) [ 000000000000000000000]
tmp_17              (bitcast        ) [ 001001100000000000000]
tmp_18              (fmul           ) [ 001000011110000000000]
tmp_18_0_1          (fmul           ) [ 001000011110000000000]
tmp_18_0_2          (fmul           ) [ 001000011110000000000]
tmp_18_0_3          (fmul           ) [ 001000011110000000000]
tmp_18_0_4          (fmul           ) [ 001000011110000000000]
tmp_18_0_5          (fmul           ) [ 001000011110000000000]
buf_val_2_val_load  (load           ) [ 001000001000000000000]
StgValue_91         (store          ) [ 000000000000000000000]
tmp_49              (trunc          ) [ 000000000000000000000]
tmp_19              (bitcast        ) [ 001000000110000000000]
tmp_20              (partselect     ) [ 000000000000000000000]
tmp_21              (bitcast        ) [ 001000000110000000000]
tmp_22              (partselect     ) [ 000000000000000000000]
tmp_23              (bitcast        ) [ 001000000110000000000]
tmp_24              (partselect     ) [ 000000000000000000000]
tmp_25              (bitcast        ) [ 001000000110000000000]
tmp_26              (partselect     ) [ 000000000000000000000]
tmp_27              (bitcast        ) [ 001000000110000000000]
tmp_28              (partselect     ) [ 000000000000000000000]
tmp_29              (bitcast        ) [ 001000000110000000000]
tmp_30              (fadd           ) [ 001000000001111000000]
tmp_19_0_1          (fadd           ) [ 001000000001111000000]
tmp_19_0_2          (fadd           ) [ 001000000001111000000]
tmp_19_0_3          (fadd           ) [ 001000000001111000000]
tmp_19_0_4          (fadd           ) [ 001000000001111000000]
tmp_19_0_5          (fadd           ) [ 001000000001111000000]
tmp_18_1            (fmul           ) [ 001000000001111000000]
tmp_18_1_1          (fmul           ) [ 001000000001111000000]
tmp_18_1_2          (fmul           ) [ 001000000001111000000]
tmp_18_1_3          (fmul           ) [ 001000000001111000000]
tmp_18_1_4          (fmul           ) [ 001000000001111000000]
tmp_18_1_5          (fmul           ) [ 001000000001111000000]
tmp_val             (read           ) [ 001111111111111111110]
StgValue_147        (br             ) [ 001111111111111111110]
tmp_8               (phi            ) [ 001000000000100000000]
StgValue_155        (store          ) [ 000000000000000000000]
tmp_50              (trunc          ) [ 000000000000000000000]
tmp_31              (bitcast        ) [ 001000000000011000000]
tmp_32              (partselect     ) [ 000000000000000000000]
tmp_33              (bitcast        ) [ 001000000000011000000]
tmp_34              (partselect     ) [ 000000000000000000000]
tmp_35              (bitcast        ) [ 001000000000011000000]
tmp_36              (partselect     ) [ 000000000000000000000]
tmp_37              (bitcast        ) [ 001000000000011000000]
tmp_38              (partselect     ) [ 000000000000000000000]
tmp_39              (bitcast        ) [ 001000000000011000000]
tmp_40              (partselect     ) [ 000000000000000000000]
tmp_41              (bitcast        ) [ 001000000000011000000]
tmp_19_1            (fadd           ) [ 001000000000000111100]
tmp_19_1_1          (fadd           ) [ 001000000000000111100]
tmp_19_1_2          (fadd           ) [ 001000000000000111100]
tmp_19_1_3          (fadd           ) [ 001000000000000111100]
tmp_19_1_4          (fadd           ) [ 001000000000000111100]
tmp_19_1_5          (fadd           ) [ 001000000000000111100]
tmp_18_2            (fmul           ) [ 001000000000000111100]
tmp_18_2_1          (fmul           ) [ 001000000000000111100]
tmp_18_2_2          (fmul           ) [ 001000000000000111100]
tmp_18_2_3          (fmul           ) [ 001000000000000111100]
tmp_18_2_4          (fmul           ) [ 001000000000000111100]
tmp_18_2_5          (fmul           ) [ 001000000000000111100]
tmp_19_2            (fadd           ) [ 000000000000000000000]
tmp_19_2_1          (fadd           ) [ 000000000000000000000]
tmp_19_2_2          (fadd           ) [ 000000000000000000000]
tmp_19_2_3          (fadd           ) [ 000000000000000000000]
tmp_19_2_4          (fadd           ) [ 000000000000000000000]
tmp_19_2_5          (fadd           ) [ 000000000000000000000]
tmp_51              (bitcast        ) [ 000000000000000000000]
tmp_42              (select         ) [ 001000000000000000010]
tmp_52              (bitcast        ) [ 000000000000000000000]
tmp_43              (select         ) [ 001000000000000000010]
tmp_53              (bitcast        ) [ 000000000000000000000]
tmp_44              (select         ) [ 001000000000000000010]
tmp_54              (bitcast        ) [ 000000000000000000000]
tmp_45              (select         ) [ 001000000000000000010]
tmp_55              (bitcast        ) [ 000000000000000000000]
tmp_46              (select         ) [ 001000000000000000010]
tmp_56              (bitcast        ) [ 000000000000000000000]
tmp_47              (select         ) [ 001000000000000000010]
StgValue_240        (specloopname   ) [ 000000000000000000000]
StgValue_241        (specloopname   ) [ 000000000000000000000]
tmp_7               (specregionbegin) [ 000000000000000000000]
StgValue_243        (specpipeline   ) [ 000000000000000000000]
tmp_48              (bitconcatenate ) [ 000000000000000000000]
StgValue_245        (write          ) [ 000000000000000000000]
StgValue_246        (br             ) [ 000000000000000000000]
empty               (specregionend  ) [ 000000000000000000000]
StgValue_248        (br             ) [ 011111111111111111110]
StgValue_249        (ret            ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_product_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_product_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tensor_y_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_y_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TENSOR_WEIGHT_Y_OUTE"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="buf_val_1_val_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_val/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_val_2_val_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_val/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_val_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="192" slack="0"/>
<pin id="102" dir="0" index="1" bw="192" slack="0"/>
<pin id="103" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_val/11 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_245_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="192" slack="0"/>
<pin id="109" dir="0" index="2" bw="192" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_245/19 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_val_1_val_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="192" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_val_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="192" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="5"/>
<pin id="136" dir="0" index="4" bw="10" slack="0"/>
<pin id="137" dir="0" index="5" bw="192" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="192" slack="1"/>
<pin id="139" dir="1" index="7" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_1_val_load/2 StgValue_91/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_val_2_val_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="192" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_val_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="4"/>
<pin id="133" dir="0" index="1" bw="192" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="10"/>
<pin id="141" dir="0" index="4" bw="10" slack="0"/>
<pin id="142" dir="0" index="5" bw="192" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="192" slack="0"/>
<pin id="144" dir="1" index="7" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_val_load/6 StgValue_155/12 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="19" slack="1"/>
<pin id="147" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="19" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="r_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="col_assign_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="1"/>
<pin id="169" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="col_assign_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_8_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="192" slack="10"/>
<pin id="180" dir="1" index="1" bw="192" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_8_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="192" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="10"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_0_1/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_0_2/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_0_3/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_0_4/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_0_5/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1_1/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1_2/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1_3/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1_4/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_1_5/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2/15 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2_1/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2_2/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2_3/15 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2_4/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_19_2_5/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_0_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_0_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_0_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_0_4/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_0_5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1_1/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1_2/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1_3/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1_4/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_1_5/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2/12 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2_1/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2_2/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2_3/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2_4/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18_2_5/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="0" index="3" bw="5" slack="0"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_cond_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="exitcond_flatten_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="19" slack="0"/>
<pin id="388" dir="0" index="1" bw="18" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="indvar_flatten_next_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="exitcond_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="col_assign_mid2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="11" slack="0"/>
<pin id="408" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_mid1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_1_mid2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="9" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="5" slack="0"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_cond_mid1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_cond_mid2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_cond_mid2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_4_mid1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_mid1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_4_mid2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="r_mid2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_mid2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="c_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_9_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="192" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="192" slack="1"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_10_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="192" slack="1"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="0" index="3" bw="8" slack="0"/>
<pin id="529" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_11_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_12_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="192" slack="1"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="0" index="3" bw="8" slack="0"/>
<pin id="543" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_13_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="192" slack="1"/>
<pin id="555" dir="0" index="2" bw="9" slack="0"/>
<pin id="556" dir="0" index="3" bw="9" slack="0"/>
<pin id="557" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_16_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="192" slack="1"/>
<pin id="569" dir="0" index="2" bw="9" slack="0"/>
<pin id="570" dir="0" index="3" bw="9" slack="0"/>
<pin id="571" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_17_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_49_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="192" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_19_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_20_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="192" slack="1"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="0" index="3" bw="7" slack="0"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_21_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_22_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="192" slack="1"/>
<pin id="605" dir="0" index="2" bw="8" slack="0"/>
<pin id="606" dir="0" index="3" bw="8" slack="0"/>
<pin id="607" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_23_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_24_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="192" slack="1"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_25_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_26_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="192" slack="1"/>
<pin id="633" dir="0" index="2" bw="9" slack="0"/>
<pin id="634" dir="0" index="3" bw="9" slack="0"/>
<pin id="635" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_27_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_27/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_28_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="192" slack="1"/>
<pin id="647" dir="0" index="2" bw="9" slack="0"/>
<pin id="648" dir="0" index="3" bw="9" slack="0"/>
<pin id="649" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_29_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_50_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="192" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_31_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_32_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="192" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_33_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_34_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="192" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="0" index="3" bw="8" slack="0"/>
<pin id="687" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_35_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_36_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="192" slack="0"/>
<pin id="700" dir="0" index="2" bw="8" slack="0"/>
<pin id="701" dir="0" index="3" bw="8" slack="0"/>
<pin id="702" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_37_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_38_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="192" slack="0"/>
<pin id="715" dir="0" index="2" bw="9" slack="0"/>
<pin id="716" dir="0" index="3" bw="9" slack="0"/>
<pin id="717" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/12 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_39_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_40_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="192" slack="0"/>
<pin id="730" dir="0" index="2" bw="9" slack="0"/>
<pin id="731" dir="0" index="3" bw="9" slack="0"/>
<pin id="732" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_41_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_41/12 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_51_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_51/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_42_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="16"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_52_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_52/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_43_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="16"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/18 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_53_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_53/18 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_44_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="16"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_54_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_54/18 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_45_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="16"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_55_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_55/18 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_46_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="16"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_56_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_56/18 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_47_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="16"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/18 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_48_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="192" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="1"/>
<pin id="811" dir="0" index="2" bw="32" slack="1"/>
<pin id="812" dir="0" index="3" bw="32" slack="1"/>
<pin id="813" dir="0" index="4" bw="32" slack="1"/>
<pin id="814" dir="0" index="5" bw="32" slack="1"/>
<pin id="815" dir="0" index="6" bw="32" slack="1"/>
<pin id="816" dir="1" index="7" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/19 "/>
</bind>
</comp>

<comp id="819" class="1005" name="exitcond_flatten_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="823" class="1005" name="indvar_flatten_next_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="19" slack="0"/>
<pin id="825" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_1_mid2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_mid2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="or_cond_mid2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="2"/>
<pin id="834" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_cond_mid2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_4_mid2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="16"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_mid2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="r_mid2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="0"/>
<pin id="848" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_mid2 "/>
</bind>
</comp>

<comp id="851" class="1005" name="buf_val_1_val_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="1"/>
<pin id="853" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_val_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="buf_val_2_val_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="4"/>
<pin id="859" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_2_val_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="c_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="0"/>
<pin id="865" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="868" class="1005" name="buf_val_1_val_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="192" slack="1"/>
<pin id="870" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_val_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_2_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_6_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_11_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_13_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_15_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_17_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_18_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_18_0_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_0_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_18_0_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_0_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_18_0_3_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_0_3 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_18_0_4_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_0_4 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_18_0_5_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_0_5 "/>
</bind>
</comp>

<comp id="938" class="1005" name="buf_val_2_val_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="192" slack="1"/>
<pin id="940" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_val_load "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_19_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_21_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_23_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_25_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_27_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_29_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_30_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_19_0_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_19_0_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_2 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_19_0_3_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_3 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_19_0_4_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_4 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_19_0_5_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_5 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_18_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_18_1_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_18_1_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_18_1_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1_3 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_18_1_4_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1_4 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_18_1_5_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1_5 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_val_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="192" slack="1"/>
<pin id="1040" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="tmp_val "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_31_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_33_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_35_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_37_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_39_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_41_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_19_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_19_1_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_19_1_2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_19_1_3_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_3 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_19_1_4_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_4 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_19_1_5_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="1"/>
<pin id="1100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_5 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_18_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="tmp_18_2_1_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2_1 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_18_2_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_18_2_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_18_2_4_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2_4 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_18_2_5_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2_5 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_42_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_43_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_44_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_45_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_46_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="1"/>
<pin id="1155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_47_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="131" pin="3"/><net_sink comp="119" pin=4"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="131" pin=4"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="160" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="160" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="358" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="149" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="149" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="171" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="171" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="160" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="398" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="358" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="412" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="418" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="398" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="380" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="412" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="160" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="398" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="398" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="412" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="160" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="404" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="500"><net_src comp="404" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="522"><net_src comp="510" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="530"><net_src comp="50" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="536"><net_src comp="524" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="550"><net_src comp="538" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="564"><net_src comp="552" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="68" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="578"><net_src comp="566" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="52" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="54" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="600"><net_src comp="588" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="608"><net_src comp="50" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="58" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="614"><net_src comp="602" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="622"><net_src comp="50" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="628"><net_src comp="616" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="64" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="642"><net_src comp="630" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="68" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="70" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="656"><net_src comp="644" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="661"><net_src comp="182" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="673"><net_src comp="50" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="182" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="52" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="667" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="688"><net_src comp="50" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="182" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="56" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="58" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="682" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="182" pin="4"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="60" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="62" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="697" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="182" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="64" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="66" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="182" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="68" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="70" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="727" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="745"><net_src comp="244" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="752"><net_src comp="10" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="756"><net_src comp="248" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="10" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="767"><net_src comp="252" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="10" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="778"><net_src comp="256" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="10" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="789"><net_src comp="260" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="10" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="264" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="807"><net_src comp="10" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="817"><net_src comp="88" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="818"><net_src comp="808" pin="7"/><net_sink comp="106" pin=2"/></net>

<net id="822"><net_src comp="386" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="392" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="831"><net_src comp="424" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="454" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="845"><net_src comp="474" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="482" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="854"><net_src comp="113" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="860"><net_src comp="125" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="866"><net_src comp="496" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="871"><net_src comp="119" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="881"><net_src comp="505" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="886"><net_src comp="519" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="891"><net_src comp="533" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="896"><net_src comp="547" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="901"><net_src comp="561" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="906"><net_src comp="575" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="911"><net_src comp="268" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="916"><net_src comp="273" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="921"><net_src comp="278" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="926"><net_src comp="283" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="931"><net_src comp="288" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="936"><net_src comp="293" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="941"><net_src comp="131" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="951"><net_src comp="583" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="956"><net_src comp="597" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="961"><net_src comp="611" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="966"><net_src comp="625" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="971"><net_src comp="639" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="976"><net_src comp="653" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="981"><net_src comp="190" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="986"><net_src comp="195" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="991"><net_src comp="200" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="996"><net_src comp="205" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1001"><net_src comp="210" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1006"><net_src comp="215" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1011"><net_src comp="298" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1016"><net_src comp="303" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1021"><net_src comp="308" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1026"><net_src comp="313" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1031"><net_src comp="318" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1036"><net_src comp="323" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1041"><net_src comp="100" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1046"><net_src comp="662" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1051"><net_src comp="677" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1056"><net_src comp="692" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1061"><net_src comp="707" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1066"><net_src comp="722" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1071"><net_src comp="737" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1076"><net_src comp="220" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1081"><net_src comp="224" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1086"><net_src comp="228" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1091"><net_src comp="232" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1096"><net_src comp="236" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1101"><net_src comp="240" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1106"><net_src comp="328" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1111"><net_src comp="333" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1116"><net_src comp="338" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1121"><net_src comp="343" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1126"><net_src comp="348" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1131"><net_src comp="353" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1136"><net_src comp="746" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="808" pin=6"/></net>

<net id="1141"><net_src comp="757" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="808" pin=5"/></net>

<net id="1146"><net_src comp="768" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="808" pin=4"/></net>

<net id="1151"><net_src comp="779" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="1156"><net_src comp="790" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="1161"><net_src comp="801" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="808" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tensor_y_val | {19 }
 - Input state : 
	Port: tensor_weight_y : out_product_val | {11 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		tmp_1 : 1
		tmp : 1
		icmp : 2
		or_cond : 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_37 : 2
		exitcond : 1
		col_assign_mid2 : 2
		r_s : 1
		tmp_1_mid1 : 2
		tmp_1_mid2 : 3
		tmp_3 : 2
		icmp1 : 3
		or_cond_mid1 : 4
		or_cond_mid2 : 4
		tmp_4_mid1 : 2
		tmp_4 : 1
		tmp_4_mid2 : 3
		r_mid2 : 2
		tmp_s : 3
		buf_val_1_val_addr : 4
		buf_val_1_val_load : 5
		buf_val_2_val_addr : 4
		StgValue_55 : 4
		StgValue_56 : 4
		c : 3
	State 3
	State 4
		tmp_2 : 1
		tmp_18 : 2
		tmp_6 : 1
		tmp_18_0_1 : 2
		tmp_11 : 1
		tmp_18_0_2 : 2
		tmp_13 : 1
		tmp_18_0_3 : 2
		tmp_15 : 1
		tmp_18_0_4 : 2
		tmp_17 : 1
		tmp_18_0_5 : 2
	State 5
	State 6
	State 7
		StgValue_91 : 1
	State 8
		tmp_19 : 1
		tmp_18_1 : 2
		tmp_21 : 1
		tmp_18_1_1 : 2
		tmp_23 : 1
		tmp_18_1_2 : 2
		tmp_25 : 1
		tmp_18_1_3 : 2
		tmp_27 : 1
		tmp_18_1_4 : 2
		tmp_29 : 1
		tmp_18_1_5 : 2
	State 9
	State 10
	State 11
	State 12
		StgValue_155 : 1
		tmp_50 : 1
		tmp_31 : 2
		tmp_18_2 : 3
		tmp_32 : 1
		tmp_33 : 2
		tmp_18_2_1 : 3
		tmp_34 : 1
		tmp_35 : 2
		tmp_18_2_2 : 3
		tmp_36 : 1
		tmp_37 : 2
		tmp_18_2_3 : 3
		tmp_38 : 1
		tmp_39 : 2
		tmp_18_2_4 : 3
		tmp_40 : 1
		tmp_41 : 2
		tmp_18_2_5 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_51 : 1
		tmp_42 : 2
		tmp_52 : 1
		tmp_43 : 2
		tmp_53 : 1
		tmp_44 : 2
		tmp_54 : 1
		tmp_45 : 2
		tmp_55 : 1
		tmp_46 : 2
		tmp_56 : 1
		tmp_47 : 2
	State 19
		StgValue_245 : 1
		empty : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_190         |    2    |   227   |   214   |
|          |         grp_fu_195         |    2    |   227   |   214   |
|          |         grp_fu_200         |    2    |   227   |   214   |
|          |         grp_fu_205         |    2    |   227   |   214   |
|          |         grp_fu_210         |    2    |   227   |   214   |
|          |         grp_fu_215         |    2    |   227   |   214   |
|          |         grp_fu_220         |    2    |   227   |   214   |
|          |         grp_fu_224         |    2    |   227   |   214   |
|   fadd   |         grp_fu_228         |    2    |   227   |   214   |
|          |         grp_fu_232         |    2    |   227   |   214   |
|          |         grp_fu_236         |    2    |   227   |   214   |
|          |         grp_fu_240         |    2    |   227   |   214   |
|          |         grp_fu_244         |    2    |   227   |   214   |
|          |         grp_fu_248         |    2    |   227   |   214   |
|          |         grp_fu_252         |    2    |   227   |   214   |
|          |         grp_fu_256         |    2    |   227   |   214   |
|          |         grp_fu_260         |    2    |   227   |   214   |
|          |         grp_fu_264         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_268         |    3    |   128   |   135   |
|          |         grp_fu_273         |    3    |   128   |   135   |
|          |         grp_fu_278         |    3    |   128   |   135   |
|          |         grp_fu_283         |    3    |   128   |   135   |
|          |         grp_fu_288         |    3    |   128   |   135   |
|          |         grp_fu_293         |    3    |   128   |   135   |
|          |         grp_fu_298         |    3    |   128   |   135   |
|          |         grp_fu_303         |    3    |   128   |   135   |
|   fmul   |         grp_fu_308         |    3    |   128   |   135   |
|          |         grp_fu_313         |    3    |   128   |   135   |
|          |         grp_fu_318         |    3    |   128   |   135   |
|          |         grp_fu_323         |    3    |   128   |   135   |
|          |         grp_fu_328         |    3    |   128   |   135   |
|          |         grp_fu_333         |    3    |   128   |   135   |
|          |         grp_fu_338         |    3    |   128   |   135   |
|          |         grp_fu_343         |    3    |   128   |   135   |
|          |         grp_fu_348         |    3    |   128   |   135   |
|          |         grp_fu_353         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |   col_assign_mid2_fu_404   |    0    |    0    |    11   |
|          |      tmp_1_mid2_fu_424     |    0    |    0    |    2    |
|          |     or_cond_mid2_fu_454    |    0    |    0    |    2    |
|          |      tmp_4_mid2_fu_474     |    0    |    0    |    2    |
|          |        r_mid2_fu_482       |    0    |    0    |    9    |
|  select  |        tmp_42_fu_746       |    0    |    0    |    32   |
|          |        tmp_43_fu_757       |    0    |    0    |    32   |
|          |        tmp_44_fu_768       |    0    |    0    |    32   |
|          |        tmp_45_fu_779       |    0    |    0    |    32   |
|          |        tmp_46_fu_790       |    0    |    0    |    32   |
|          |        tmp_47_fu_801       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_358        |    0    |    0    |    13   |
|          |         icmp_fu_374        |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_386  |    0    |    0    |    20   |
|   icmp   |       exitcond_fu_398      |    0    |    0    |    13   |
|          |      tmp_1_mid1_fu_418     |    0    |    0    |    13   |
|          |        icmp1_fu_442        |    0    |    0    |    11   |
|          |      tmp_4_mid1_fu_462     |    0    |    0    |    13   |
|          |        tmp_4_fu_468        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_392 |    0    |    0    |    26   |
|    add   |         r_s_fu_412         |    0    |    0    |    16   |
|          |          c_fu_496          |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_380       |    0    |    0    |    2    |
|          |     or_cond_mid1_fu_448    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |     tmp_val_read_fu_100    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_245_write_fu_106 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_364         |    0    |    0    |    0    |
|          |        tmp_3_fu_432        |    0    |    0    |    0    |
|          |        tmp_5_fu_510        |    0    |    0    |    0    |
|          |        tmp_10_fu_524       |    0    |    0    |    0    |
|          |        tmp_12_fu_538       |    0    |    0    |    0    |
|          |        tmp_14_fu_552       |    0    |    0    |    0    |
|          |        tmp_16_fu_566       |    0    |    0    |    0    |
|          |        tmp_20_fu_588       |    0    |    0    |    0    |
|partselect|        tmp_22_fu_602       |    0    |    0    |    0    |
|          |        tmp_24_fu_616       |    0    |    0    |    0    |
|          |        tmp_26_fu_630       |    0    |    0    |    0    |
|          |        tmp_28_fu_644       |    0    |    0    |    0    |
|          |        tmp_32_fu_667       |    0    |    0    |    0    |
|          |        tmp_34_fu_682       |    0    |    0    |    0    |
|          |        tmp_36_fu_697       |    0    |    0    |    0    |
|          |        tmp_38_fu_712       |    0    |    0    |    0    |
|          |        tmp_40_fu_727       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_s_fu_490        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_502        |    0    |    0    |    0    |
|   trunc  |        tmp_49_fu_580       |    0    |    0    |    0    |
|          |        tmp_50_fu_658       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_48_fu_808       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    90   |   6390  |   6671  |
|----------|----------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buf_val_1_val|   11   |    0   |    0   |
|buf_val_2_val|   11   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   22   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| buf_val_1_val_addr_reg_851|   10   |
| buf_val_1_val_load_reg_868|   192  |
| buf_val_2_val_addr_reg_857|   10   |
| buf_val_2_val_load_reg_938|   192  |
|         c_reg_863         |   11   |
|     col_assign_reg_167    |   11   |
|  exitcond_flatten_reg_819 |    1   |
|indvar_flatten_next_reg_823|   19   |
|   indvar_flatten_reg_145  |   19   |
|    or_cond_mid2_reg_832   |    1   |
|       r_mid2_reg_846      |    9   |
|         r_reg_156         |    9   |
|       tmp_11_reg_888      |   32   |
|       tmp_13_reg_893      |   32   |
|       tmp_15_reg_898      |   32   |
|       tmp_17_reg_903      |   32   |
|     tmp_18_0_1_reg_913    |   32   |
|     tmp_18_0_2_reg_918    |   32   |
|     tmp_18_0_3_reg_923    |   32   |
|     tmp_18_0_4_reg_928    |   32   |
|     tmp_18_0_5_reg_933    |   32   |
|    tmp_18_1_1_reg_1013    |   32   |
|    tmp_18_1_2_reg_1018    |   32   |
|    tmp_18_1_3_reg_1023    |   32   |
|    tmp_18_1_4_reg_1028    |   32   |
|    tmp_18_1_5_reg_1033    |   32   |
|     tmp_18_1_reg_1008     |   32   |
|    tmp_18_2_1_reg_1108    |   32   |
|    tmp_18_2_2_reg_1113    |   32   |
|    tmp_18_2_3_reg_1118    |   32   |
|    tmp_18_2_4_reg_1123    |   32   |
|    tmp_18_2_5_reg_1128    |   32   |
|     tmp_18_2_reg_1103     |   32   |
|       tmp_18_reg_908      |   32   |
|     tmp_19_0_1_reg_983    |   32   |
|     tmp_19_0_2_reg_988    |   32   |
|     tmp_19_0_3_reg_993    |   32   |
|     tmp_19_0_4_reg_998    |   32   |
|    tmp_19_0_5_reg_1003    |   32   |
|    tmp_19_1_1_reg_1078    |   32   |
|    tmp_19_1_2_reg_1083    |   32   |
|    tmp_19_1_3_reg_1088    |   32   |
|    tmp_19_1_4_reg_1093    |   32   |
|    tmp_19_1_5_reg_1098    |   32   |
|     tmp_19_1_reg_1073     |   32   |
|       tmp_19_reg_948      |   32   |
|     tmp_1_mid2_reg_828    |    1   |
|       tmp_21_reg_953      |   32   |
|       tmp_23_reg_958      |   32   |
|       tmp_25_reg_963      |   32   |
|       tmp_27_reg_968      |   32   |
|       tmp_29_reg_973      |   32   |
|       tmp_2_reg_878       |   32   |
|       tmp_30_reg_978      |   32   |
|      tmp_31_reg_1043      |   32   |
|      tmp_33_reg_1048      |   32   |
|      tmp_35_reg_1053      |   32   |
|      tmp_37_reg_1058      |   32   |
|      tmp_39_reg_1063      |   32   |
|      tmp_41_reg_1068      |   32   |
|      tmp_42_reg_1133      |   32   |
|      tmp_43_reg_1138      |   32   |
|      tmp_44_reg_1143      |   32   |
|      tmp_45_reg_1148      |   32   |
|      tmp_46_reg_1153      |   32   |
|      tmp_47_reg_1158      |   32   |
|     tmp_4_mid2_reg_842    |    1   |
|       tmp_6_reg_883       |   32   |
|       tmp_8_reg_178       |   192  |
|      tmp_val_reg_1038     |   192  |
+---------------------------+--------+
|           Total           |  2598  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_268    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_273    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_278    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_283    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_288    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_293    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_298    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_303    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_308    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_318    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_323    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_328    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_333    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_338    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_343    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_348    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_353    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1172  ||  12.464 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   90   |    -   |  6390  |  6671  |
|   Memory  |   22   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   171  |
|  Register |    -   |    -   |    -   |  2598  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   22   |   90   |   12   |  8988  |  6842  |
+-----------+--------+--------+--------+--------+--------+
