|topo
CLK => uart_tx:uart_tx_i.CLK
CLK => adc_data_ch2_s[0].CLK
CLK => adc_data_ch2_s[1].CLK
CLK => adc_data_ch2_s[2].CLK
CLK => adc_data_ch2_s[3].CLK
CLK => adc_data_ch2_s[4].CLK
CLK => adc_data_ch2_s[5].CLK
CLK => adc_data_ch2_s[6].CLK
CLK => adc_data_ch2_s[7].CLK
CLK => adc_data_ch2_s[8].CLK
CLK => adc_data_ch2_s[9].CLK
CLK => adc_data_ch2_s[10].CLK
CLK => adc_data_ch2_s[11].CLK
CLK => adc_data_ch2_s[12].CLK
CLK => adc_data_ch2_s[13].CLK
CLK => adc_data_ch2_s[14].CLK
CLK => adc_data_ch2_s[15].CLK
CLK => adc_data_ch2_s[16].CLK
CLK => adc_data_ch2_s[17].CLK
CLK => adc_data_ch2_s[18].CLK
CLK => adc_data_ch2_s[19].CLK
CLK => adc_data_ch2_s[20].CLK
CLK => adc_data_ch2_s[21].CLK
CLK => adc_data_ch2_s[22].CLK
CLK => adc_data_ch2_s[23].CLK
CLK => adc_data_ch2_s[24].CLK
CLK => adc_data_ch2_s[25].CLK
CLK => adc_data_ch2_s[26].CLK
CLK => adc_data_ch2_s[27].CLK
CLK => adc_data_ch2_s[28].CLK
CLK => adc_data_ch2_s[29].CLK
CLK => adc_data_ch2_s[30].CLK
CLK => adc_data_ch2_s[31].CLK
CLK => adc_data_ch1_s[0].CLK
CLK => adc_data_ch1_s[1].CLK
CLK => adc_data_ch1_s[2].CLK
CLK => adc_data_ch1_s[3].CLK
CLK => adc_data_ch1_s[4].CLK
CLK => adc_data_ch1_s[5].CLK
CLK => adc_data_ch1_s[6].CLK
CLK => adc_data_ch1_s[7].CLK
CLK => adc_data_ch1_s[8].CLK
CLK => adc_data_ch1_s[9].CLK
CLK => adc_data_ch1_s[10].CLK
CLK => adc_data_ch1_s[11].CLK
CLK => adc_data_ch1_s[12].CLK
CLK => adc_data_ch1_s[13].CLK
CLK => adc_data_ch1_s[14].CLK
CLK => adc_data_ch1_s[15].CLK
CLK => adc_data_ch1_s[16].CLK
CLK => adc_data_ch1_s[17].CLK
CLK => adc_data_ch1_s[18].CLK
CLK => adc_data_ch1_s[19].CLK
CLK => adc_data_ch1_s[20].CLK
CLK => adc_data_ch1_s[21].CLK
CLK => adc_data_ch1_s[22].CLK
CLK => adc_data_ch1_s[23].CLK
CLK => adc_data_ch1_s[24].CLK
CLK => adc_data_ch1_s[25].CLK
CLK => adc_data_ch1_s[26].CLK
CLK => adc_data_ch1_s[27].CLK
CLK => adc_data_ch1_s[28].CLK
CLK => adc_data_ch1_s[29].CLK
CLK => adc_data_ch1_s[30].CLK
CLK => adc_data_ch1_s[31].CLK
CLK => adc_data_ch0_s[0].CLK
CLK => adc_data_ch0_s[1].CLK
CLK => adc_data_ch0_s[2].CLK
CLK => adc_data_ch0_s[3].CLK
CLK => adc_data_ch0_s[4].CLK
CLK => adc_data_ch0_s[5].CLK
CLK => adc_data_ch0_s[6].CLK
CLK => adc_data_ch0_s[7].CLK
CLK => adc_data_ch0_s[8].CLK
CLK => adc_data_ch0_s[9].CLK
CLK => adc_data_ch0_s[10].CLK
CLK => adc_data_ch0_s[11].CLK
CLK => adc_data_ch0_s[12].CLK
CLK => adc_data_ch0_s[13].CLK
CLK => adc_data_ch0_s[14].CLK
CLK => adc_data_ch0_s[15].CLK
CLK => adc_data_ch0_s[16].CLK
CLK => adc_data_ch0_s[17].CLK
CLK => adc_data_ch0_s[18].CLK
CLK => adc_data_ch0_s[19].CLK
CLK => adc_data_ch0_s[20].CLK
CLK => adc_data_ch0_s[21].CLK
CLK => adc_data_ch0_s[22].CLK
CLK => adc_data_ch0_s[23].CLK
CLK => adc_data_ch0_s[24].CLK
CLK => adc_data_ch0_s[25].CLK
CLK => adc_data_ch0_s[26].CLK
CLK => adc_data_ch0_s[27].CLK
CLK => adc_data_ch0_s[28].CLK
CLK => adc_data_ch0_s[29].CLK
CLK => adc_data_ch0_s[30].CLK
CLK => adc_data_ch0_s[31].CLK
CLK => load_adc_ch2_s.CLK
CLK => load_adc_ch1_s.CLK
CLK => load_adc_ch0_s.CLK
CLK => uart_rxd_debounced.CLK
CLK => uart_rxd_shreg[0].CLK
CLK => uart_rxd_shreg[1].CLK
CLK => uart_rxd_shreg[2].CLK
CLK => uart_rxd_shreg[3].CLK
CLK => uart_clk_en.CLK
CLK => uart_clk_cnt[0].CLK
CLK => uart_clk_cnt[1].CLK
CLK => uart_clk_cnt[2].CLK
CLK => uart_clk_cnt[3].CLK
CLK => uart_clk_cnt[4].CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart:uart.CLK
CLK => protocolo:protocolo_rx.CLK
CLK => masterctrl:controlador.CLK
CLK => adc_serial_control:adc128s022.i_clk
CLK => moving_average:channel_0.CLK
CLK => moving_average:channel_1.CLK
CLK => moving_average:channel_2.CLK
CLK => timer:tic_1segundo.CLK
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_en.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_debounced.OUTPUTSELECT
RST => load_adc_ch0_s.OUTPUTSELECT
RST => load_adc_ch1_s.OUTPUTSELECT
RST => load_adc_ch2_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch0_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch1_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => adc_data_ch2_s.OUTPUTSELECT
RST => uart_tx:uart_tx_i.RST
RST => uart_rx:uart_rx_i.RST
RST => uart:uart.RST
RST => protocolo:protocolo_rx.RST
RST => masterctrl:controlador.RST
RST => adc_serial_control:adc128s022.i_rstb
RST => moving_average:channel_0.RST
RST => moving_average:channel_1.RST
RST => moving_average:channel_2.RST
RST => timer:tic_1segundo.RST
UART_TXD <= uart:uart.UART_TXD
UART_RXD => uart_rxd_shreg.DATAA
LED_OUT[0] <= <GND>
LED_OUT[1] <= <GND>
LED_OUT[2] <= <VCC>
LED_OUT[3] <= <VCC>
LED_OUT[4] <= <VCC>
LED_OUT[5] <= <VCC>
LED_OUT[6] <= masterctrl:controlador.enb_adc_conv
LED_OUT[7] <= timer:tic_1segundo.TIMER_1SEG
SCLK_OUT <= adc_serial_control:adc128s022.o_sclk
SS_OUT <= adc_serial_control:adc128s022.o_ss
MOSI_OUT <= adc_serial_control:adc128s022.o_mosi
MISO_IN => adc_serial_control:adc128s022.i_miso


|topo|UART_TX:uart_tx_i
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_clk_en.CLK
CLK => tx_ticks[0].CLK
CLK => tx_ticks[1].CLK
CLK => tx_ticks[2].CLK
CLK => tx_ticks[3].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_clk_en.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => uart_tx_clk_en_p.IN1
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => tx_data.DATAB
DATA_IN[1] => tx_data.DATAB
DATA_IN[2] => tx_data.DATAB
DATA_IN[3] => tx_data.DATAB
DATA_IN[4] => tx_data.DATAB
DATA_IN[5] => tx_data.DATAB
DATA_IN[6] => tx_data.DATAB
DATA_IN[7] => tx_data.DATAB
DATA_SEND => uart_tx_input_data_reg_p.IN1
DATA_SEND => tx_nstate.OUTPUTSELECT
DATA_SEND => tx_nstate.OUTPUTSELECT
DATA_SEND => Selector1.IN4
DATA_SEND => Selector0.IN1
BUSY <= tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|topo|UART_RX:uart_rx_i
CLK => FRAME_ERROR~reg0.CLK
CLK => DATA_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => rx_clk_en.CLK
CLK => rx_ticks[0].CLK
CLK => rx_ticks[1].CLK
CLK => rx_ticks[2].CLK
CLK => rx_ticks[3].CLK
CLK => rx_pstate~1.DATAIN
RST => rx_clk_en.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => DATA_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => uart_rx_clk_en_p.IN1
UART_RXD => rx_data.DATAB
UART_RXD => Selector0.IN2
UART_RXD => DATA_VLD.DATAB
UART_RXD => FRAME_ERROR.DATAB
UART_RXD => Selector1.IN1
DATA_OUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_VLD <= DATA_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topo|UART:uart
CLK => uart_tx:uart_tx_i.CLK
CLK => uart_rxd_debounced.CLK
CLK => uart_rxd_shreg[0].CLK
CLK => uart_rxd_shreg[1].CLK
CLK => uart_rxd_shreg[2].CLK
CLK => uart_rxd_shreg[3].CLK
CLK => uart_clk_en.CLK
CLK => uart_clk_cnt[0].CLK
CLK => uart_clk_cnt[1].CLK
CLK => uart_clk_cnt[2].CLK
CLK => uart_clk_cnt[3].CLK
CLK => uart_clk_cnt[4].CLK
CLK => uart_rx:uart_rx_i.CLK
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_cnt.OUTPUTSELECT
RST => uart_clk_en.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_shreg.OUTPUTSELECT
RST => uart_rxd_debounced.OUTPUTSELECT
RST => uart_tx:uart_tx_i.RST
RST => uart_rx:uart_rx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_shreg.DATAA
DATA_IN[0] => uart_tx:uart_tx_i.DATA_IN[0]
DATA_IN[1] => uart_tx:uart_tx_i.DATA_IN[1]
DATA_IN[2] => uart_tx:uart_tx_i.DATA_IN[2]
DATA_IN[3] => uart_tx:uart_tx_i.DATA_IN[3]
DATA_IN[4] => uart_tx:uart_tx_i.DATA_IN[4]
DATA_IN[5] => uart_tx:uart_tx_i.DATA_IN[5]
DATA_IN[6] => uart_tx:uart_tx_i.DATA_IN[6]
DATA_IN[7] => uart_tx:uart_tx_i.DATA_IN[7]
DATA_SEND => uart_tx:uart_tx_i.DATA_SEND
BUSY <= uart_tx:uart_tx_i.BUSY
DATA_OUT[0] <= uart_rx:uart_rx_i.DATA_OUT[0]
DATA_OUT[1] <= uart_rx:uart_rx_i.DATA_OUT[1]
DATA_OUT[2] <= uart_rx:uart_rx_i.DATA_OUT[2]
DATA_OUT[3] <= uart_rx:uart_rx_i.DATA_OUT[3]
DATA_OUT[4] <= uart_rx:uart_rx_i.DATA_OUT[4]
DATA_OUT[5] <= uart_rx:uart_rx_i.DATA_OUT[5]
DATA_OUT[6] <= uart_rx:uart_rx_i.DATA_OUT[6]
DATA_OUT[7] <= uart_rx:uart_rx_i.DATA_OUT[7]
DATA_VLD <= uart_rx:uart_rx_i.DATA_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR


|topo|UART:uart|UART_TX:uart_tx_i
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_clk_en.CLK
CLK => tx_ticks[0].CLK
CLK => tx_ticks[1].CLK
CLK => tx_ticks[2].CLK
CLK => tx_ticks[3].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_clk_en.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_data.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => tx_ticks.OUTPUTSELECT
UART_CLK_EN => uart_tx_clk_en_p.IN1
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => tx_data.DATAB
DATA_IN[1] => tx_data.DATAB
DATA_IN[2] => tx_data.DATAB
DATA_IN[3] => tx_data.DATAB
DATA_IN[4] => tx_data.DATAB
DATA_IN[5] => tx_data.DATAB
DATA_IN[6] => tx_data.DATAB
DATA_IN[7] => tx_data.DATAB
DATA_SEND => uart_tx_input_data_reg_p.IN1
DATA_SEND => tx_nstate.OUTPUTSELECT
DATA_SEND => tx_nstate.OUTPUTSELECT
DATA_SEND => Selector1.IN4
DATA_SEND => Selector0.IN1
BUSY <= tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|topo|UART:uart|UART_RX:uart_rx_i
CLK => FRAME_ERROR~reg0.CLK
CLK => DATA_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => rx_clk_en.CLK
CLK => rx_ticks[0].CLK
CLK => rx_ticks[1].CLK
CLK => rx_ticks[2].CLK
CLK => rx_ticks[3].CLK
CLK => rx_pstate~1.DATAIN
RST => rx_clk_en.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => rx_data.OUTPUTSELECT
RST => DATA_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
RST => rx_pstate.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => rx_ticks.OUTPUTSELECT
UART_CLK_EN => uart_rx_clk_en_p.IN1
UART_RXD => rx_data.DATAB
UART_RXD => Selector0.IN2
UART_RXD => DATA_VLD.DATAB
UART_RXD => FRAME_ERROR.DATAB
UART_RXD => Selector1.IN1
DATA_OUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_VLD <= DATA_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topo|protocolo:protocolo_rx
CLK => shift_reg_busy[0].CLK
CLK => shift_reg_busy[1].CLK
CLK => shift_reg_busy[2].CLK
CLK => shift_reg_busy[3].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_en_out~reg0.CLK
CLK => reset_time_out_tx.CLK
CLK => time_out_tx.CLK
CLK => count_time_out[0].CLK
CLK => count_time_out[1].CLK
CLK => count_time_out[2].CLK
CLK => count_time_out[3].CLK
CLK => count_time_out[4].CLK
CLK => count_time_out[5].CLK
CLK => count_time_out[6].CLK
CLK => count_time_out[7].CLK
CLK => count_time_out[8].CLK
CLK => count_time_out[9].CLK
CLK => count_time_out[10].CLK
CLK => count_time_out[11].CLK
CLK => count_time_out[12].CLK
CLK => count_time_out[13].CLK
CLK => count_time_out[14].CLK
CLK => count_time_out[15].CLK
CLK => count_time_out[16].CLK
CLK => count_time_out[17].CLK
CLK => count_time_out[18].CLK
CLK => count_time_out[19].CLK
CLK => count_time_out[20].CLK
CLK => count_time_out[21].CLK
CLK => count_time_out[22].CLK
CLK => count_time_out[23].CLK
CLK => count_time_out[24].CLK
CLK => count_time_out[25].CLK
CLK => count_time_out[26].CLK
CLK => count_time_out[27].CLK
CLK => count_time_out[28].CLK
CLK => count_time_out[29].CLK
CLK => count_time_out[30].CLK
CLK => count_time_out[31].CLK
CLK => enable_in_s.CLK
CLK => data_bus_in_s[0].CLK
CLK => data_bus_in_s[1].CLK
CLK => data_bus_in_s[2].CLK
CLK => data_bus_in_s[3].CLK
CLK => data_bus_in_s[4].CLK
CLK => data_bus_in_s[5].CLK
CLK => data_bus_in_s[6].CLK
CLK => data_bus_in_s[7].CLK
CLK => data_bus_in_s[8].CLK
CLK => data_bus_in_s[9].CLK
CLK => data_bus_in_s[10].CLK
CLK => data_bus_in_s[11].CLK
CLK => data_bus_in_s[12].CLK
CLK => data_bus_in_s[13].CLK
CLK => data_bus_in_s[14].CLK
CLK => data_bus_in_s[15].CLK
CLK => strobe[0].CLK
CLK => strobe[1].CLK
CLK => data_bus_out[0]~reg0.CLK
CLK => data_bus_out[1]~reg0.CLK
CLK => data_bus_out[2]~reg0.CLK
CLK => data_bus_out[3]~reg0.CLK
CLK => data_bus_out[4]~reg0.CLK
CLK => data_bus_out[5]~reg0.CLK
CLK => data_bus_out[6]~reg0.CLK
CLK => data_bus_out[7]~reg0.CLK
CLK => data_bus_out[8]~reg0.CLK
CLK => data_bus_out[9]~reg0.CLK
CLK => data_bus_out[10]~reg0.CLK
CLK => data_bus_out[11]~reg0.CLK
CLK => data_bus_out[12]~reg0.CLK
CLK => data_bus_out[13]~reg0.CLK
CLK => data_bus_out[14]~reg0.CLK
CLK => data_bus_out[15]~reg0.CLK
CLK => chip_select[0]~reg0.CLK
CLK => chip_select[1]~reg0.CLK
CLK => chip_select[2]~reg0.CLK
CLK => chip_select[3]~reg0.CLK
CLK => chip_select[4]~reg0.CLK
CLK => chip_select[5]~reg0.CLK
CLK => chip_select[6]~reg0.CLK
CLK => chip_select[7]~reg0.CLK
CLK => chip_select[8]~reg0.CLK
CLK => chip_select[9]~reg0.CLK
CLK => chip_select[10]~reg0.CLK
CLK => chip_select[11]~reg0.CLK
CLK => chip_select[12]~reg0.CLK
CLK => chip_select[13]~reg0.CLK
CLK => chip_select[14]~reg0.CLK
CLK => chip_select[15]~reg0.CLK
CLK => address_bus_out[0]~reg0.CLK
CLK => address_bus_out[1]~reg0.CLK
CLK => address_bus_out[2]~reg0.CLK
CLK => address_bus_out[3]~reg0.CLK
CLK => address_bus_out[4]~reg0.CLK
CLK => address_bus_out[5]~reg0.CLK
CLK => address_bus_out[6]~reg0.CLK
CLK => address_bus_out[7]~reg0.CLK
CLK => address_bus_out[8]~reg0.CLK
CLK => address_bus_out[9]~reg0.CLK
CLK => address_bus_out[10]~reg0.CLK
CLK => address_bus_out[11]~reg0.CLK
CLK => address_bus_out[12]~reg0.CLK
CLK => address_bus_out[13]~reg0.CLK
CLK => address_bus_out[14]~reg0.CLK
CLK => address_bus_out[15]~reg0.CLK
CLK => rChipSelect[0].CLK
CLK => rChipSelect[1].CLK
CLK => rChipSelect[2].CLK
CLK => rChipSelect[3].CLK
CLK => rChipSelect[4].CLK
CLK => rChipSelect[5].CLK
CLK => rChipSelect[6].CLK
CLK => rChipSelect[7].CLK
CLK => rChipSelect[8].CLK
CLK => rChipSelect[9].CLK
CLK => rChipSelect[10].CLK
CLK => rChipSelect[11].CLK
CLK => rChipSelect[12].CLK
CLK => rChipSelect[13].CLK
CLK => rChipSelect[14].CLK
CLK => rChipSelect[15].CLK
CLK => DATA_RAM_REG[3][0].CLK
CLK => DATA_RAM_REG[3][1].CLK
CLK => DATA_RAM_REG[3][2].CLK
CLK => DATA_RAM_REG[3][3].CLK
CLK => DATA_RAM_REG[3][4].CLK
CLK => DATA_RAM_REG[3][5].CLK
CLK => DATA_RAM_REG[3][6].CLK
CLK => DATA_RAM_REG[3][7].CLK
CLK => DATA_RAM_REG[2][0].CLK
CLK => DATA_RAM_REG[2][1].CLK
CLK => DATA_RAM_REG[2][2].CLK
CLK => DATA_RAM_REG[2][3].CLK
CLK => DATA_RAM_REG[2][4].CLK
CLK => DATA_RAM_REG[2][5].CLK
CLK => DATA_RAM_REG[2][6].CLK
CLK => DATA_RAM_REG[2][7].CLK
CLK => DATA_RAM_REG[1][0].CLK
CLK => DATA_RAM_REG[1][1].CLK
CLK => DATA_RAM_REG[1][2].CLK
CLK => DATA_RAM_REG[1][3].CLK
CLK => DATA_RAM_REG[1][4].CLK
CLK => DATA_RAM_REG[1][5].CLK
CLK => DATA_RAM_REG[1][6].CLK
CLK => DATA_RAM_REG[1][7].CLK
CLK => DATA_RAM_REG[0][0].CLK
CLK => DATA_RAM_REG[0][1].CLK
CLK => DATA_RAM_REG[0][2].CLK
CLK => DATA_RAM_REG[0][3].CLK
CLK => DATA_RAM_REG[0][4].CLK
CLK => DATA_RAM_REG[0][5].CLK
CLK => DATA_RAM_REG[0][6].CLK
CLK => DATA_RAM_REG[0][7].CLK
CLK => rCOMMAND[0].CLK
CLK => rCOMMAND[1].CLK
CLK => rCOMMAND[2].CLK
CLK => rCOMMAND[3].CLK
CLK => rADDRESS[0].CLK
CLK => rADDRESS[1].CLK
CLK => rADDRESS[2].CLK
CLK => rADDRESS[3].CLK
CLK => rADDRESS[4].CLK
CLK => rADDRESS[5].CLK
CLK => rADDRESS[6].CLK
CLK => rADDRESS[7].CLK
CLK => rADDRESS[8].CLK
CLK => rADDRESS[9].CLK
CLK => rADDRESS[10].CLK
CLK => rADDRESS[11].CLK
CLK => rADDRESS[12].CLK
CLK => rADDRESS[13].CLK
CLK => rADDRESS[14].CLK
CLK => rADDRESS[15].CLK
CLK => count_rx_data[0].CLK
CLK => count_rx_data[1].CLK
CLK => count_rx_data[2].CLK
CLK => count_rx_data[3].CLK
CLK => count_rx_data[4].CLK
CLK => count_rx_data[5].CLK
CLK => count_rx_data[6].CLK
CLK => count_rx_data[7].CLK
CLK => count_rx_data[8].CLK
CLK => count_rx_data[9].CLK
CLK => count_rx_data[10].CLK
CLK => count_rx_data[11].CLK
CLK => count_rx_data[12].CLK
CLK => count_rx_data[13].CLK
CLK => count_rx_data[14].CLK
CLK => count_rx_data[15].CLK
CLK => count_rx_data[16].CLK
CLK => count_rx_data[17].CLK
CLK => count_rx_data[18].CLK
CLK => count_rx_data[19].CLK
CLK => count_rx_data[20].CLK
CLK => count_rx_data[21].CLK
CLK => count_rx_data[22].CLK
CLK => count_rx_data[23].CLK
CLK => count_rx_data[24].CLK
CLK => count_rx_data[25].CLK
CLK => count_rx_data[26].CLK
CLK => count_rx_data[27].CLK
CLK => count_rx_data[28].CLK
CLK => count_rx_data[29].CLK
CLK => count_rx_data[30].CLK
CLK => count_rx_data[31].CLK
CLK => state_tx_uart~7.DATAIN
CLK => state~7.DATAIN
RST => shift_reg_busy[0].ACLR
RST => shift_reg_busy[1].ACLR
RST => shift_reg_busy[2].ACLR
RST => shift_reg_busy[3].ACLR
RST => data_out[0]~reg0.PRESET
RST => data_out[1]~reg0.PRESET
RST => data_out[2]~reg0.PRESET
RST => data_out[3]~reg0.PRESET
RST => data_out[4]~reg0.PRESET
RST => data_out[5]~reg0.PRESET
RST => data_out[6]~reg0.PRESET
RST => data_out[7]~reg0.PRESET
RST => data_en_out~reg0.ACLR
RST => reset_time_out_tx.ACLR
RST => time_out_tx.ACLR
RST => count_time_out[0].ACLR
RST => count_time_out[1].ACLR
RST => count_time_out[2].ACLR
RST => count_time_out[3].ACLR
RST => count_time_out[4].ACLR
RST => count_time_out[5].ACLR
RST => count_time_out[6].ACLR
RST => count_time_out[7].ACLR
RST => count_time_out[8].ACLR
RST => count_time_out[9].ACLR
RST => count_time_out[10].ACLR
RST => count_time_out[11].ACLR
RST => count_time_out[12].ACLR
RST => count_time_out[13].ACLR
RST => count_time_out[14].ACLR
RST => count_time_out[15].ACLR
RST => count_time_out[16].ACLR
RST => count_time_out[17].ACLR
RST => count_time_out[18].ACLR
RST => count_time_out[19].ACLR
RST => count_time_out[20].ACLR
RST => count_time_out[21].ACLR
RST => count_time_out[22].ACLR
RST => count_time_out[23].ACLR
RST => count_time_out[24].ACLR
RST => count_time_out[25].ACLR
RST => count_time_out[26].ACLR
RST => count_time_out[27].ACLR
RST => count_time_out[28].ACLR
RST => count_time_out[29].ACLR
RST => count_time_out[30].ACLR
RST => count_time_out[31].ACLR
RST => enable_in_s.ACLR
RST => data_bus_in_s[0].ACLR
RST => data_bus_in_s[1].ACLR
RST => data_bus_in_s[2].ACLR
RST => data_bus_in_s[3].ACLR
RST => data_bus_in_s[4].ACLR
RST => data_bus_in_s[5].ACLR
RST => data_bus_in_s[6].ACLR
RST => data_bus_in_s[7].ACLR
RST => data_bus_in_s[8].ACLR
RST => data_bus_in_s[9].ACLR
RST => data_bus_in_s[10].ACLR
RST => data_bus_in_s[11].ACLR
RST => data_bus_in_s[12].ACLR
RST => data_bus_in_s[13].ACLR
RST => data_bus_in_s[14].ACLR
RST => data_bus_in_s[15].ACLR
RST => strobe[0].ACLR
RST => strobe[1].ACLR
RST => chip_select[0]~reg0.ACLR
RST => chip_select[1]~reg0.ACLR
RST => chip_select[2]~reg0.ACLR
RST => chip_select[3]~reg0.ACLR
RST => chip_select[4]~reg0.ACLR
RST => chip_select[5]~reg0.ACLR
RST => chip_select[6]~reg0.ACLR
RST => chip_select[7]~reg0.ACLR
RST => chip_select[8]~reg0.ACLR
RST => chip_select[9]~reg0.ACLR
RST => chip_select[10]~reg0.ACLR
RST => chip_select[11]~reg0.ACLR
RST => chip_select[12]~reg0.ACLR
RST => chip_select[13]~reg0.ACLR
RST => chip_select[14]~reg0.ACLR
RST => chip_select[15]~reg0.ACLR
RST => address_bus_out[0]~reg0.ACLR
RST => address_bus_out[1]~reg0.ACLR
RST => address_bus_out[2]~reg0.ACLR
RST => address_bus_out[3]~reg0.ACLR
RST => address_bus_out[4]~reg0.ACLR
RST => address_bus_out[5]~reg0.ACLR
RST => address_bus_out[6]~reg0.ACLR
RST => address_bus_out[7]~reg0.ACLR
RST => address_bus_out[8]~reg0.ACLR
RST => address_bus_out[9]~reg0.ACLR
RST => address_bus_out[10]~reg0.ACLR
RST => address_bus_out[11]~reg0.ACLR
RST => address_bus_out[12]~reg0.ACLR
RST => address_bus_out[13]~reg0.ACLR
RST => address_bus_out[14]~reg0.ACLR
RST => address_bus_out[15]~reg0.ACLR
RST => rChipSelect[0].ACLR
RST => rChipSelect[1].ACLR
RST => rChipSelect[2].ACLR
RST => rChipSelect[3].ACLR
RST => rChipSelect[4].ACLR
RST => rChipSelect[5].ACLR
RST => rChipSelect[6].ACLR
RST => rChipSelect[7].ACLR
RST => rChipSelect[8].ACLR
RST => rChipSelect[9].ACLR
RST => rChipSelect[10].ACLR
RST => rChipSelect[11].ACLR
RST => rChipSelect[12].ACLR
RST => rChipSelect[13].ACLR
RST => rChipSelect[14].ACLR
RST => rChipSelect[15].ACLR
RST => rCOMMAND[0].ACLR
RST => rCOMMAND[1].ACLR
RST => rCOMMAND[2].ACLR
RST => rCOMMAND[3].ACLR
RST => rADDRESS[0].ACLR
RST => rADDRESS[1].ACLR
RST => rADDRESS[2].ACLR
RST => rADDRESS[3].ACLR
RST => rADDRESS[4].ACLR
RST => rADDRESS[5].ACLR
RST => rADDRESS[6].ACLR
RST => rADDRESS[7].ACLR
RST => rADDRESS[8].ACLR
RST => rADDRESS[9].ACLR
RST => rADDRESS[10].ACLR
RST => rADDRESS[11].ACLR
RST => rADDRESS[12].ACLR
RST => rADDRESS[13].ACLR
RST => rADDRESS[14].ACLR
RST => rADDRESS[15].ACLR
RST => count_rx_data[0].ACLR
RST => count_rx_data[1].ACLR
RST => count_rx_data[2].ACLR
RST => count_rx_data[3].ACLR
RST => count_rx_data[4].ACLR
RST => count_rx_data[5].ACLR
RST => count_rx_data[6].ACLR
RST => count_rx_data[7].ACLR
RST => count_rx_data[8].ACLR
RST => count_rx_data[9].ACLR
RST => count_rx_data[10].ACLR
RST => count_rx_data[11].ACLR
RST => count_rx_data[12].ACLR
RST => count_rx_data[13].ACLR
RST => count_rx_data[14].ACLR
RST => count_rx_data[15].ACLR
RST => count_rx_data[16].ACLR
RST => count_rx_data[17].ACLR
RST => count_rx_data[18].ACLR
RST => count_rx_data[19].ACLR
RST => count_rx_data[20].ACLR
RST => count_rx_data[21].ACLR
RST => count_rx_data[22].ACLR
RST => count_rx_data[23].ACLR
RST => count_rx_data[24].ACLR
RST => count_rx_data[25].ACLR
RST => count_rx_data[26].ACLR
RST => count_rx_data[27].ACLR
RST => count_rx_data[28].ACLR
RST => count_rx_data[29].ACLR
RST => count_rx_data[30].ACLR
RST => count_rx_data[31].ACLR
RST => state_tx_uart~9.DATAIN
RST => state~9.DATAIN
RST => DATA_RAM_REG[0][7].ENA
RST => DATA_RAM_REG[0][6].ENA
RST => DATA_RAM_REG[0][5].ENA
RST => DATA_RAM_REG[0][4].ENA
RST => DATA_RAM_REG[0][3].ENA
RST => DATA_RAM_REG[0][2].ENA
RST => DATA_RAM_REG[0][1].ENA
RST => DATA_RAM_REG[0][0].ENA
RST => DATA_RAM_REG[1][7].ENA
RST => DATA_RAM_REG[1][6].ENA
RST => DATA_RAM_REG[1][5].ENA
RST => DATA_RAM_REG[1][4].ENA
RST => DATA_RAM_REG[1][3].ENA
RST => DATA_RAM_REG[1][2].ENA
RST => DATA_RAM_REG[1][1].ENA
RST => DATA_RAM_REG[1][0].ENA
RST => DATA_RAM_REG[2][7].ENA
RST => DATA_RAM_REG[2][6].ENA
RST => DATA_RAM_REG[2][5].ENA
RST => DATA_RAM_REG[2][4].ENA
RST => DATA_RAM_REG[2][3].ENA
RST => DATA_RAM_REG[2][2].ENA
RST => DATA_RAM_REG[2][1].ENA
RST => DATA_RAM_REG[2][0].ENA
RST => DATA_RAM_REG[3][7].ENA
RST => DATA_RAM_REG[3][6].ENA
RST => DATA_RAM_REG[3][5].ENA
RST => DATA_RAM_REG[3][4].ENA
RST => DATA_RAM_REG[3][3].ENA
RST => DATA_RAM_REG[3][2].ENA
RST => DATA_RAM_REG[3][1].ENA
RST => DATA_RAM_REG[3][0].ENA
RST => data_bus_out[15]~reg0.ENA
RST => data_bus_out[14]~reg0.ENA
RST => data_bus_out[13]~reg0.ENA
RST => data_bus_out[12]~reg0.ENA
RST => data_bus_out[11]~reg0.ENA
RST => data_bus_out[10]~reg0.ENA
RST => data_bus_out[9]~reg0.ENA
RST => data_bus_out[8]~reg0.ENA
RST => data_bus_out[7]~reg0.ENA
RST => data_bus_out[6]~reg0.ENA
RST => data_bus_out[5]~reg0.ENA
RST => data_bus_out[4]~reg0.ENA
RST => data_bus_out[3]~reg0.ENA
RST => data_bus_out[2]~reg0.ENA
RST => data_bus_out[1]~reg0.ENA
RST => data_bus_out[0]~reg0.ENA
fpga_busy_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_busy_in => shift_reg_busy[0].DATAIN
data_en_in => state.OUTPUTSELECT
data_en_in => state.OUTPUTSELECT
data_en_in => state.OUTPUTSELECT
data_en_in => state.OUTPUTSELECT
data_en_in => state.OUTPUTSELECT
data_en_in => state.OUTPUTSELECT
data_en_in => Selector0.IN3
data_en_in => Selector2.IN4
data_en_in => Selector3.IN4
data_en_in => Selector4.IN4
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => count_rx_data.OUTPUTSELECT
data_en_in => Selector1.IN2
data_en_in => Selector2.IN2
data_en_in => Selector3.IN2
data_en_in => Selector5.IN2
data_in[0] => DATA_RAM_REG.DATAB
data_in[0] => DATA_RAM_REG.DATAB
data_in[0] => DATA_RAM_REG.DATAB
data_in[0] => DATA_RAM_REG.DATAB
data_in[0] => Equal0.IN3
data_in[0] => rADDRESS[8].DATAIN
data_in[0] => rADDRESS[0].DATAIN
data_in[0] => rCOMMAND[0].DATAIN
data_in[1] => DATA_RAM_REG.DATAB
data_in[1] => DATA_RAM_REG.DATAB
data_in[1] => DATA_RAM_REG.DATAB
data_in[1] => DATA_RAM_REG.DATAB
data_in[1] => Equal0.IN7
data_in[1] => rADDRESS[9].DATAIN
data_in[1] => rADDRESS[1].DATAIN
data_in[1] => rCOMMAND[1].DATAIN
data_in[2] => DATA_RAM_REG.DATAB
data_in[2] => DATA_RAM_REG.DATAB
data_in[2] => DATA_RAM_REG.DATAB
data_in[2] => DATA_RAM_REG.DATAB
data_in[2] => Equal0.IN2
data_in[2] => rADDRESS[10].DATAIN
data_in[2] => rADDRESS[2].DATAIN
data_in[2] => rCOMMAND[2].DATAIN
data_in[3] => DATA_RAM_REG.DATAB
data_in[3] => DATA_RAM_REG.DATAB
data_in[3] => DATA_RAM_REG.DATAB
data_in[3] => DATA_RAM_REG.DATAB
data_in[3] => Equal0.IN6
data_in[3] => rADDRESS[11].DATAIN
data_in[3] => rADDRESS[3].DATAIN
data_in[3] => rCOMMAND[3].DATAIN
data_in[4] => DATA_RAM_REG.DATAB
data_in[4] => DATA_RAM_REG.DATAB
data_in[4] => DATA_RAM_REG.DATAB
data_in[4] => DATA_RAM_REG.DATAB
data_in[4] => Equal0.IN1
data_in[4] => rADDRESS[12].DATAIN
data_in[4] => rADDRESS[4].DATAIN
data_in[5] => DATA_RAM_REG.DATAB
data_in[5] => DATA_RAM_REG.DATAB
data_in[5] => DATA_RAM_REG.DATAB
data_in[5] => DATA_RAM_REG.DATAB
data_in[5] => Equal0.IN5
data_in[5] => rADDRESS[13].DATAIN
data_in[5] => rADDRESS[5].DATAIN
data_in[6] => DATA_RAM_REG.DATAB
data_in[6] => DATA_RAM_REG.DATAB
data_in[6] => DATA_RAM_REG.DATAB
data_in[6] => DATA_RAM_REG.DATAB
data_in[6] => Equal0.IN0
data_in[6] => rADDRESS[14].DATAIN
data_in[6] => rADDRESS[6].DATAIN
data_in[7] => DATA_RAM_REG.DATAB
data_in[7] => DATA_RAM_REG.DATAB
data_in[7] => DATA_RAM_REG.DATAB
data_in[7] => DATA_RAM_REG.DATAB
data_in[7] => Equal0.IN4
data_in[7] => rADDRESS[15].DATAIN
data_in[7] => rADDRESS[7].DATAIN
data_en_out <= data_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_in[0] => data_bus_in_s[0].DATAIN
data_bus_in[1] => data_bus_in_s[1].DATAIN
data_bus_in[2] => data_bus_in_s[2].DATAIN
data_bus_in[3] => data_bus_in_s[3].DATAIN
data_bus_in[4] => data_bus_in_s[4].DATAIN
data_bus_in[5] => data_bus_in_s[5].DATAIN
data_bus_in[6] => data_bus_in_s[6].DATAIN
data_bus_in[7] => data_bus_in_s[7].DATAIN
data_bus_in[8] => data_bus_in_s[8].DATAIN
data_bus_in[9] => data_bus_in_s[9].DATAIN
data_bus_in[10] => data_bus_in_s[10].DATAIN
data_bus_in[11] => data_bus_in_s[11].DATAIN
data_bus_in[12] => data_bus_in_s[12].DATAIN
data_bus_in[13] => data_bus_in_s[13].DATAIN
data_bus_in[14] => data_bus_in_s[14].DATAIN
data_bus_in[15] => data_bus_in_s[15].DATAIN
enable_in => enable_in_s.DATAIN
enable_in => data_bus_in_s[15].ENA
enable_in => data_bus_in_s[14].ENA
enable_in => data_bus_in_s[13].ENA
enable_in => data_bus_in_s[12].ENA
enable_in => data_bus_in_s[11].ENA
enable_in => data_bus_in_s[10].ENA
enable_in => data_bus_in_s[9].ENA
enable_in => data_bus_in_s[8].ENA
enable_in => data_bus_in_s[7].ENA
enable_in => data_bus_in_s[6].ENA
enable_in => data_bus_in_s[5].ENA
enable_in => data_bus_in_s[4].ENA
enable_in => data_bus_in_s[3].ENA
enable_in => data_bus_in_s[2].ENA
enable_in => data_bus_in_s[1].ENA
enable_in => data_bus_in_s[0].ENA
data_bus_out[0] <= data_bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[1] <= data_bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[2] <= data_bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[3] <= data_bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[4] <= data_bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[5] <= data_bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[6] <= data_bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[7] <= data_bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[8] <= data_bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[9] <= data_bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[10] <= data_bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[11] <= data_bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[12] <= data_bus_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[13] <= data_bus_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[14] <= data_bus_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[15] <= data_bus_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_out <= strobe[1].DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[0] <= address_bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[1] <= address_bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[2] <= address_bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[3] <= address_bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[4] <= address_bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[5] <= address_bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[6] <= address_bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[7] <= address_bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[8] <= address_bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[9] <= address_bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[10] <= address_bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[11] <= address_bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[12] <= address_bus_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[13] <= address_bus_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[14] <= address_bus_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_bus_out[15] <= address_bus_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[0] <= chip_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[1] <= chip_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[2] <= chip_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[3] <= chip_select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[4] <= chip_select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[5] <= chip_select[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[6] <= chip_select[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[7] <= chip_select[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[8] <= chip_select[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[9] <= chip_select[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[10] <= chip_select[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[11] <= chip_select[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[12] <= chip_select[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[13] <= chip_select[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[14] <= chip_select[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip_select[15] <= chip_select[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crud_out[0] <= rCOMMAND[0].DB_MAX_OUTPUT_PORT_TYPE
crud_out[1] <= rCOMMAND[1].DB_MAX_OUTPUT_PORT_TYPE
crud_out[2] <= rCOMMAND[2].DB_MAX_OUTPUT_PORT_TYPE
crud_out[3] <= rCOMMAND[3].DB_MAX_OUTPUT_PORT_TYPE


|topo|masterCTRL:controlador
CLK => RW_REGISTER_BANK[6][0].CLK
CLK => RW_REGISTER_BANK[6][1].CLK
CLK => RW_REGISTER_BANK[6][2].CLK
CLK => RW_REGISTER_BANK[6][3].CLK
CLK => RW_REGISTER_BANK[6][4].CLK
CLK => RW_REGISTER_BANK[6][5].CLK
CLK => RW_REGISTER_BANK[6][6].CLK
CLK => RW_REGISTER_BANK[6][7].CLK
CLK => RW_REGISTER_BANK[6][8].CLK
CLK => RW_REGISTER_BANK[6][9].CLK
CLK => RW_REGISTER_BANK[6][10].CLK
CLK => RW_REGISTER_BANK[6][11].CLK
CLK => RW_REGISTER_BANK[6][12].CLK
CLK => RW_REGISTER_BANK[6][13].CLK
CLK => RW_REGISTER_BANK[6][14].CLK
CLK => RW_REGISTER_BANK[6][15].CLK
CLK => RW_REGISTER_BANK[5][0].CLK
CLK => RW_REGISTER_BANK[5][1].CLK
CLK => RW_REGISTER_BANK[5][2].CLK
CLK => RW_REGISTER_BANK[5][3].CLK
CLK => RW_REGISTER_BANK[5][4].CLK
CLK => RW_REGISTER_BANK[5][5].CLK
CLK => RW_REGISTER_BANK[5][6].CLK
CLK => RW_REGISTER_BANK[5][7].CLK
CLK => RW_REGISTER_BANK[5][8].CLK
CLK => RW_REGISTER_BANK[5][9].CLK
CLK => RW_REGISTER_BANK[5][10].CLK
CLK => RW_REGISTER_BANK[5][11].CLK
CLK => RW_REGISTER_BANK[5][12].CLK
CLK => RW_REGISTER_BANK[5][13].CLK
CLK => RW_REGISTER_BANK[5][14].CLK
CLK => RW_REGISTER_BANK[5][15].CLK
CLK => RW_REGISTER_BANK[4][0].CLK
CLK => RW_REGISTER_BANK[4][1].CLK
CLK => RW_REGISTER_BANK[4][2].CLK
CLK => RW_REGISTER_BANK[4][3].CLK
CLK => RW_REGISTER_BANK[4][4].CLK
CLK => RW_REGISTER_BANK[4][5].CLK
CLK => RW_REGISTER_BANK[4][6].CLK
CLK => RW_REGISTER_BANK[4][7].CLK
CLK => RW_REGISTER_BANK[4][8].CLK
CLK => RW_REGISTER_BANK[4][9].CLK
CLK => RW_REGISTER_BANK[4][10].CLK
CLK => RW_REGISTER_BANK[4][11].CLK
CLK => RW_REGISTER_BANK[4][12].CLK
CLK => RW_REGISTER_BANK[4][13].CLK
CLK => RW_REGISTER_BANK[4][14].CLK
CLK => RW_REGISTER_BANK[4][15].CLK
CLK => r_read_data[0].CLK
CLK => r_read_data[1].CLK
CLK => r_read_data[2].CLK
CLK => r_read_data[3].CLK
CLK => r_read_data[4].CLK
CLK => r_read_data[5].CLK
CLK => r_read_data[6].CLK
CLK => r_read_data[7].CLK
CLK => r_read_data[8].CLK
CLK => r_read_data[9].CLK
CLK => r_read_data[10].CLK
CLK => r_read_data[11].CLK
CLK => r_read_data[12].CLK
CLK => r_read_data[13].CLK
CLK => r_read_data[14].CLK
CLK => r_read_data[15].CLK
CLK => RW_REGISTER_BANK[9][0].CLK
CLK => RW_REGISTER_BANK[9][1].CLK
CLK => RW_REGISTER_BANK[9][2].CLK
CLK => RW_REGISTER_BANK[9][3].CLK
CLK => RW_REGISTER_BANK[9][4].CLK
CLK => RW_REGISTER_BANK[9][5].CLK
CLK => RW_REGISTER_BANK[9][6].CLK
CLK => RW_REGISTER_BANK[9][7].CLK
CLK => RW_REGISTER_BANK[9][8].CLK
CLK => RW_REGISTER_BANK[9][9].CLK
CLK => RW_REGISTER_BANK[9][10].CLK
CLK => RW_REGISTER_BANK[9][11].CLK
CLK => RW_REGISTER_BANK[9][12].CLK
CLK => RW_REGISTER_BANK[9][13].CLK
CLK => RW_REGISTER_BANK[9][14].CLK
CLK => RW_REGISTER_BANK[9][15].CLK
CLK => RW_REGISTER_BANK[8][0].CLK
CLK => RW_REGISTER_BANK[8][1].CLK
CLK => RW_REGISTER_BANK[8][2].CLK
CLK => RW_REGISTER_BANK[8][3].CLK
CLK => RW_REGISTER_BANK[8][4].CLK
CLK => RW_REGISTER_BANK[8][5].CLK
CLK => RW_REGISTER_BANK[8][6].CLK
CLK => RW_REGISTER_BANK[8][7].CLK
CLK => RW_REGISTER_BANK[8][8].CLK
CLK => RW_REGISTER_BANK[8][9].CLK
CLK => RW_REGISTER_BANK[8][10].CLK
CLK => RW_REGISTER_BANK[8][11].CLK
CLK => RW_REGISTER_BANK[8][12].CLK
CLK => RW_REGISTER_BANK[8][13].CLK
CLK => RW_REGISTER_BANK[8][14].CLK
CLK => RW_REGISTER_BANK[8][15].CLK
CLK => RW_REGISTER_BANK[7][0].CLK
CLK => RW_REGISTER_BANK[7][1].CLK
CLK => RW_REGISTER_BANK[7][2].CLK
CLK => RW_REGISTER_BANK[7][3].CLK
CLK => RW_REGISTER_BANK[7][4].CLK
CLK => RW_REGISTER_BANK[7][5].CLK
CLK => RW_REGISTER_BANK[7][6].CLK
CLK => RW_REGISTER_BANK[7][7].CLK
CLK => RW_REGISTER_BANK[7][8].CLK
CLK => RW_REGISTER_BANK[7][9].CLK
CLK => RW_REGISTER_BANK[7][10].CLK
CLK => RW_REGISTER_BANK[7][11].CLK
CLK => RW_REGISTER_BANK[7][12].CLK
CLK => RW_REGISTER_BANK[7][13].CLK
CLK => RW_REGISTER_BANK[7][14].CLK
CLK => RW_REGISTER_BANK[7][15].CLK
CLK => RW_REGISTER_BANK[3][0].CLK
CLK => RW_REGISTER_BANK[3][1].CLK
CLK => RW_REGISTER_BANK[3][2].CLK
CLK => RW_REGISTER_BANK[3][3].CLK
CLK => RW_REGISTER_BANK[3][4].CLK
CLK => RW_REGISTER_BANK[3][5].CLK
CLK => RW_REGISTER_BANK[3][6].CLK
CLK => RW_REGISTER_BANK[3][7].CLK
CLK => RW_REGISTER_BANK[3][8].CLK
CLK => RW_REGISTER_BANK[3][9].CLK
CLK => RW_REGISTER_BANK[3][10].CLK
CLK => RW_REGISTER_BANK[3][11].CLK
CLK => RW_REGISTER_BANK[3][12].CLK
CLK => RW_REGISTER_BANK[3][13].CLK
CLK => RW_REGISTER_BANK[3][14].CLK
CLK => RW_REGISTER_BANK[3][15].CLK
CLK => RW_REGISTER_BANK[2][0].CLK
CLK => RW_REGISTER_BANK[2][1].CLK
CLK => RW_REGISTER_BANK[2][2].CLK
CLK => RW_REGISTER_BANK[2][3].CLK
CLK => RW_REGISTER_BANK[2][4].CLK
CLK => RW_REGISTER_BANK[2][5].CLK
CLK => RW_REGISTER_BANK[2][6].CLK
CLK => RW_REGISTER_BANK[2][7].CLK
CLK => RW_REGISTER_BANK[2][8].CLK
CLK => RW_REGISTER_BANK[2][9].CLK
CLK => RW_REGISTER_BANK[2][10].CLK
CLK => RW_REGISTER_BANK[2][11].CLK
CLK => RW_REGISTER_BANK[2][12].CLK
CLK => RW_REGISTER_BANK[2][13].CLK
CLK => RW_REGISTER_BANK[2][14].CLK
CLK => RW_REGISTER_BANK[2][15].CLK
CLK => RW_REGISTER_BANK[1][0].CLK
CLK => RW_REGISTER_BANK[1][1].CLK
CLK => RW_REGISTER_BANK[1][2].CLK
CLK => RW_REGISTER_BANK[1][3].CLK
CLK => RW_REGISTER_BANK[1][4].CLK
CLK => RW_REGISTER_BANK[1][5].CLK
CLK => RW_REGISTER_BANK[1][6].CLK
CLK => RW_REGISTER_BANK[1][7].CLK
CLK => RW_REGISTER_BANK[1][8].CLK
CLK => RW_REGISTER_BANK[1][9].CLK
CLK => RW_REGISTER_BANK[1][10].CLK
CLK => RW_REGISTER_BANK[1][11].CLK
CLK => RW_REGISTER_BANK[1][12].CLK
CLK => RW_REGISTER_BANK[1][13].CLK
CLK => RW_REGISTER_BANK[1][14].CLK
CLK => RW_REGISTER_BANK[1][15].CLK
CLK => RW_REGISTER_BANK[0][0].CLK
CLK => RW_REGISTER_BANK[0][1].CLK
CLK => RW_REGISTER_BANK[0][2].CLK
CLK => RW_REGISTER_BANK[0][3].CLK
CLK => RW_REGISTER_BANK[0][4].CLK
CLK => RW_REGISTER_BANK[0][5].CLK
CLK => RW_REGISTER_BANK[0][6].CLK
CLK => RW_REGISTER_BANK[0][7].CLK
CLK => RW_REGISTER_BANK[0][8].CLK
CLK => RW_REGISTER_BANK[0][9].CLK
CLK => RW_REGISTER_BANK[0][10].CLK
CLK => RW_REGISTER_BANK[0][11].CLK
CLK => RW_REGISTER_BANK[0][12].CLK
CLK => RW_REGISTER_BANK[0][13].CLK
CLK => RW_REGISTER_BANK[0][14].CLK
CLK => RW_REGISTER_BANK[0][15].CLK
CLK => r_address_bus_in[0].CLK
CLK => r_address_bus_in[1].CLK
CLK => r_address_bus_in[2].CLK
CLK => r_address_bus_in[3].CLK
CLK => r_address_bus_in[4].CLK
CLK => r_address_bus_in[5].CLK
CLK => r_address_bus_in[6].CLK
CLK => r_address_bus_in[7].CLK
CLK => r_address_bus_in[8].CLK
CLK => r_address_bus_in[9].CLK
CLK => r_address_bus_in[10].CLK
CLK => r_address_bus_in[11].CLK
CLK => r_address_bus_in[12].CLK
CLK => r_address_bus_in[13].CLK
CLK => r_address_bus_in[14].CLK
CLK => r_address_bus_in[15].CLK
CLK => r_data_bus_in[0].CLK
CLK => r_data_bus_in[1].CLK
CLK => r_data_bus_in[2].CLK
CLK => r_data_bus_in[3].CLK
CLK => r_data_bus_in[4].CLK
CLK => r_data_bus_in[5].CLK
CLK => r_data_bus_in[6].CLK
CLK => r_data_bus_in[7].CLK
CLK => r_data_bus_in[8].CLK
CLK => r_data_bus_in[9].CLK
CLK => r_data_bus_in[10].CLK
CLK => r_data_bus_in[11].CLK
CLK => r_data_bus_in[12].CLK
CLK => r_data_bus_in[13].CLK
CLK => r_data_bus_in[14].CLK
CLK => r_data_bus_in[15].CLK
CLK => write_data_ram.CLK
CLK => start_test.CLK
CLK => reg_enable_test[0].CLK
CLK => TIMER_1SEG.CLK
CLK => timer_adc_cnt[0].CLK
CLK => timer_adc_cnt[1].CLK
CLK => timer_adc_cnt[2].CLK
CLK => timer_adc_cnt[3].CLK
CLK => timer_adc_cnt[4].CLK
CLK => timer_adc_cnt[5].CLK
CLK => timer_adc_cnt[6].CLK
CLK => timer_adc_cnt[7].CLK
CLK => timer_adc_cnt[8].CLK
CLK => timer_adc_cnt[9].CLK
CLK => timer_adc_cnt[10].CLK
CLK => timer_adc_cnt[11].CLK
CLK => timer_adc_cnt[12].CLK
CLK => timer_adc_cnt[13].CLK
CLK => timer_adc_cnt[14].CLK
CLK => timer_adc_cnt[15].CLK
CLK => timer_adc_cnt[16].CLK
CLK => timer_adc_cnt[17].CLK
CLK => timer_adc_cnt[18].CLK
CLK => timer_adc_cnt[19].CLK
CLK => timer_adc_cnt[20].CLK
CLK => timer_adc_cnt[21].CLK
CLK => timer_adc_cnt[22].CLK
CLK => timer_adc_cnt[23].CLK
CLK => timer_adc_cnt[24].CLK
CLK => timer_adc_cnt[25].CLK
CLK => timer_adc_cnt[26].CLK
CLK => timer_adc_cnt[27].CLK
CLK => timer_adc_cnt[28].CLK
CLK => timer_adc_cnt[29].CLK
CLK => timer_adc_cnt[30].CLK
CLK => timer_adc_cnt[31].CLK
CLK => RegState~11.DATAIN
CLK => state~2.DATAIN
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => timer_adc_cnt.OUTPUTSELECT
RST => TIMER_1SEG.OUTPUTSELECT
RST => RW_REGISTER_BANK[6][0].ACLR
RST => RW_REGISTER_BANK[6][1].ACLR
RST => RW_REGISTER_BANK[6][2].ACLR
RST => RW_REGISTER_BANK[6][3].ACLR
RST => RW_REGISTER_BANK[6][4].ACLR
RST => RW_REGISTER_BANK[6][5].ACLR
RST => RW_REGISTER_BANK[6][6].ACLR
RST => RW_REGISTER_BANK[6][7].ACLR
RST => RW_REGISTER_BANK[6][8].ACLR
RST => RW_REGISTER_BANK[6][9].ACLR
RST => RW_REGISTER_BANK[6][10].ACLR
RST => RW_REGISTER_BANK[6][11].ACLR
RST => RW_REGISTER_BANK[6][12].ACLR
RST => RW_REGISTER_BANK[6][13].ACLR
RST => RW_REGISTER_BANK[6][14].ACLR
RST => RW_REGISTER_BANK[6][15].ACLR
RST => RW_REGISTER_BANK[5][0].ACLR
RST => RW_REGISTER_BANK[5][1].ACLR
RST => RW_REGISTER_BANK[5][2].ACLR
RST => RW_REGISTER_BANK[5][3].ACLR
RST => RW_REGISTER_BANK[5][4].ACLR
RST => RW_REGISTER_BANK[5][5].ACLR
RST => RW_REGISTER_BANK[5][6].ACLR
RST => RW_REGISTER_BANK[5][7].ACLR
RST => RW_REGISTER_BANK[5][8].ACLR
RST => RW_REGISTER_BANK[5][9].ACLR
RST => RW_REGISTER_BANK[5][10].ACLR
RST => RW_REGISTER_BANK[5][11].ACLR
RST => RW_REGISTER_BANK[5][12].ACLR
RST => RW_REGISTER_BANK[5][13].ACLR
RST => RW_REGISTER_BANK[5][14].ACLR
RST => RW_REGISTER_BANK[5][15].ACLR
RST => RW_REGISTER_BANK[4][0].ACLR
RST => RW_REGISTER_BANK[4][1].ACLR
RST => RW_REGISTER_BANK[4][2].ACLR
RST => RW_REGISTER_BANK[4][3].ACLR
RST => RW_REGISTER_BANK[4][4].ACLR
RST => RW_REGISTER_BANK[4][5].ACLR
RST => RW_REGISTER_BANK[4][6].ACLR
RST => RW_REGISTER_BANK[4][7].ACLR
RST => RW_REGISTER_BANK[4][8].ACLR
RST => RW_REGISTER_BANK[4][9].ACLR
RST => RW_REGISTER_BANK[4][10].ACLR
RST => RW_REGISTER_BANK[4][11].ACLR
RST => RW_REGISTER_BANK[4][12].ACLR
RST => RW_REGISTER_BANK[4][13].ACLR
RST => RW_REGISTER_BANK[4][14].ACLR
RST => RW_REGISTER_BANK[4][15].ACLR
RST => r_read_data[0].PRESET
RST => r_read_data[1].PRESET
RST => r_read_data[2].PRESET
RST => r_read_data[3].PRESET
RST => r_read_data[4].PRESET
RST => r_read_data[5].PRESET
RST => r_read_data[6].PRESET
RST => r_read_data[7].PRESET
RST => r_read_data[8].PRESET
RST => r_read_data[9].PRESET
RST => r_read_data[10].PRESET
RST => r_read_data[11].PRESET
RST => r_read_data[12].PRESET
RST => r_read_data[13].PRESET
RST => r_read_data[14].PRESET
RST => r_read_data[15].PRESET
RST => RW_REGISTER_BANK[9][0].ACLR
RST => RW_REGISTER_BANK[9][1].ACLR
RST => RW_REGISTER_BANK[9][2].ACLR
RST => RW_REGISTER_BANK[9][3].ACLR
RST => RW_REGISTER_BANK[9][4].ACLR
RST => RW_REGISTER_BANK[9][5].ACLR
RST => RW_REGISTER_BANK[9][6].ACLR
RST => RW_REGISTER_BANK[9][7].ACLR
RST => RW_REGISTER_BANK[9][8].ACLR
RST => RW_REGISTER_BANK[9][9].ACLR
RST => RW_REGISTER_BANK[9][10].ACLR
RST => RW_REGISTER_BANK[9][11].ACLR
RST => RW_REGISTER_BANK[9][12].ACLR
RST => RW_REGISTER_BANK[9][13].ACLR
RST => RW_REGISTER_BANK[9][14].ACLR
RST => RW_REGISTER_BANK[9][15].ACLR
RST => RW_REGISTER_BANK[8][0].ACLR
RST => RW_REGISTER_BANK[8][1].ACLR
RST => RW_REGISTER_BANK[8][2].ACLR
RST => RW_REGISTER_BANK[8][3].ACLR
RST => RW_REGISTER_BANK[8][4].ACLR
RST => RW_REGISTER_BANK[8][5].ACLR
RST => RW_REGISTER_BANK[8][6].ACLR
RST => RW_REGISTER_BANK[8][7].ACLR
RST => RW_REGISTER_BANK[8][8].ACLR
RST => RW_REGISTER_BANK[8][9].ACLR
RST => RW_REGISTER_BANK[8][10].ACLR
RST => RW_REGISTER_BANK[8][11].ACLR
RST => RW_REGISTER_BANK[8][12].ACLR
RST => RW_REGISTER_BANK[8][13].ACLR
RST => RW_REGISTER_BANK[8][14].ACLR
RST => RW_REGISTER_BANK[8][15].ACLR
RST => RW_REGISTER_BANK[7][0].ACLR
RST => RW_REGISTER_BANK[7][1].ACLR
RST => RW_REGISTER_BANK[7][2].ACLR
RST => RW_REGISTER_BANK[7][3].ACLR
RST => RW_REGISTER_BANK[7][4].ACLR
RST => RW_REGISTER_BANK[7][5].ACLR
RST => RW_REGISTER_BANK[7][6].ACLR
RST => RW_REGISTER_BANK[7][7].ACLR
RST => RW_REGISTER_BANK[7][8].ACLR
RST => RW_REGISTER_BANK[7][9].ACLR
RST => RW_REGISTER_BANK[7][10].ACLR
RST => RW_REGISTER_BANK[7][11].ACLR
RST => RW_REGISTER_BANK[7][12].ACLR
RST => RW_REGISTER_BANK[7][13].ACLR
RST => RW_REGISTER_BANK[7][14].ACLR
RST => RW_REGISTER_BANK[7][15].ACLR
RST => RW_REGISTER_BANK[3][0].ACLR
RST => RW_REGISTER_BANK[3][1].ACLR
RST => RW_REGISTER_BANK[3][2].ACLR
RST => RW_REGISTER_BANK[3][3].ACLR
RST => RW_REGISTER_BANK[3][4].ACLR
RST => RW_REGISTER_BANK[3][5].ACLR
RST => RW_REGISTER_BANK[3][6].ACLR
RST => RW_REGISTER_BANK[3][7].ACLR
RST => RW_REGISTER_BANK[3][8].ACLR
RST => RW_REGISTER_BANK[3][9].ACLR
RST => RW_REGISTER_BANK[3][10].ACLR
RST => RW_REGISTER_BANK[3][11].ACLR
RST => RW_REGISTER_BANK[3][12].ACLR
RST => RW_REGISTER_BANK[3][13].ACLR
RST => RW_REGISTER_BANK[3][14].ACLR
RST => RW_REGISTER_BANK[3][15].ACLR
RST => RW_REGISTER_BANK[2][0].ACLR
RST => RW_REGISTER_BANK[2][1].ACLR
RST => RW_REGISTER_BANK[2][2].ACLR
RST => RW_REGISTER_BANK[2][3].ACLR
RST => RW_REGISTER_BANK[2][4].ACLR
RST => RW_REGISTER_BANK[2][5].ACLR
RST => RW_REGISTER_BANK[2][6].ACLR
RST => RW_REGISTER_BANK[2][7].ACLR
RST => RW_REGISTER_BANK[2][8].ACLR
RST => RW_REGISTER_BANK[2][9].ACLR
RST => RW_REGISTER_BANK[2][10].ACLR
RST => RW_REGISTER_BANK[2][11].ACLR
RST => RW_REGISTER_BANK[2][12].ACLR
RST => RW_REGISTER_BANK[2][13].ACLR
RST => RW_REGISTER_BANK[2][14].ACLR
RST => RW_REGISTER_BANK[2][15].ACLR
RST => RW_REGISTER_BANK[1][0].ACLR
RST => RW_REGISTER_BANK[1][1].ACLR
RST => RW_REGISTER_BANK[1][2].ACLR
RST => RW_REGISTER_BANK[1][3].ACLR
RST => RW_REGISTER_BANK[1][4].ACLR
RST => RW_REGISTER_BANK[1][5].ACLR
RST => RW_REGISTER_BANK[1][6].ACLR
RST => RW_REGISTER_BANK[1][7].ACLR
RST => RW_REGISTER_BANK[1][8].ACLR
RST => RW_REGISTER_BANK[1][9].ACLR
RST => RW_REGISTER_BANK[1][10].ACLR
RST => RW_REGISTER_BANK[1][11].ACLR
RST => RW_REGISTER_BANK[1][12].ACLR
RST => RW_REGISTER_BANK[1][13].ACLR
RST => RW_REGISTER_BANK[1][14].ACLR
RST => RW_REGISTER_BANK[1][15].ACLR
RST => RW_REGISTER_BANK[0][0].ACLR
RST => RW_REGISTER_BANK[0][1].ACLR
RST => RW_REGISTER_BANK[0][2].ACLR
RST => RW_REGISTER_BANK[0][3].ACLR
RST => RW_REGISTER_BANK[0][4].ACLR
RST => RW_REGISTER_BANK[0][5].ACLR
RST => RW_REGISTER_BANK[0][6].ACLR
RST => RW_REGISTER_BANK[0][7].ACLR
RST => RW_REGISTER_BANK[0][8].ACLR
RST => RW_REGISTER_BANK[0][9].ACLR
RST => RW_REGISTER_BANK[0][10].ACLR
RST => RW_REGISTER_BANK[0][11].ACLR
RST => RW_REGISTER_BANK[0][12].ACLR
RST => RW_REGISTER_BANK[0][13].ACLR
RST => RW_REGISTER_BANK[0][14].ACLR
RST => RW_REGISTER_BANK[0][15].ACLR
RST => r_data_bus_in[0].ACLR
RST => r_data_bus_in[1].ACLR
RST => r_data_bus_in[2].ACLR
RST => r_data_bus_in[3].ACLR
RST => r_data_bus_in[4].ACLR
RST => r_data_bus_in[5].ACLR
RST => r_data_bus_in[6].ACLR
RST => r_data_bus_in[7].ACLR
RST => r_data_bus_in[8].ACLR
RST => r_data_bus_in[9].ACLR
RST => r_data_bus_in[10].ACLR
RST => r_data_bus_in[11].ACLR
RST => r_data_bus_in[12].ACLR
RST => r_data_bus_in[13].ACLR
RST => r_data_bus_in[14].ACLR
RST => r_data_bus_in[15].ACLR
RST => write_data_ram.ACLR
RST => start_test.ACLR
RST => reg_enable_test[0].PRESET
RST => RegState~13.DATAIN
RST => state~4.DATAIN
RST => r_address_bus_in[15].ENA
RST => r_address_bus_in[14].ENA
RST => r_address_bus_in[13].ENA
RST => r_address_bus_in[12].ENA
RST => r_address_bus_in[11].ENA
RST => r_address_bus_in[10].ENA
RST => r_address_bus_in[9].ENA
RST => r_address_bus_in[8].ENA
RST => r_address_bus_in[7].ENA
RST => r_address_bus_in[6].ENA
RST => r_address_bus_in[5].ENA
RST => r_address_bus_in[4].ENA
RST => r_address_bus_in[3].ENA
RST => r_address_bus_in[2].ENA
RST => r_address_bus_in[1].ENA
RST => r_address_bus_in[0].ENA
data_in[0] => r_data_bus_in[0].DATAIN
data_in[1] => r_data_bus_in[1].DATAIN
data_in[2] => r_data_bus_in[2].DATAIN
data_in[3] => r_data_bus_in[3].DATAIN
data_in[4] => r_data_bus_in[4].DATAIN
data_in[5] => r_data_bus_in[5].DATAIN
data_in[6] => r_data_bus_in[6].DATAIN
data_in[7] => r_data_bus_in[7].DATAIN
data_in[8] => r_data_bus_in[8].DATAIN
data_in[9] => r_data_bus_in[9].DATAIN
data_in[10] => r_data_bus_in[10].DATAIN
data_in[11] => r_data_bus_in[11].DATAIN
data_in[12] => r_data_bus_in[12].DATAIN
data_in[13] => r_data_bus_in[13].DATAIN
data_in[14] => r_data_bus_in[14].DATAIN
data_in[15] => r_data_bus_in[15].DATAIN
address_in[0] => r_address_bus_in.DATAB
address_in[1] => r_address_bus_in.DATAB
address_in[2] => r_address_bus_in.DATAB
address_in[3] => r_address_bus_in.DATAB
address_in[4] => r_address_bus_in.DATAB
address_in[5] => r_address_bus_in.DATAB
address_in[6] => r_address_bus_in.DATAB
address_in[7] => r_address_bus_in.DATAB
address_in[8] => r_address_bus_in.DATAB
address_in[9] => r_address_bus_in.DATAB
address_in[10] => r_address_bus_in.DATAB
address_in[11] => r_address_bus_in.DATAB
address_in[12] => r_address_bus_in.DATAB
address_in[13] => r_address_bus_in.DATAB
address_in[14] => r_address_bus_in.DATAB
address_in[15] => r_address_bus_in.DATAB
crud_in[0] => Equal1.IN3
crud_in[0] => Equal2.IN0
crud_in[0] => Equal3.IN3
crud_in[0] => Equal4.IN1
crud_in[1] => Equal1.IN2
crud_in[1] => Equal2.IN3
crud_in[1] => Equal3.IN0
crud_in[1] => Equal4.IN0
crud_in[2] => Equal1.IN1
crud_in[2] => Equal2.IN2
crud_in[2] => Equal3.IN2
crud_in[2] => Equal4.IN3
crud_in[3] => Equal1.IN0
crud_in[3] => Equal2.IN1
crud_in[3] => Equal3.IN1
crud_in[3] => Equal4.IN2
enable_data_in => StateMachine_Register_RW.IN0
chip_select => StateMachine_Register_RW.IN1
data_bus_out[0] <= data_bus_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[1] <= data_bus_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[2] <= data_bus_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[3] <= data_bus_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[4] <= data_bus_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[5] <= data_bus_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[6] <= data_bus_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[7] <= data_bus_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[8] <= data_bus_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[9] <= data_bus_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[10] <= data_bus_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[11] <= data_bus_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[12] <= data_bus_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[13] <= data_bus_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[14] <= data_bus_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[15] <= data_bus_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_data_out <= enable_data_out$latch.DB_MAX_OUTPUT_PORT_TYPE
enb_adc_conv <= enb_adc_conv.DB_MAX_OUTPUT_PORT_TYPE
ch_adc_conv[0] <= ch_adc_conv[0].DB_MAX_OUTPUT_PORT_TYPE
ch_adc_conv[1] <= ch_adc_conv[1].DB_MAX_OUTPUT_PORT_TYPE
ch_adc_conv[2] <= <GND>
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][15].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][14].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][13].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][12].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][11].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][10].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][9].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][8].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][7].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][6].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][5].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][4].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][3].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][2].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][1].ENA
ADC_Enb_Data_in[0] => RW_REGISTER_BANK[4][0].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][15].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][14].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][13].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][12].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][11].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][10].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][9].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][8].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][7].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][6].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][5].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][4].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][3].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][2].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][1].ENA
ADC_Enb_Data_in[1] => RW_REGISTER_BANK[5][0].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][0].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][15].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][14].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][13].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][12].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][11].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][10].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][9].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][8].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][7].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][6].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][5].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][4].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][3].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][2].ENA
ADC_Enb_Data_in[2] => RW_REGISTER_BANK[6][1].ENA
ADC_Enb_Data_in[3] => ~NO_FANOUT~
ADC_Enb_Data_in[4] => ~NO_FANOUT~
ADC_Enb_Data_in[5] => ~NO_FANOUT~
ADC_Enb_Data_in[6] => ~NO_FANOUT~
ADC_Enb_Data_in[7] => ~NO_FANOUT~
ADC_Data_ch0[0] => RW_REGISTER_BANK[4][0].DATAIN
ADC_Data_ch0[1] => RW_REGISTER_BANK[4][1].DATAIN
ADC_Data_ch0[2] => RW_REGISTER_BANK[4][2].DATAIN
ADC_Data_ch0[3] => RW_REGISTER_BANK[4][3].DATAIN
ADC_Data_ch0[4] => RW_REGISTER_BANK[4][4].DATAIN
ADC_Data_ch0[5] => RW_REGISTER_BANK[4][5].DATAIN
ADC_Data_ch0[6] => RW_REGISTER_BANK[4][6].DATAIN
ADC_Data_ch0[7] => RW_REGISTER_BANK[4][7].DATAIN
ADC_Data_ch0[8] => RW_REGISTER_BANK[4][8].DATAIN
ADC_Data_ch0[9] => RW_REGISTER_BANK[4][9].DATAIN
ADC_Data_ch0[10] => RW_REGISTER_BANK[4][10].DATAIN
ADC_Data_ch0[11] => RW_REGISTER_BANK[4][11].DATAIN
ADC_Data_ch1[0] => RW_REGISTER_BANK[5][0].DATAIN
ADC_Data_ch1[1] => RW_REGISTER_BANK[5][1].DATAIN
ADC_Data_ch1[2] => RW_REGISTER_BANK[5][2].DATAIN
ADC_Data_ch1[3] => RW_REGISTER_BANK[5][3].DATAIN
ADC_Data_ch1[4] => RW_REGISTER_BANK[5][4].DATAIN
ADC_Data_ch1[5] => RW_REGISTER_BANK[5][5].DATAIN
ADC_Data_ch1[6] => RW_REGISTER_BANK[5][6].DATAIN
ADC_Data_ch1[7] => RW_REGISTER_BANK[5][7].DATAIN
ADC_Data_ch1[8] => RW_REGISTER_BANK[5][8].DATAIN
ADC_Data_ch1[9] => RW_REGISTER_BANK[5][9].DATAIN
ADC_Data_ch1[10] => RW_REGISTER_BANK[5][10].DATAIN
ADC_Data_ch1[11] => RW_REGISTER_BANK[5][11].DATAIN
ADC_Data_ch2[0] => RW_REGISTER_BANK[6][0].DATAIN
ADC_Data_ch2[1] => RW_REGISTER_BANK[6][1].DATAIN
ADC_Data_ch2[2] => RW_REGISTER_BANK[6][2].DATAIN
ADC_Data_ch2[3] => RW_REGISTER_BANK[6][3].DATAIN
ADC_Data_ch2[4] => RW_REGISTER_BANK[6][4].DATAIN
ADC_Data_ch2[5] => RW_REGISTER_BANK[6][5].DATAIN
ADC_Data_ch2[6] => RW_REGISTER_BANK[6][6].DATAIN
ADC_Data_ch2[7] => RW_REGISTER_BANK[6][7].DATAIN
ADC_Data_ch2[8] => RW_REGISTER_BANK[6][8].DATAIN
ADC_Data_ch2[9] => RW_REGISTER_BANK[6][9].DATAIN
ADC_Data_ch2[10] => RW_REGISTER_BANK[6][10].DATAIN
ADC_Data_ch2[11] => RW_REGISTER_BANK[6][11].DATAIN
ADC_Data_ch3[0] => ~NO_FANOUT~
ADC_Data_ch3[1] => ~NO_FANOUT~
ADC_Data_ch3[2] => ~NO_FANOUT~
ADC_Data_ch3[3] => ~NO_FANOUT~
ADC_Data_ch3[4] => ~NO_FANOUT~
ADC_Data_ch3[5] => ~NO_FANOUT~
ADC_Data_ch3[6] => ~NO_FANOUT~
ADC_Data_ch3[7] => ~NO_FANOUT~
ADC_Data_ch3[8] => ~NO_FANOUT~
ADC_Data_ch3[9] => ~NO_FANOUT~
ADC_Data_ch3[10] => ~NO_FANOUT~
ADC_Data_ch3[11] => ~NO_FANOUT~
ADC_Data_ch4[0] => ~NO_FANOUT~
ADC_Data_ch4[1] => ~NO_FANOUT~
ADC_Data_ch4[2] => ~NO_FANOUT~
ADC_Data_ch4[3] => ~NO_FANOUT~
ADC_Data_ch4[4] => ~NO_FANOUT~
ADC_Data_ch4[5] => ~NO_FANOUT~
ADC_Data_ch4[6] => ~NO_FANOUT~
ADC_Data_ch4[7] => ~NO_FANOUT~
ADC_Data_ch4[8] => ~NO_FANOUT~
ADC_Data_ch4[9] => ~NO_FANOUT~
ADC_Data_ch4[10] => ~NO_FANOUT~
ADC_Data_ch4[11] => ~NO_FANOUT~
ADC_Data_ch5[0] => ~NO_FANOUT~
ADC_Data_ch5[1] => ~NO_FANOUT~
ADC_Data_ch5[2] => ~NO_FANOUT~
ADC_Data_ch5[3] => ~NO_FANOUT~
ADC_Data_ch5[4] => ~NO_FANOUT~
ADC_Data_ch5[5] => ~NO_FANOUT~
ADC_Data_ch5[6] => ~NO_FANOUT~
ADC_Data_ch5[7] => ~NO_FANOUT~
ADC_Data_ch5[8] => ~NO_FANOUT~
ADC_Data_ch5[9] => ~NO_FANOUT~
ADC_Data_ch5[10] => ~NO_FANOUT~
ADC_Data_ch5[11] => ~NO_FANOUT~
ADC_Data_ch6[0] => ~NO_FANOUT~
ADC_Data_ch6[1] => ~NO_FANOUT~
ADC_Data_ch6[2] => ~NO_FANOUT~
ADC_Data_ch6[3] => ~NO_FANOUT~
ADC_Data_ch6[4] => ~NO_FANOUT~
ADC_Data_ch6[5] => ~NO_FANOUT~
ADC_Data_ch6[6] => ~NO_FANOUT~
ADC_Data_ch6[7] => ~NO_FANOUT~
ADC_Data_ch6[8] => ~NO_FANOUT~
ADC_Data_ch6[9] => ~NO_FANOUT~
ADC_Data_ch6[10] => ~NO_FANOUT~
ADC_Data_ch6[11] => ~NO_FANOUT~
ADC_Data_ch7[0] => ~NO_FANOUT~
ADC_Data_ch7[1] => ~NO_FANOUT~
ADC_Data_ch7[2] => ~NO_FANOUT~
ADC_Data_ch7[3] => ~NO_FANOUT~
ADC_Data_ch7[4] => ~NO_FANOUT~
ADC_Data_ch7[5] => ~NO_FANOUT~
ADC_Data_ch7[6] => ~NO_FANOUT~
ADC_Data_ch7[7] => ~NO_FANOUT~
ADC_Data_ch7[8] => ~NO_FANOUT~
ADC_Data_ch7[9] => ~NO_FANOUT~
ADC_Data_ch7[10] => ~NO_FANOUT~
ADC_Data_ch7[11] => ~NO_FANOUT~
busy <= <GND>


|topo|adc_serial_control:adc128s022
i_clk => r_sclk_fall.CLK
i_clk => r_sclk_rise.CLK
i_clk => r_counter_clock[0].CLK
i_clk => r_counter_clock[1].CLK
i_clk => r_counter_clock[2].CLK
i_clk => r_counter_clock[3].CLK
i_clk => r_counter_clock[4].CLK
i_clk => r_counter_clock[5].CLK
i_clk => r_counter_clock[6].CLK
i_clk => o_adc_data[0]~reg0.CLK
i_clk => o_adc_data[1]~reg0.CLK
i_clk => o_adc_data[2]~reg0.CLK
i_clk => o_adc_data[3]~reg0.CLK
i_clk => o_adc_data[4]~reg0.CLK
i_clk => o_adc_data[5]~reg0.CLK
i_clk => o_adc_data[6]~reg0.CLK
i_clk => o_adc_data[7]~reg0.CLK
i_clk => o_adc_data[8]~reg0.CLK
i_clk => o_adc_data[9]~reg0.CLK
i_clk => o_adc_data[10]~reg0.CLK
i_clk => o_adc_data[11]~reg0.CLK
i_clk => o_adc_ch[0]~reg0.CLK
i_clk => o_adc_ch[1]~reg0.CLK
i_clk => o_adc_ch[2]~reg0.CLK
i_clk => o_adc_data_valid~reg0.CLK
i_clk => o_sclk~reg0.CLK
i_clk => o_mosi~reg0.CLK
i_clk => o_ss~reg0.CLK
i_clk => r_adc_data[0].CLK
i_clk => r_adc_data[1].CLK
i_clk => r_adc_data[2].CLK
i_clk => r_adc_data[3].CLK
i_clk => r_adc_data[4].CLK
i_clk => r_adc_data[5].CLK
i_clk => r_adc_data[6].CLK
i_clk => r_adc_data[7].CLK
i_clk => r_adc_data[8].CLK
i_clk => r_adc_data[9].CLK
i_clk => r_adc_data[10].CLK
i_clk => r_adc_data[11].CLK
i_clk => r_adc_ch[0].CLK
i_clk => r_adc_ch[1].CLK
i_clk => r_adc_ch[2].CLK
i_clk => r_miso.CLK
i_clk => r_tc_counter_data.CLK
i_clk => r_counter_data[0].CLK
i_clk => r_counter_data[1].CLK
i_clk => r_counter_data[2].CLK
i_clk => r_counter_data[3].CLK
i_clk => r_counter_clock_ena.CLK
i_clk => r_conversion_running.CLK
i_clk => r_conv_ena.CLK
i_rstb => r_sclk_fall.ACLR
i_rstb => r_sclk_rise.ACLR
i_rstb => r_counter_clock[0].ACLR
i_rstb => r_counter_clock[1].ACLR
i_rstb => r_counter_clock[2].ACLR
i_rstb => r_counter_clock[3].ACLR
i_rstb => r_counter_clock[4].ACLR
i_rstb => r_counter_clock[5].ACLR
i_rstb => r_counter_clock[6].ACLR
i_rstb => o_adc_data[0]~reg0.ACLR
i_rstb => o_adc_data[1]~reg0.ACLR
i_rstb => o_adc_data[2]~reg0.ACLR
i_rstb => o_adc_data[3]~reg0.ACLR
i_rstb => o_adc_data[4]~reg0.ACLR
i_rstb => o_adc_data[5]~reg0.ACLR
i_rstb => o_adc_data[6]~reg0.ACLR
i_rstb => o_adc_data[7]~reg0.ACLR
i_rstb => o_adc_data[8]~reg0.ACLR
i_rstb => o_adc_data[9]~reg0.ACLR
i_rstb => o_adc_data[10]~reg0.ACLR
i_rstb => o_adc_data[11]~reg0.ACLR
i_rstb => o_adc_ch[0]~reg0.ACLR
i_rstb => o_adc_ch[1]~reg0.ACLR
i_rstb => o_adc_ch[2]~reg0.ACLR
i_rstb => o_adc_data_valid~reg0.ACLR
i_rstb => o_sclk~reg0.PRESET
i_rstb => o_mosi~reg0.PRESET
i_rstb => o_ss~reg0.PRESET
i_rstb => r_adc_data[0].ACLR
i_rstb => r_adc_data[1].ACLR
i_rstb => r_adc_data[2].ACLR
i_rstb => r_adc_data[3].ACLR
i_rstb => r_adc_data[4].ACLR
i_rstb => r_adc_data[5].ACLR
i_rstb => r_adc_data[6].ACLR
i_rstb => r_adc_data[7].ACLR
i_rstb => r_adc_data[8].ACLR
i_rstb => r_adc_data[9].ACLR
i_rstb => r_adc_data[10].ACLR
i_rstb => r_adc_data[11].ACLR
i_rstb => r_adc_ch[0].ACLR
i_rstb => r_adc_ch[1].ACLR
i_rstb => r_adc_ch[2].ACLR
i_rstb => r_miso.ACLR
i_rstb => r_tc_counter_data.ACLR
i_rstb => r_counter_data[0].ACLR
i_rstb => r_counter_data[1].ACLR
i_rstb => r_counter_data[2].ACLR
i_rstb => r_counter_data[3].ACLR
i_rstb => r_counter_clock_ena.ACLR
i_rstb => r_conversion_running.ACLR
i_rstb => r_conv_ena.ACLR
i_conv_ena => r_conv_ena.DATAIN
i_adc_ch[0] => r_adc_ch[0].DATAIN
i_adc_ch[1] => r_adc_ch[1].DATAIN
i_adc_ch[2] => r_adc_ch[2].DATAIN
o_adc_data_valid <= o_adc_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_ch[0] <= o_adc_ch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_ch[1] <= o_adc_ch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_ch[2] <= o_adc_ch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[0] <= o_adc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[1] <= o_adc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[2] <= o_adc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[3] <= o_adc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[4] <= o_adc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[5] <= o_adc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[6] <= o_adc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[7] <= o_adc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[8] <= o_adc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[9] <= o_adc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[10] <= o_adc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adc_data[11] <= o_adc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sclk <= o_sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ss <= o_ss~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mosi <= o_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_miso => r_miso.DATAIN


|topo|moving_average:channel_0
CLK => average[0]~reg0.CLK
CLK => average[1]~reg0.CLK
CLK => average[2]~reg0.CLK
CLK => average[3]~reg0.CLK
CLK => average[4]~reg0.CLK
CLK => average[5]~reg0.CLK
CLK => average[6]~reg0.CLK
CLK => average[7]~reg0.CLK
CLK => average[8]~reg0.CLK
CLK => average[9]~reg0.CLK
CLK => average[10]~reg0.CLK
CLK => average[11]~reg0.CLK
CLK => average[12]~reg0.CLK
CLK => average[13]~reg0.CLK
CLK => average[14]~reg0.CLK
CLK => average[15]~reg0.CLK
CLK => average[16]~reg0.CLK
CLK => average[17]~reg0.CLK
CLK => average[18]~reg0.CLK
CLK => average[19]~reg0.CLK
CLK => average[20]~reg0.CLK
CLK => average[21]~reg0.CLK
CLK => average[22]~reg0.CLK
CLK => average[23]~reg0.CLK
CLK => average[24]~reg0.CLK
CLK => average[25]~reg0.CLK
CLK => average[26]~reg0.CLK
CLK => average[27]~reg0.CLK
CLK => average[28]~reg0.CLK
CLK => average[29]~reg0.CLK
CLK => average[30]~reg0.CLK
CLK => average[31]~reg0.CLK
CLK => enb_data_out~reg0.CLK
CLK => shift_reg_s[0].CLK
CLK => shift_reg_s[1].CLK
CLK => average_s[0].CLK
CLK => average_s[1].CLK
CLK => average_s[2].CLK
CLK => average_s[3].CLK
CLK => average_s[4].CLK
CLK => average_s[5].CLK
CLK => average_s[6].CLK
CLK => average_s[7].CLK
CLK => average_s[8].CLK
CLK => average_s[9].CLK
CLK => average_s[10].CLK
CLK => average_s[11].CLK
CLK => average_s[12].CLK
CLK => average_s[13].CLK
CLK => average_s[14].CLK
CLK => average_s[15].CLK
CLK => average_s[16].CLK
CLK => average_s[17].CLK
CLK => average_s[18].CLK
CLK => average_s[19].CLK
CLK => average_s[20].CLK
CLK => average_s[21].CLK
CLK => average_s[22].CLK
CLK => average_s[23].CLK
CLK => average_s[24].CLK
CLK => average_s[25].CLK
CLK => average_s[26].CLK
CLK => average_s[27].CLK
CLK => average_s[28].CLK
CLK => average_s[29].CLK
CLK => average_s[30].CLK
CLK => average_s[31].CLK
CLK => enb_data_s.CLK
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
CLK => count[4].CLK
CLK => count[5].CLK
CLK => count[6].CLK
CLK => count[7].CLK
CLK => count[8].CLK
CLK => count[9].CLK
CLK => count[10].CLK
CLK => count[11].CLK
CLK => count[12].CLK
CLK => count[13].CLK
CLK => count[14].CLK
CLK => count[15].CLK
CLK => count[16].CLK
CLK => count[17].CLK
CLK => count[18].CLK
CLK => count[19].CLK
CLK => count[20].CLK
CLK => count[21].CLK
CLK => count[22].CLK
CLK => count[23].CLK
CLK => count[24].CLK
CLK => count[25].CLK
CLK => count[26].CLK
CLK => count[27].CLK
CLK => count[28].CLK
CLK => count[29].CLK
CLK => count[30].CLK
CLK => count[31].CLK
CLK => sum[0].CLK
CLK => sum[1].CLK
CLK => sum[2].CLK
CLK => sum[3].CLK
CLK => sum[4].CLK
CLK => sum[5].CLK
CLK => sum[6].CLK
CLK => sum[7].CLK
CLK => sum[8].CLK
CLK => sum[9].CLK
CLK => sum[10].CLK
CLK => sum[11].CLK
CLK => sum[12].CLK
CLK => sum[13].CLK
CLK => sum[14].CLK
CLK => sum[15].CLK
CLK => sum[16].CLK
CLK => sum[17].CLK
CLK => sum[18].CLK
CLK => sum[19].CLK
CLK => sum[20].CLK
CLK => sum[21].CLK
CLK => sum[22].CLK
CLK => sum[23].CLK
CLK => sum[24].CLK
CLK => sum[25].CLK
CLK => sum[26].CLK
CLK => sum[27].CLK
CLK => sum[28].CLK
CLK => sum[29].CLK
CLK => sum[30].CLK
CLK => sum[31].CLK
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => enb_data_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => enb_data_out.OUTPUTSELECT
RST => average[0]~reg0.ENA
RST => average[1]~reg0.ENA
RST => average[2]~reg0.ENA
RST => average[3]~reg0.ENA
RST => average[4]~reg0.ENA
RST => average[5]~reg0.ENA
RST => average[6]~reg0.ENA
RST => average[7]~reg0.ENA
RST => average[8]~reg0.ENA
RST => average[9]~reg0.ENA
RST => average[10]~reg0.ENA
RST => average[11]~reg0.ENA
RST => average[12]~reg0.ENA
RST => average[13]~reg0.ENA
RST => average[14]~reg0.ENA
RST => average[15]~reg0.ENA
RST => average[16]~reg0.ENA
RST => average[17]~reg0.ENA
RST => average[18]~reg0.ENA
RST => average[19]~reg0.ENA
RST => average[20]~reg0.ENA
RST => average[21]~reg0.ENA
RST => average[22]~reg0.ENA
RST => average[23]~reg0.ENA
RST => average[24]~reg0.ENA
RST => average[25]~reg0.ENA
RST => average[26]~reg0.ENA
RST => average[27]~reg0.ENA
RST => average[28]~reg0.ENA
RST => average[29]~reg0.ENA
RST => average[30]~reg0.ENA
RST => average[31]~reg0.ENA
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => enb_data_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
sample[0] => Add1.IN32
sample[0] => sum.DATAB
sample[1] => Add1.IN31
sample[1] => sum.DATAB
sample[2] => Add1.IN30
sample[2] => sum.DATAB
sample[3] => Add1.IN29
sample[3] => sum.DATAB
sample[4] => Add1.IN28
sample[4] => sum.DATAB
sample[5] => Add1.IN27
sample[5] => sum.DATAB
sample[6] => Add1.IN26
sample[6] => sum.DATAB
sample[7] => Add1.IN25
sample[7] => sum.DATAB
sample[8] => Add1.IN24
sample[8] => sum.DATAB
sample[9] => Add1.IN23
sample[9] => sum.DATAB
sample[10] => Add1.IN22
sample[10] => sum.DATAB
sample[11] => Add1.IN21
sample[11] => sum.DATAB
sample[12] => Add1.IN20
sample[12] => sum.DATAB
sample[13] => Add1.IN19
sample[13] => sum.DATAB
sample[14] => Add1.IN18
sample[14] => sum.DATAB
sample[15] => Add1.IN17
sample[15] => sum.DATAB
sample[16] => Add1.IN16
sample[16] => sum.DATAB
sample[17] => Add1.IN15
sample[17] => sum.DATAB
sample[18] => Add1.IN14
sample[18] => sum.DATAB
sample[19] => Add1.IN13
sample[19] => sum.DATAB
sample[20] => Add1.IN12
sample[20] => sum.DATAB
sample[21] => Add1.IN11
sample[21] => sum.DATAB
sample[22] => Add1.IN10
sample[22] => sum.DATAB
sample[23] => Add1.IN9
sample[23] => sum.DATAB
sample[24] => Add1.IN8
sample[24] => sum.DATAB
sample[25] => Add1.IN7
sample[25] => sum.DATAB
sample[26] => Add1.IN6
sample[26] => sum.DATAB
sample[27] => Add1.IN5
sample[27] => sum.DATAB
sample[28] => Add1.IN4
sample[28] => sum.DATAB
sample[29] => Add1.IN3
sample[29] => sum.DATAB
sample[30] => Add1.IN2
sample[30] => sum.DATAB
sample[31] => Add1.IN1
sample[31] => sum.DATAB
average[0] <= average[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[1] <= average[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[2] <= average[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[3] <= average[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[4] <= average[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[5] <= average[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[6] <= average[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[7] <= average[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[8] <= average[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[9] <= average[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[10] <= average[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[11] <= average[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[12] <= average[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[13] <= average[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[14] <= average[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[15] <= average[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[16] <= average[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[17] <= average[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[18] <= average[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[19] <= average[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[20] <= average[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[21] <= average[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[22] <= average[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[23] <= average[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[24] <= average[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[25] <= average[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[26] <= average[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[27] <= average[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[28] <= average[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[29] <= average[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[30] <= average[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[31] <= average[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enb_data_out <= enb_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topo|moving_average:channel_1
CLK => average[0]~reg0.CLK
CLK => average[1]~reg0.CLK
CLK => average[2]~reg0.CLK
CLK => average[3]~reg0.CLK
CLK => average[4]~reg0.CLK
CLK => average[5]~reg0.CLK
CLK => average[6]~reg0.CLK
CLK => average[7]~reg0.CLK
CLK => average[8]~reg0.CLK
CLK => average[9]~reg0.CLK
CLK => average[10]~reg0.CLK
CLK => average[11]~reg0.CLK
CLK => average[12]~reg0.CLK
CLK => average[13]~reg0.CLK
CLK => average[14]~reg0.CLK
CLK => average[15]~reg0.CLK
CLK => average[16]~reg0.CLK
CLK => average[17]~reg0.CLK
CLK => average[18]~reg0.CLK
CLK => average[19]~reg0.CLK
CLK => average[20]~reg0.CLK
CLK => average[21]~reg0.CLK
CLK => average[22]~reg0.CLK
CLK => average[23]~reg0.CLK
CLK => average[24]~reg0.CLK
CLK => average[25]~reg0.CLK
CLK => average[26]~reg0.CLK
CLK => average[27]~reg0.CLK
CLK => average[28]~reg0.CLK
CLK => average[29]~reg0.CLK
CLK => average[30]~reg0.CLK
CLK => average[31]~reg0.CLK
CLK => enb_data_out~reg0.CLK
CLK => shift_reg_s[0].CLK
CLK => shift_reg_s[1].CLK
CLK => average_s[0].CLK
CLK => average_s[1].CLK
CLK => average_s[2].CLK
CLK => average_s[3].CLK
CLK => average_s[4].CLK
CLK => average_s[5].CLK
CLK => average_s[6].CLK
CLK => average_s[7].CLK
CLK => average_s[8].CLK
CLK => average_s[9].CLK
CLK => average_s[10].CLK
CLK => average_s[11].CLK
CLK => average_s[12].CLK
CLK => average_s[13].CLK
CLK => average_s[14].CLK
CLK => average_s[15].CLK
CLK => average_s[16].CLK
CLK => average_s[17].CLK
CLK => average_s[18].CLK
CLK => average_s[19].CLK
CLK => average_s[20].CLK
CLK => average_s[21].CLK
CLK => average_s[22].CLK
CLK => average_s[23].CLK
CLK => average_s[24].CLK
CLK => average_s[25].CLK
CLK => average_s[26].CLK
CLK => average_s[27].CLK
CLK => average_s[28].CLK
CLK => average_s[29].CLK
CLK => average_s[30].CLK
CLK => average_s[31].CLK
CLK => enb_data_s.CLK
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
CLK => count[4].CLK
CLK => count[5].CLK
CLK => count[6].CLK
CLK => count[7].CLK
CLK => count[8].CLK
CLK => count[9].CLK
CLK => count[10].CLK
CLK => count[11].CLK
CLK => count[12].CLK
CLK => count[13].CLK
CLK => count[14].CLK
CLK => count[15].CLK
CLK => count[16].CLK
CLK => count[17].CLK
CLK => count[18].CLK
CLK => count[19].CLK
CLK => count[20].CLK
CLK => count[21].CLK
CLK => count[22].CLK
CLK => count[23].CLK
CLK => count[24].CLK
CLK => count[25].CLK
CLK => count[26].CLK
CLK => count[27].CLK
CLK => count[28].CLK
CLK => count[29].CLK
CLK => count[30].CLK
CLK => count[31].CLK
CLK => sum[0].CLK
CLK => sum[1].CLK
CLK => sum[2].CLK
CLK => sum[3].CLK
CLK => sum[4].CLK
CLK => sum[5].CLK
CLK => sum[6].CLK
CLK => sum[7].CLK
CLK => sum[8].CLK
CLK => sum[9].CLK
CLK => sum[10].CLK
CLK => sum[11].CLK
CLK => sum[12].CLK
CLK => sum[13].CLK
CLK => sum[14].CLK
CLK => sum[15].CLK
CLK => sum[16].CLK
CLK => sum[17].CLK
CLK => sum[18].CLK
CLK => sum[19].CLK
CLK => sum[20].CLK
CLK => sum[21].CLK
CLK => sum[22].CLK
CLK => sum[23].CLK
CLK => sum[24].CLK
CLK => sum[25].CLK
CLK => sum[26].CLK
CLK => sum[27].CLK
CLK => sum[28].CLK
CLK => sum[29].CLK
CLK => sum[30].CLK
CLK => sum[31].CLK
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => enb_data_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => enb_data_out.OUTPUTSELECT
RST => average[0]~reg0.ENA
RST => average[1]~reg0.ENA
RST => average[2]~reg0.ENA
RST => average[3]~reg0.ENA
RST => average[4]~reg0.ENA
RST => average[5]~reg0.ENA
RST => average[6]~reg0.ENA
RST => average[7]~reg0.ENA
RST => average[8]~reg0.ENA
RST => average[9]~reg0.ENA
RST => average[10]~reg0.ENA
RST => average[11]~reg0.ENA
RST => average[12]~reg0.ENA
RST => average[13]~reg0.ENA
RST => average[14]~reg0.ENA
RST => average[15]~reg0.ENA
RST => average[16]~reg0.ENA
RST => average[17]~reg0.ENA
RST => average[18]~reg0.ENA
RST => average[19]~reg0.ENA
RST => average[20]~reg0.ENA
RST => average[21]~reg0.ENA
RST => average[22]~reg0.ENA
RST => average[23]~reg0.ENA
RST => average[24]~reg0.ENA
RST => average[25]~reg0.ENA
RST => average[26]~reg0.ENA
RST => average[27]~reg0.ENA
RST => average[28]~reg0.ENA
RST => average[29]~reg0.ENA
RST => average[30]~reg0.ENA
RST => average[31]~reg0.ENA
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => enb_data_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
sample[0] => Add1.IN32
sample[0] => sum.DATAB
sample[1] => Add1.IN31
sample[1] => sum.DATAB
sample[2] => Add1.IN30
sample[2] => sum.DATAB
sample[3] => Add1.IN29
sample[3] => sum.DATAB
sample[4] => Add1.IN28
sample[4] => sum.DATAB
sample[5] => Add1.IN27
sample[5] => sum.DATAB
sample[6] => Add1.IN26
sample[6] => sum.DATAB
sample[7] => Add1.IN25
sample[7] => sum.DATAB
sample[8] => Add1.IN24
sample[8] => sum.DATAB
sample[9] => Add1.IN23
sample[9] => sum.DATAB
sample[10] => Add1.IN22
sample[10] => sum.DATAB
sample[11] => Add1.IN21
sample[11] => sum.DATAB
sample[12] => Add1.IN20
sample[12] => sum.DATAB
sample[13] => Add1.IN19
sample[13] => sum.DATAB
sample[14] => Add1.IN18
sample[14] => sum.DATAB
sample[15] => Add1.IN17
sample[15] => sum.DATAB
sample[16] => Add1.IN16
sample[16] => sum.DATAB
sample[17] => Add1.IN15
sample[17] => sum.DATAB
sample[18] => Add1.IN14
sample[18] => sum.DATAB
sample[19] => Add1.IN13
sample[19] => sum.DATAB
sample[20] => Add1.IN12
sample[20] => sum.DATAB
sample[21] => Add1.IN11
sample[21] => sum.DATAB
sample[22] => Add1.IN10
sample[22] => sum.DATAB
sample[23] => Add1.IN9
sample[23] => sum.DATAB
sample[24] => Add1.IN8
sample[24] => sum.DATAB
sample[25] => Add1.IN7
sample[25] => sum.DATAB
sample[26] => Add1.IN6
sample[26] => sum.DATAB
sample[27] => Add1.IN5
sample[27] => sum.DATAB
sample[28] => Add1.IN4
sample[28] => sum.DATAB
sample[29] => Add1.IN3
sample[29] => sum.DATAB
sample[30] => Add1.IN2
sample[30] => sum.DATAB
sample[31] => Add1.IN1
sample[31] => sum.DATAB
average[0] <= average[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[1] <= average[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[2] <= average[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[3] <= average[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[4] <= average[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[5] <= average[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[6] <= average[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[7] <= average[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[8] <= average[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[9] <= average[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[10] <= average[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[11] <= average[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[12] <= average[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[13] <= average[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[14] <= average[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[15] <= average[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[16] <= average[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[17] <= average[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[18] <= average[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[19] <= average[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[20] <= average[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[21] <= average[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[22] <= average[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[23] <= average[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[24] <= average[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[25] <= average[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[26] <= average[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[27] <= average[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[28] <= average[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[29] <= average[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[30] <= average[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[31] <= average[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enb_data_out <= enb_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topo|moving_average:channel_2
CLK => average[0]~reg0.CLK
CLK => average[1]~reg0.CLK
CLK => average[2]~reg0.CLK
CLK => average[3]~reg0.CLK
CLK => average[4]~reg0.CLK
CLK => average[5]~reg0.CLK
CLK => average[6]~reg0.CLK
CLK => average[7]~reg0.CLK
CLK => average[8]~reg0.CLK
CLK => average[9]~reg0.CLK
CLK => average[10]~reg0.CLK
CLK => average[11]~reg0.CLK
CLK => average[12]~reg0.CLK
CLK => average[13]~reg0.CLK
CLK => average[14]~reg0.CLK
CLK => average[15]~reg0.CLK
CLK => average[16]~reg0.CLK
CLK => average[17]~reg0.CLK
CLK => average[18]~reg0.CLK
CLK => average[19]~reg0.CLK
CLK => average[20]~reg0.CLK
CLK => average[21]~reg0.CLK
CLK => average[22]~reg0.CLK
CLK => average[23]~reg0.CLK
CLK => average[24]~reg0.CLK
CLK => average[25]~reg0.CLK
CLK => average[26]~reg0.CLK
CLK => average[27]~reg0.CLK
CLK => average[28]~reg0.CLK
CLK => average[29]~reg0.CLK
CLK => average[30]~reg0.CLK
CLK => average[31]~reg0.CLK
CLK => enb_data_out~reg0.CLK
CLK => shift_reg_s[0].CLK
CLK => shift_reg_s[1].CLK
CLK => average_s[0].CLK
CLK => average_s[1].CLK
CLK => average_s[2].CLK
CLK => average_s[3].CLK
CLK => average_s[4].CLK
CLK => average_s[5].CLK
CLK => average_s[6].CLK
CLK => average_s[7].CLK
CLK => average_s[8].CLK
CLK => average_s[9].CLK
CLK => average_s[10].CLK
CLK => average_s[11].CLK
CLK => average_s[12].CLK
CLK => average_s[13].CLK
CLK => average_s[14].CLK
CLK => average_s[15].CLK
CLK => average_s[16].CLK
CLK => average_s[17].CLK
CLK => average_s[18].CLK
CLK => average_s[19].CLK
CLK => average_s[20].CLK
CLK => average_s[21].CLK
CLK => average_s[22].CLK
CLK => average_s[23].CLK
CLK => average_s[24].CLK
CLK => average_s[25].CLK
CLK => average_s[26].CLK
CLK => average_s[27].CLK
CLK => average_s[28].CLK
CLK => average_s[29].CLK
CLK => average_s[30].CLK
CLK => average_s[31].CLK
CLK => enb_data_s.CLK
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
CLK => count[4].CLK
CLK => count[5].CLK
CLK => count[6].CLK
CLK => count[7].CLK
CLK => count[8].CLK
CLK => count[9].CLK
CLK => count[10].CLK
CLK => count[11].CLK
CLK => count[12].CLK
CLK => count[13].CLK
CLK => count[14].CLK
CLK => count[15].CLK
CLK => count[16].CLK
CLK => count[17].CLK
CLK => count[18].CLK
CLK => count[19].CLK
CLK => count[20].CLK
CLK => count[21].CLK
CLK => count[22].CLK
CLK => count[23].CLK
CLK => count[24].CLK
CLK => count[25].CLK
CLK => count[26].CLK
CLK => count[27].CLK
CLK => count[28].CLK
CLK => count[29].CLK
CLK => count[30].CLK
CLK => count[31].CLK
CLK => sum[0].CLK
CLK => sum[1].CLK
CLK => sum[2].CLK
CLK => sum[3].CLK
CLK => sum[4].CLK
CLK => sum[5].CLK
CLK => sum[6].CLK
CLK => sum[7].CLK
CLK => sum[8].CLK
CLK => sum[9].CLK
CLK => sum[10].CLK
CLK => sum[11].CLK
CLK => sum[12].CLK
CLK => sum[13].CLK
CLK => sum[14].CLK
CLK => sum[15].CLK
CLK => sum[16].CLK
CLK => sum[17].CLK
CLK => sum[18].CLK
CLK => sum[19].CLK
CLK => sum[20].CLK
CLK => sum[21].CLK
CLK => sum[22].CLK
CLK => sum[23].CLK
CLK => sum[24].CLK
CLK => sum[25].CLK
CLK => sum[26].CLK
CLK => sum[27].CLK
CLK => sum[28].CLK
CLK => sum[29].CLK
CLK => sum[30].CLK
CLK => sum[31].CLK
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => sum.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => count.OUTPUTSELECT
RST => enb_data_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => average_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => shift_reg_s.OUTPUTSELECT
RST => enb_data_out.OUTPUTSELECT
RST => average[0]~reg0.ENA
RST => average[1]~reg0.ENA
RST => average[2]~reg0.ENA
RST => average[3]~reg0.ENA
RST => average[4]~reg0.ENA
RST => average[5]~reg0.ENA
RST => average[6]~reg0.ENA
RST => average[7]~reg0.ENA
RST => average[8]~reg0.ENA
RST => average[9]~reg0.ENA
RST => average[10]~reg0.ENA
RST => average[11]~reg0.ENA
RST => average[12]~reg0.ENA
RST => average[13]~reg0.ENA
RST => average[14]~reg0.ENA
RST => average[15]~reg0.ENA
RST => average[16]~reg0.ENA
RST => average[17]~reg0.ENA
RST => average[18]~reg0.ENA
RST => average[19]~reg0.ENA
RST => average[20]~reg0.ENA
RST => average[21]~reg0.ENA
RST => average[22]~reg0.ENA
RST => average[23]~reg0.ENA
RST => average[24]~reg0.ENA
RST => average[25]~reg0.ENA
RST => average[26]~reg0.ENA
RST => average[27]~reg0.ENA
RST => average[28]~reg0.ENA
RST => average[29]~reg0.ENA
RST => average[30]~reg0.ENA
RST => average[31]~reg0.ENA
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => sum.OUTPUTSELECT
load => enb_data_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
load => average_s.OUTPUTSELECT
sample[0] => Add1.IN32
sample[0] => sum.DATAB
sample[1] => Add1.IN31
sample[1] => sum.DATAB
sample[2] => Add1.IN30
sample[2] => sum.DATAB
sample[3] => Add1.IN29
sample[3] => sum.DATAB
sample[4] => Add1.IN28
sample[4] => sum.DATAB
sample[5] => Add1.IN27
sample[5] => sum.DATAB
sample[6] => Add1.IN26
sample[6] => sum.DATAB
sample[7] => Add1.IN25
sample[7] => sum.DATAB
sample[8] => Add1.IN24
sample[8] => sum.DATAB
sample[9] => Add1.IN23
sample[9] => sum.DATAB
sample[10] => Add1.IN22
sample[10] => sum.DATAB
sample[11] => Add1.IN21
sample[11] => sum.DATAB
sample[12] => Add1.IN20
sample[12] => sum.DATAB
sample[13] => Add1.IN19
sample[13] => sum.DATAB
sample[14] => Add1.IN18
sample[14] => sum.DATAB
sample[15] => Add1.IN17
sample[15] => sum.DATAB
sample[16] => Add1.IN16
sample[16] => sum.DATAB
sample[17] => Add1.IN15
sample[17] => sum.DATAB
sample[18] => Add1.IN14
sample[18] => sum.DATAB
sample[19] => Add1.IN13
sample[19] => sum.DATAB
sample[20] => Add1.IN12
sample[20] => sum.DATAB
sample[21] => Add1.IN11
sample[21] => sum.DATAB
sample[22] => Add1.IN10
sample[22] => sum.DATAB
sample[23] => Add1.IN9
sample[23] => sum.DATAB
sample[24] => Add1.IN8
sample[24] => sum.DATAB
sample[25] => Add1.IN7
sample[25] => sum.DATAB
sample[26] => Add1.IN6
sample[26] => sum.DATAB
sample[27] => Add1.IN5
sample[27] => sum.DATAB
sample[28] => Add1.IN4
sample[28] => sum.DATAB
sample[29] => Add1.IN3
sample[29] => sum.DATAB
sample[30] => Add1.IN2
sample[30] => sum.DATAB
sample[31] => Add1.IN1
sample[31] => sum.DATAB
average[0] <= average[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[1] <= average[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[2] <= average[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[3] <= average[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[4] <= average[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[5] <= average[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[6] <= average[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[7] <= average[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[8] <= average[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[9] <= average[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[10] <= average[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[11] <= average[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[12] <= average[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[13] <= average[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[14] <= average[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[15] <= average[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[16] <= average[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[17] <= average[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[18] <= average[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[19] <= average[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[20] <= average[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[21] <= average[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[22] <= average[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[23] <= average[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[24] <= average[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[25] <= average[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[26] <= average[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[27] <= average[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[28] <= average[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[29] <= average[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[30] <= average[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average[31] <= average[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enb_data_out <= enb_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topo|TIMER:tic_1segundo
CLK => TIMER_1SEG~reg0.CLK
CLK => timer_1seg_cnt[0].CLK
CLK => timer_1seg_cnt[1].CLK
CLK => timer_1seg_cnt[2].CLK
CLK => timer_1seg_cnt[3].CLK
CLK => timer_1seg_cnt[4].CLK
CLK => timer_1seg_cnt[5].CLK
CLK => timer_1seg_cnt[6].CLK
CLK => timer_1seg_cnt[7].CLK
CLK => timer_1seg_cnt[8].CLK
CLK => timer_1seg_cnt[9].CLK
CLK => timer_1seg_cnt[10].CLK
CLK => timer_1seg_cnt[11].CLK
CLK => timer_1seg_cnt[12].CLK
CLK => timer_1seg_cnt[13].CLK
CLK => timer_1seg_cnt[14].CLK
CLK => timer_1seg_cnt[15].CLK
CLK => timer_1seg_cnt[16].CLK
CLK => timer_1seg_cnt[17].CLK
CLK => timer_1seg_cnt[18].CLK
CLK => timer_1seg_cnt[19].CLK
CLK => timer_1seg_cnt[20].CLK
CLK => timer_1seg_cnt[21].CLK
CLK => timer_1seg_cnt[22].CLK
CLK => timer_1seg_cnt[23].CLK
CLK => timer_1seg_cnt[24].CLK
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => timer_1seg_cnt.OUTPUTSELECT
RST => TIMER_1SEG.OUTPUTSELECT
TIMER_1SEG <= TIMER_1SEG~reg0.DB_MAX_OUTPUT_PORT_TYPE


