# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../i2c_viva/clock_adapter.vhd" \
"../../../../../../year4/ttcs/thefinglasti2c/i2c_master.vhd" \
"../../../../../thelastfinal_onelasttime_i2c/thelastfinal_onelasttime_i2c.srcs/sources_1/new/top.vhd" \
"../../../../../thelastfinal_onelasttime_i2c/thelastfinal_onelasttime_i2c.srcs/sim_1/new/test_i2c.vhd" \

# Do not sort compile order
nosort
