// Seed: 1186906348
module module_0 (
    output wire id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    output wor id_6
);
  wor id_8;
  assign id_0 = id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7
);
  logic [7:0] id_9;
  initial
    #1 begin
      id_9[1] = id_4 == 1'h0;
    end
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_3, id_7
  );
endmodule
