Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  4 17:12:37 2019
| Host         : DESKTOP-I4SG0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNN_top_module_wrapper_timing_summary_routed.rpt -pb CNN_top_module_wrapper_timing_summary_routed.pb -rpx CNN_top_module_wrapper_timing_summary_routed.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                19291        0.058        0.000                      0                19291        6.832        0.000                       0                  6292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.812}      15.625          64.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.411        0.000                      0                19291        0.058        0.000                      0                19291        6.832        0.000                       0                  6292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 5.161ns (29.618%)  route 12.264ns (70.382%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 21.034 - 15.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.741     3.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y90         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         2.713     6.218    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_53__6
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.342 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_169__15/O
                         net (fo=9, routed)           1.797     8.139    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_92__13_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.117     8.256 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_127__9/O
                         net (fo=4, routed)           0.976     9.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_3
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.358     9.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.676    10.266    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326    10.592 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           2.155    12.746    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.870 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           0.868    13.738    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    17.394 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[3]
                         net (fo=1, routed)           3.080    20.474    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[3]
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    21.034    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[3]/C
                         clock pessimism              0.116    21.150    
                         clock uncertainty           -0.237    20.913    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.028    20.885    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[3]
  -------------------------------------------------------------------
                         required time                         20.885    
                         arrival time                         -20.474    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.473ns  (logic 5.159ns (29.526%)  route 12.314ns (70.474%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 21.038 - 15.625 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.670     2.978    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X9Y96          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/Q
                         net (fo=120, routed)         3.000     6.434    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_205__5
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.558 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_298/O
                         net (fo=6, routed)           1.949     8.507    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_52__27_1
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_184__8/O
                         net (fo=6, routed)           1.351     9.982    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_66__38_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.150    10.132 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_110__15/O
                         net (fo=2, routed)           0.440    10.572    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_66
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.326    10.898 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38/O
                         net (fo=1, routed)           1.796    12.695    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38_n_0
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.120    12.815 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56/O
                         net (fo=1, routed)           0.648    13.463    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[0]_P[25])
                                                      3.859    17.322 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[25]
                         net (fo=1, routed)           3.129    20.451    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[25]
    SLICE_X35Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.503    21.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[25]/C
                         clock pessimism              0.116    21.154    
                         clock uncertainty           -0.237    20.917    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)       -0.040    20.877    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[25]
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -20.451    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.478ns  (logic 5.299ns (30.318%)  route 12.179ns (69.682%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 21.038 - 15.625 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.653     2.961    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X7Y77          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     3.380 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/Q
                         net (fo=120, routed)         2.533     5.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_40__6
    SLICE_X22Y37         LUT6 (Prop_lut6_I4_O)        0.299     6.212 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_281__0/O
                         net (fo=9, routed)           2.192     8.404    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_107__9_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.522 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_177__2/O
                         net (fo=2, routed)           0.817     9.339    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_53__42_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.356     9.695 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_107__9/O
                         net (fo=2, routed)           0.699    10.394    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/counter_reg[3]_rep__18_39
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.327    10.721 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31/O
                         net (fo=1, routed)           1.860    12.582    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.706 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57/O
                         net (fo=1, routed)           0.947    13.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_B[3]_P[11])
                                                      3.656    17.308 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[11]
                         net (fo=1, routed)           3.131    20.439    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w8[11]
    SLICE_X32Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.503    21.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[11]/C
                         clock pessimism              0.116    21.154    
                         clock uncertainty           -0.237    20.917    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.016    20.901    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[11]
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -20.439    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.326ns  (logic 5.161ns (29.787%)  route 12.165ns (70.213%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 21.034 - 15.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.741     3.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y90         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         2.713     6.218    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_53__6
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.342 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_169__15/O
                         net (fo=9, routed)           1.797     8.139    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_92__13_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.117     8.256 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_127__9/O
                         net (fo=4, routed)           0.976     9.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_3
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.358     9.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.676    10.266    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326    10.592 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           2.155    12.746    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.870 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           0.868    13.738    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      3.656    17.394 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[6]
                         net (fo=1, routed)           2.981    20.375    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[6]
    SLICE_X11Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    21.034    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X11Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[6]/C
                         clock pessimism              0.116    21.150    
                         clock uncertainty           -0.237    20.913    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.067    20.846    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[6]
  -------------------------------------------------------------------
                         required time                         20.846    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.419ns  (logic 5.159ns (29.617%)  route 12.260ns (70.383%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 21.038 - 15.625 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.670     2.978    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X9Y96          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/Q
                         net (fo=120, routed)         3.000     6.434    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_205__5
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.558 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_298/O
                         net (fo=6, routed)           1.949     8.507    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_52__27_1
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_184__8/O
                         net (fo=6, routed)           1.351     9.982    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_66__38_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.150    10.132 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_110__15/O
                         net (fo=2, routed)           0.440    10.572    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_66
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.326    10.898 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38/O
                         net (fo=1, routed)           1.796    12.695    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38_n_0
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.120    12.815 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56/O
                         net (fo=1, routed)           0.648    13.463    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      3.859    17.322 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[10]
                         net (fo=1, routed)           3.075    20.397    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[10]
    SLICE_X35Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.503    21.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[10]/C
                         clock pessimism              0.116    21.154    
                         clock uncertainty           -0.237    20.917    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)       -0.043    20.874    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[10]
  -------------------------------------------------------------------
                         required time                         20.874    
                         arrival time                         -20.397    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.305ns  (logic 5.161ns (29.824%)  route 12.144ns (70.176%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 21.033 - 15.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.741     3.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y90         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         2.713     6.218    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_53__6
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.342 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_169__15/O
                         net (fo=9, routed)           1.797     8.139    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_92__13_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.117     8.256 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_127__9/O
                         net (fo=4, routed)           0.976     9.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_3
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.358     9.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.674    10.264    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/counter_reg[3]_rep__19_5
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.326    10.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__38/O
                         net (fo=1, routed)           2.069    12.659    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__38_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.783 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_11__56/O
                         net (fo=1, routed)           0.800    13.582    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_11__56_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[7]_P[32])
                                                      3.656    17.238 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/P[32]
                         net (fo=1, routed)           3.115    20.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w12[32]
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    21.033    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[32]/C
                         clock pessimism              0.116    21.149    
                         clock uncertainty           -0.237    20.912    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.067    20.845    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[32]
  -------------------------------------------------------------------
                         required time                         20.845    
                         arrival time                         -20.354    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.416ns  (logic 5.299ns (30.426%)  route 12.117ns (69.574%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 21.038 - 15.625 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.653     2.961    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X7Y77          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     3.380 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/Q
                         net (fo=120, routed)         2.533     5.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_40__6
    SLICE_X22Y37         LUT6 (Prop_lut6_I4_O)        0.299     6.212 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_281__0/O
                         net (fo=9, routed)           2.192     8.404    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_107__9_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.522 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_177__2/O
                         net (fo=2, routed)           0.817     9.339    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_53__42_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.356     9.695 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_107__9/O
                         net (fo=2, routed)           0.699    10.394    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/counter_reg[3]_rep__18_39
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.327    10.721 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31/O
                         net (fo=1, routed)           1.860    12.582    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.706 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57/O
                         net (fo=1, routed)           0.947    13.652    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656    17.308 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[22]
                         net (fo=1, routed)           3.068    20.377    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w8[22]
    SLICE_X33Y3          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.503    21.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X33Y3          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[22]/C
                         clock pessimism              0.116    21.154    
                         clock uncertainty           -0.237    20.917    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.047    20.870    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[22]
  -------------------------------------------------------------------
                         required time                         20.870    
                         arrival time                         -20.377    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 5.161ns (29.765%)  route 12.178ns (70.235%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 21.038 - 15.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.741     3.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y90         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         2.713     6.218    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_53__6
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.342 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_169__15/O
                         net (fo=9, routed)           1.797     8.139    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_92__13_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.117     8.256 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_127__9/O
                         net (fo=4, routed)           0.976     9.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_3
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.358     9.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.676    10.266    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326    10.592 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           2.155    12.746    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.870 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           0.868    13.738    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[7]_P[13])
                                                      3.656    17.394 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[13]
                         net (fo=1, routed)           2.994    20.388    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[13]
    SLICE_X10Y33         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.503    21.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y33         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[13]/C
                         clock pessimism              0.116    21.154    
                         clock uncertainty           -0.237    20.917    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)       -0.031    20.886    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[13]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -20.388    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.403ns  (logic 5.159ns (29.644%)  route 12.244ns (70.356%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 21.036 - 15.625 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.670     2.978    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X9Y96          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/Q
                         net (fo=120, routed)         3.000     6.434    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_205__5
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.558 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_298/O
                         net (fo=6, routed)           1.949     8.507    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_52__27_1
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem_i_184__8/O
                         net (fo=6, routed)           1.351     9.982    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_66__38_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.150    10.132 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem_i_110__15/O
                         net (fo=2, routed)           0.440    10.572    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_66
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.326    10.898 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38/O
                         net (fo=1, routed)           1.796    12.695    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_66__38_n_0
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.120    12.815 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56/O
                         net (fo=1, routed)           0.648    13.463    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_18__56_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.859    17.322 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[18]
                         net (fo=1, routed)           3.059    20.381    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[18]
    SLICE_X32Y9          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.501    21.036    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y9          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[18]/C
                         clock pessimism              0.116    21.152    
                         clock uncertainty           -0.237    20.915    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)       -0.028    20.887    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[18]
  -------------------------------------------------------------------
                         required time                         20.887    
                         arrival time                         -20.381    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_0 rise@15.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 5.161ns (29.784%)  route 12.167ns (70.216%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 21.034 - 15.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.741     3.049    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y90         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         2.713     6.218    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_53__6
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.342 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_169__15/O
                         net (fo=9, routed)           1.797     8.139    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_92__13_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.117     8.256 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_127__9/O
                         net (fo=4, routed)           0.976     9.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_3
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.358     9.590 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.676    10.266    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.326    10.592 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           2.155    12.746    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.870 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           0.868    13.738    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[7]_P[30])
                                                      3.656    17.394 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[30]
                         net (fo=1, routed)           2.983    20.377    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[30]
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.726    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.025    18.843    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.100    18.943 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.501    19.443    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.534 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    21.034    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[30]/C
                         clock pessimism              0.116    21.150    
                         clock uncertainty           -0.237    20.913    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.028    20.885    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[30]
  -------------------------------------------------------------------
                         required time                         20.885    
                         arrival time                         -20.377    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.471ns (41.933%)  route 2.037ns (58.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.102ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.590     2.782    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/aclk
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      1.471     4.253 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[20]
                         net (fo=1, routed)           2.037     6.290    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[20]
    SLICE_X10Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.331     3.639    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.763 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.567     4.330    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.431 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.671     6.102    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[20]/C
                         clock pessimism             -0.116     5.986    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.246     6.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.232    
                         arrival time                           6.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.582     0.923    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.242    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.384%)  route 0.247ns (63.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.582     0.923    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.247     1.310    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.471ns (41.699%)  route 2.057ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.097ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.590     2.782    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/aclk
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      1.471     4.253 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[24]
                         net (fo=1, routed)           2.057     6.310    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[24]
    SLICE_X10Y26         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.331     3.639    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.763 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.567     4.330    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.431 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.666     6.097    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y26         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[24]/C
                         clock pessimism             -0.116     5.981    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.236     6.217    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.217    
                         arrival time                           6.310    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.240    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y50          SRL16E                                       r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.141    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.471ns (41.507%)  route 2.073ns (58.493%))
  Logic Levels:           0  
  Clock Path Skew:        3.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.590     2.782    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/aclk
    DSP48_X0Y13          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      1.471     4.253 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[21]
                         net (fo=1, routed)           2.073     6.326    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[21]
    SLICE_X12Y27         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.331     3.639    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.763 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.567     4.330    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.431 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.667     6.098    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X12Y27         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[21]/C
                         clock pessimism             -0.116     5.982    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.243     6.225    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.225    
                         arrival time                           6.326    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[25]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.877%)  route 0.275ns (66.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.581     0.922    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.275     1.338    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_RDATA[25]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[25])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.735%)  route 0.277ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.581     0.922    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.277     1.340    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_RDATA[31]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.320%)  route 0.312ns (62.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.583     0.924    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.312     1.377    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.422 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.422    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X0Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.852     1.222    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.578     0.919    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y18          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.159    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X4Y17          SRL16E                                       r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.845     1.215    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y17          SRL16E                                       r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.281     0.934    
    SLICE_X4Y17          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.043    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         15.625      13.470     BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/I
Min Period        n/a     BUFG/I       n/a            2.155         15.625      13.470     BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X1Y12     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X0Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X0Y15     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X1Y25     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X0Y3      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X0Y34     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X1Y35     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.625      13.471     DSP48_X1Y8      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X0Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X0Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X0Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X0Y43     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y54     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.812       6.832      SLICE_X4Y54     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y22     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y22     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X4Y22     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X4Y22     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y36     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y36     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y51     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y51     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.813       6.832      SLICE_X0Y27     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



