// Seed: 721039412
module module_0;
  wor id_2;
  assign id_2 = 1 == {1, 1 + id_2 - 1};
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12
);
  assign id_6 = id_10;
  module_0();
endmodule
