# Loading project hw6
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
vsim work.control_hier_bench
# vsim work.control_hier_bench 
# Start time: 16:57:39 on Mar 09,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-45-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
add wave -position insertpoint sim:/control_hier_bench/*
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect SESel
# OpCode = 01001 , Cmd: ADDI, ERRORCHECK: Incorrect SESel
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10000 , Cmd: ST, ERRORCHECK: Incorrect SESel
# OpCode = 10001 , Cmd: LD, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 01100 , Cmd: BNEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01101 , Cmd: BQEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01110 , Cmd: BLTZ, ERRORCHECK: Incorrect SESel
# OpCode = 01111, Cmd: BGEZ, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect SESel
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect PCSrc
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCSrc
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect PCSrc
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect SESel
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect PCSrc
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v failed with 6 errors.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 1 failed with 6 errors.
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v failed with 2 errors.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 1 failed with 2 errors.
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v failed with 2 errors.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 1 failed with 2 errors.
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v failed with 2 errors.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 1 failed with 2 errors.
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
run
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect SESel
# OpCode = 01001 , Cmd: ADDI, ERRORCHECK: Incorrect SESel
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10000 , Cmd: ST, ERRORCHECK: Incorrect SESel
# OpCode = 10001 , Cmd: LD, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 01100 , Cmd: BNEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01101 , Cmd: BQEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01110 , Cmd: BLTZ, ERRORCHECK: Incorrect SESel
# OpCode = 01111, Cmd: BGEZ, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect SESel
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_zero File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_zero_one File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_zero_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_zero_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InA'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'InB'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Out'. The port definition is at: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/mux2_1_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /control_hier_bench/DUT/c0/sesel/mux_one_one_x File: /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/SESel.v Line: 56
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect SESel
# OpCode = 01001 , Cmd: ADDI, ERRORCHECK: Incorrect SESel
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10000 , Cmd: ST, ERRORCHECK: Incorrect SESel
# OpCode = 10001 , Cmd: LD, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 01100 , Cmd: BNEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01101 , Cmd: BQEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01110 , Cmd: BLTZ, ERRORCHECK: Incorrect SESel
# OpCode = 01111, Cmd: BGEZ, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect SESel
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect SESel
# OpCode = 01001 , Cmd: ADDI, ERRORCHECK: Incorrect SESel
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10000 , Cmd: ST, ERRORCHECK: Incorrect SESel
# OpCode = 10001 , Cmd: LD, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 01100 , Cmd: BNEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01101 , Cmd: BQEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01110 , Cmd: BLTZ, ERRORCHECK: Incorrect SESel
# OpCode = 01111, Cmd: BGEZ, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect SESel
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect SESel
# OpCode = 01001 , Cmd: ADDI, ERRORCHECK: Incorrect SESel
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10000 , Cmd: ST, ERRORCHECK: Incorrect SESel
# OpCode = 10001 , Cmd: LD, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 01100 , Cmd: BNEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01101 , Cmd: BQEZ, ERRORCHECK: Incorrect SESel
# OpCode = 01110 , Cmd: BLTZ, ERRORCHECK: Incorrect SESel
# OpCode = 01111, Cmd: BGEZ, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect SESel
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00100, Cmd: J, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect SESel
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect SESel
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# OpCode = 00111, Cmd: JALR, ERRORCHECK: Incorrect SESel
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegDst
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect Jump
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect RegDst
# OpCode = 00110, Cmd: JAL, ERRORCHECK: Incorrect Jump
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect PCSrc
# OpCode = 00101, Cmd: JR, ERRORCHECK: Incorrect PCImm
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
run -all
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v(42)
#    Time: 10 ms  Iteration: 1  Instance: /control_hier_bench/DUT/clk_generator
# 1
# Break in Module clkrst at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v line 42
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# OpCode = 11000, Cmd: LBI, ERRORCHECK: Incorrect RegWrite
# OpCode = 10010, Cmd: SLBI, ERRORCHECK: Incorrect RegWrite
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# OpCode = 11001 , Cmd: BTR, ERRORCHECK: Incorrect ALUSrc2
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegDst
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect SESel
# OpCode = 10011 , Cmd: STU, ERRORCHECK: Incorrect RegWrite
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
run -all
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v(42)
#    Time: 10 ms  Iteration: 1  Instance: /control_hier_bench/DUT/clk_generator
# 1
# Break in Module clkrst at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v line 42
restart
# Closing VCD file "dump.vcd"
run -all
# OpCode = 01000 , Cmd: SUBI, ERRORCHECK: Incorrect RegDst
# OpCode = 10100 , Cmd: ROLI, ERRORCHECK: Incorrect RegDst
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# Compile of aluSrc2.v was successful with warnings.
# Compile of clkrst.v was successful.
# Compile of control.v was successful.
# Compile of control_hier.v was successful.
# Compile of control_hier_bench.v was successful.
# Compile of DMemDump.v was successful with warnings.
# Compile of DMemEn.v was successful with warnings.
# Compile of DMemWrite.v was successful with warnings.
# Compile of Jump.v was successful with warnings.
# Compile of MemToReg.v was successful with warnings.
# Compile of mux2_1_2.v was successful.
# Compile of mux2_1_3.v was successful.
# Compile of PCImm.v was successful with warnings.
# Compile of PCSrc.v was successful with warnings.
# Compile of RegDst.v was successful with warnings.
# Compile of regWrite.v was successful with warnings.
# Compile of SESel.v was successful with warnings.
# Compile of xnor5_1.v was successful with warnings.
# 18 compiles, 0 failed with no errors.
run -all
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v(42)
#    Time: 10 ms  Iteration: 1  Instance: /control_hier_bench/DUT/clk_generator
# 1
# Break in Module clkrst at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/clkrst.v line 42
restart
# Closing VCD file "dump.vcd"
# Loading work.control_hier_bench
# Loading work.control_hier
# Loading work.clkrst
# Loading work.control
# Loading work.regWrite
# Loading work.xnor5_1
# Loading work.dMemWrite
# Loading work.dMemEn
# Loading work.aluSrc2
# Loading work.pcSrc
# Loading work.pcImm
# Loading work.memToReg
# Loading work.dMemDump
# Loading work.jump
# Loading work.regDst
# Loading work.mux2_1_2
# Loading work.seSel
# Loading work.mux2_1_3
run -all
# 
# TEST FINISHED
# 
# ** Note: $stop    : /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v(1082)
#    Time: 600 ns  Iteration: 0  Instance: /control_hier_bench
# Break in Module control_hier_bench at /afs/cs.wisc.edu/u/c/h/chetankumar/CS/ECE552/assigns-sielicki/hw/hw6/hw6_1/control_hier_bench.v line 1082
# End time: 17:43:34 on Mar 09,2019, Elapsed time: 0:45:55
# Errors: 0, Warnings: 0
