

================================================================
== Vivado HLS Report for 'triangle'
================================================================
* Date:           Fri Apr  5 17:32:16 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        triangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     279|     175|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      48|
|Register         |        -|      -|     127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     406|     223|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_6_fu_66_p2                 |     +    |      0|  101|  37|          32|          15|
    |tmp_8_fu_78_p2                 |     +    |      0|  101|  37|          32|          17|
    |val_V_new_fu_105_p2            |     +    |      0|   77|  29|          24|          24|
    |out_V_1_load_A                 |    and   |      0|    0|   2|           1|           1|
    |out_V_1_load_B                 |    and   |      0|    0|   2|           1|           1|
    |out_V_1_state_cmp_full         |   icmp   |      0|    0|   1|           2|           1|
    |tmp_7_fu_72_p2                 |   icmp   |      0|    0|  16|          32|          16|
    |err_new_fu_84_p3               |  select  |      0|    0|  32|           1|          32|
    |val_V_new_v_cast_cas_fu_98_p3  |  select  |      0|    0|  19|           1|          19|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |Total                          |          |      0|  279| 175|         126|         126|
    +-------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |out_V_1_data_out   |   9|          2|   32|         64|
    |out_V_1_state      |  15|          3|    2|          6|
    |out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  48|         10|   36|         75|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |err                |  32|   0|   32|          0|
    |out_V_1_payload_A  |  32|   0|   32|          0|
    |out_V_1_payload_B  |  32|   0|   32|          0|
    |out_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_1_state      |   2|   0|    2|          0|
    |tmp_7_reg_126      |   1|   0|    1|          0|
    |val_V              |  24|   0|   24|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 127|   0|  127|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |   triangle   | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   triangle   | return value |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 8.23ns
ST_1: val_V_load (8)  [1/1] 0.00ns  loc: triangle.cpp:30
codeRepl_ifconv:4  %val_V_load = load i24* @val_V, align 4

ST_1: tmp (9)  [1/1] 0.00ns  loc: triangle.cpp:32
codeRepl_ifconv:5  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %val_V_load, i8 0)

ST_1: StgValue_5 (10)  [2/2] 0.00ns  loc: triangle.cpp:32
codeRepl_ifconv:6  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_V, i32 %tmp)

ST_1: err_load (11)  [1/1] 0.00ns  loc: triangle.cpp:36
codeRepl_ifconv:7  %err_load = load i32* @err, align 4

ST_1: tmp_6 (12)  [1/1] 2.90ns  loc: triangle.cpp:36
codeRepl_ifconv:8  %tmp_6 = add nsw i32 %err_load, 32000

ST_1: tmp_7 (13)  [1/1] 3.26ns  loc: triangle.cpp:37
codeRepl_ifconv:9  %tmp_7 = icmp sgt i32 %tmp_6, 48000

ST_1: tmp_8 (14)  [1/1] 2.90ns  loc: triangle.cpp:38
codeRepl_ifconv:10  %tmp_8 = add nsw i32 %err_load, -64000

ST_1: err_new (17)  [1/1] 2.07ns  loc: triangle.cpp:37
codeRepl_ifconv:13  %err_new = select i1 %tmp_7, i32 %tmp_8, i32 %tmp_6

ST_1: StgValue_11 (18)  [1/1] 0.00ns  loc: triangle.cpp:36
codeRepl_ifconv:14  store i32 %err_new, i32* @err, align 4


 <State 2>: 2.60ns
ST_2: StgValue_12 (4)  [1/1] 0.00ns
codeRepl_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V), !map !43

ST_2: StgValue_13 (5)  [1/1] 0.00ns
codeRepl_ifconv:1  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @triangle_str) nounwind

ST_2: StgValue_14 (6)  [1/1] 0.00ns
codeRepl_ifconv:2  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_2: StgValue_15 (7)  [1/1] 0.00ns  loc: triangle.cpp:27
codeRepl_ifconv:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_2: StgValue_16 (10)  [1/2] 0.00ns  loc: triangle.cpp:32
codeRepl_ifconv:6  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_V, i32 %tmp)

ST_2: val_V_new_v_cast_cas (15)  [1/1] 0.00ns  loc: triangle.cpp:37 (grouped into LUT with out node val_V_new)
codeRepl_ifconv:11  %val_V_new_v_cast_cas = select i1 %tmp_7, i24 349526, i24 349525

ST_2: val_V_new (16)  [1/1] 2.60ns  loc: triangle.cpp:30 (out node of the LUT)
codeRepl_ifconv:12  %val_V_new = add i24 %val_V_load, %val_V_new_v_cast_cas

ST_2: StgValue_19 (19)  [1/1] 0.00ns  loc: triangle.cpp:35
codeRepl_ifconv:15  store i24 %val_V_new, i24* @val_V, align 4

ST_2: StgValue_20 (20)  [1/1] 0.00ns  loc: triangle.cpp:41
codeRepl_ifconv:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ val_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ err]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_V_load           (load          ) [ 001]
tmp                  (bitconcatenate) [ 001]
err_load             (load          ) [ 000]
tmp_6                (add           ) [ 000]
tmp_7                (icmp          ) [ 001]
tmp_8                (add           ) [ 000]
err_new              (select        ) [ 000]
StgValue_11          (store         ) [ 000]
StgValue_12          (specbitsmap   ) [ 000]
StgValue_13          (spectopmodule ) [ 000]
StgValue_14          (specinterface ) [ 000]
StgValue_15          (specinterface ) [ 000]
StgValue_16          (write         ) [ 000]
val_V_new_v_cast_cas (select        ) [ 000]
val_V_new            (add           ) [ 000]
StgValue_19          (store         ) [ 000]
StgValue_20          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="val_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="err">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="err"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="grp_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="val_V_load_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="24" slack="0"/>
<pin id="51" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="tmp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="24" slack="0"/>
<pin id="56" dir="0" index="2" bw="1" slack="0"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="err_load_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="err_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_8_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="err_new_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="err_new/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_11_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="val_V_new_v_cast_cas_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="0" index="2" bw="24" slack="0"/>
<pin id="102" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V_new_v_cast_cas/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="val_V_new_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="24" slack="1"/>
<pin id="107" dir="0" index="1" bw="20" slack="0"/>
<pin id="108" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val_V_new/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_19_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="val_V_load_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="1"/>
<pin id="118" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="val_V_load "/>
</bind>
</comp>

<comp id="121" class="1005" name="tmp_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_7_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="61"><net_src comp="53" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="62" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="72" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="66" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="49" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="53" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 }
	Port: val_V | {2 }
	Port: err | {1 }
 - Input state : 
	Port: triangle : val_V | {1 }
	Port: triangle : err | {1 }
  - Chain level:
	State 1
		tmp : 1
		StgValue_5 : 2
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 1
		err_new : 3
		StgValue_11 : 4
	State 2
		val_V_new : 1
		StgValue_19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         tmp_6_fu_66        |   101   |    37   |
|    add   |         tmp_8_fu_78        |   101   |    37   |
|          |      val_V_new_fu_105      |    77   |    29   |
|----------|----------------------------|---------|---------|
|  select  |        err_new_fu_84       |    0    |    32   |
|          | val_V_new_v_cast_cas_fu_98 |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |         tmp_7_fu_72        |    0    |    16   |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_42      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_53         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   279   |   175   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   tmp_7_reg_126  |    1   |
|    tmp_reg_121   |   32   |
|val_V_load_reg_116|   24   |
+------------------+--------+
|       Total      |   57   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_42 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   279  |   175  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   336  |   184  |
+-----------+--------+--------+--------+
