# Copyright (c) 2020-2022, Xilinx, Inc.
# Copyright (C) 2024, Advanced Micro Devices, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of FINN nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

"""Module for tlastmarker hls."""

import numpy as np
import numpy.typing as npt
from collections.abc import Sequence
from onnx import NodeProto
from qonnx.core.datatype import BaseDataType, DataType
from typing import TYPE_CHECKING, Any, Literal, cast

from finn.custom_op.fpgadataflow.hlsbackend import HLSBackend
from finn.custom_op.fpgadataflow.hwcustomop import HWCustomOp
from finn.util.exception import FINNInternalError

if TYPE_CHECKING:
    from onnx import GraphProto
    from qonnx.core.modelwrapper import ModelWrapper


class TLastMarker_hls(HLSBackend, HWCustomOp):
    """Node that adds/removes AXI stream TLAST signals where needed. Its behavior
    is transparent in node-by-node execution, only visible in IP-stitched rtlsim or
    actual hardware.
    This node  may be needed at the end of the network to signal a DMA write
    (needed by the FINN PYNQ shell) or at the beginning to remove the end-of-burst
    from DMA read."""

    def __init__(self, onnx_node: "NodeProto", **kwargs: Any) -> None:
        """Initialize instance."""
        super().__init__(onnx_node, **kwargs)

    def get_nodeattr_types(
        self,
    ) -> dict[
        str,
        tuple[str, bool, int | float | str | bool | npt.NDArray | list]
        | tuple[str, bool, int | float | str | bool | npt.NDArray | list, set | None],
    ]:
        """Return nodeattr types."""
        my_attrs: dict[
            str,
            tuple[str, bool, int | float | str | bool | npt.NDArray | list]
            | tuple[str, bool, int | float | str | bool | npt.NDArray | list, set | None],
        ] = {
            # normal shape of input/output
            "normal_shape": ("ints", True, []),
            # FINN DataTypes for inputs/outputs
            "dataType": ("s", True, ""),
            # number of (static) iterations until TLAST=1 is generated for Direction=out
            "NumIters": ("i", True, 0),
            # whether static or dynamic (from AXI lite) number of iterations are used
            "DynIters": ("i", False, 1),
            # direction: whether to insert or remove TLAST
            "Direction": ("s", False, "out", {"out", "in"}),
            # width of input-output data streams, in bits
            "StreamWidth": ("i", True, 0),
            # width of individual element in stream, in bits
            "ElemWidth": ("i", True, 0),
            # Protocol: external or internal
            # Vitis docs recommend using qdma_axis for external, ap_axiu for internal
            "Protocol": ("s", False, "external", {"external", "internal"}),
        }
        my_attrs.update(HWCustomOp.get_nodeattr_types(self))
        my_attrs.update(HLSBackend.get_nodeattr_types(self))
        return my_attrs

    def execute_node(
        self, context: dict[str, np.ndarray], graph: "GraphProto"
    ) -> None:  # noqa: ARG002
        # TLastMarker's behavior is only visible when doing
        # rtlsim with stitched IP, since it marks the end
        # of the current image/input sample. when executing
        # inside FINN as a single node, this is not visible.
        # so here we simply return the input as output
        """Execute node."""
        i_name = self.onnx_node.input[0]
        o_name = self.onnx_node.output[0]
        i_tensor = context[i_name]
        context[o_name] = i_tensor

    def make_shape_compatible_op(self, model: "ModelWrapper") -> NodeProto:
        # not supported for shape inference
        """Create shape compatible op."""
        return super().make_shape_compatible_op(model)

    def global_includes(self) -> None:
        """Return global includes."""
        self.code_gen_dict["$GLOBALS$"] = ['#include "ap_axi_sdata.h"']

    def defines(self, var: str) -> None:  # noqa: ARG002
        """Return defines."""
        stream_width = self.get_nodeattr("StreamWidth")
        direction = self.get_nodeattr("Direction")
        protocol = self.get_nodeattr("Protocol")
        # output stream must have TLAST, so we use this stream data type:
        # qdma_axis<stream_data_width,0,0,0 >
        if direction == "out":
            if protocol == "external":
                out_stream_dtype = f"qdma_axis<{stream_width},0,0,0>"
            elif protocol == "internal":
                out_stream_dtype = f"ap_axiu<{stream_width},0,0,0>"
            else:
                raise Exception("Unrecognized Protocol in TLastMarker")
            in_stream_dtype = f"ap_uint<{stream_width}>"
        elif direction == "in":
            out_stream_dtype = f"ap_uint<{stream_width}>"
            if protocol == "external":
                in_stream_dtype = f"qdma_axis<{stream_width},0,0,0>"
            elif protocol == "internal":
                in_stream_dtype = f"ap_axiu<{stream_width},0,0,0>"
            else:
                raise Exception("Unrecognized Protocol in TLastMarker")
        else:
            raise Exception("Unrecognized Direction in TLastMarker")

        self.code_gen_dict["$DEFINES$"] = [
            f"#define StreamWidth {stream_width}",
            f"#define OutDType {out_stream_dtype}",
            f"#define InDType {in_stream_dtype}",
            f"#define NumItersPerImg {self.get_nodeattr('NumIters')}",
        ]

    def read_npy_data(self) -> None:
        """Return read npy data."""
        self.code_gen_dict["$READNPYDATA$"] = []

    def docompute(self) -> None:
        """Return docompute."""
        dyn_iters = self.get_nodeattr("DynIters")
        direction = self.get_nodeattr("Direction")
        use_qdma_axis = self.get_nodeattr("Protocol") == "external"
        if direction == "in":
            # read from input and just pass data along; ignore tlast
            # no dyn iters on input, it doesnt make sense
            self.code_gen_dict["$DOCOMPUTE$"] = [
                "for(unsigned int i=0; i<NumItersPerImg; i++) {",
                "#pragma HLS PIPELINE II=1",
                "out0_V.write(in0_V.read().get_data());"
                if use_qdma_axis
                else "out0_V.write(in0_V.read().data);}",
            ]

        elif dyn_iters == 1:
            # output, with dynamic iteration counts
            self.code_gen_dict["$DOCOMPUTE$"] = [
                "unsigned int n = 1;",
                "OutDType t;",
                "t.set_keep(-1);" if use_qdma_axis else "t.keep = -1;",
                "io_section: { // start of cycle accurate region",
                "#pragma HLS protocol fixed",
                "// do a first read from stream before we decide on numIters",
                "// giving software a chance to set up the numIters prior to startup",
                "t.set_data(in0_V.read());" if use_qdma_axis else "t.data = in0_V.read();",
                "n = (numIters == 0 ? NumItersPerImg : numIters);",
                "t.set_last(n==1);" if use_qdma_axis else "t.last = (n==1);",
                "out0_V.write(t);",
                "} // end of cycle accurate region",
                "// do one less iteration than spec since we already did one",
                "for(unsigned int i=1; i<n; i++) {",
                "#pragma HLS PIPELINE II=1",
                "t.set_data(in0_V.read());" if use_qdma_axis else "t.data = in0_V.read();",
                "t.set_last(i==(n-1));" if use_qdma_axis else "t.last = (i==(n-1));",
                "out0_V.write(t);",
                "}",
            ]

        else:
            # output, with static iteration counts
            self.code_gen_dict["$DOCOMPUTE$"] = [
                "unsigned int n = 1;",
                "OutDType t;",
                "t.set_keep(-1);" if use_qdma_axis else "t.keep = -1;",
                "for(unsigned int i=0; i<NumItersPerImg; i++) {",
                "#pragma HLS PIPELINE II=1",
                "t.set_data(in0_V.read());" if use_qdma_axis else "t.data = in0_V.read();",
                "t.set_last(i==(NumItersPerImg-1));"
                if use_qdma_axis
                else "t.last = (i==(NumItersPerImg-1));",
                "out0_V.write(t);",
                "}",
            ]

    def dataoutstrm(self) -> None:
        """Return dataoutstrm."""
        self.code_gen_dict["$DATAOUTSTREAM$"] = []

    def blackboxfunction(self) -> None:
        """Return blackboxfunction."""
        dyn_iters = self.get_nodeattr("DynIters")

        if dyn_iters == 1:
            self.code_gen_dict["$BLACKBOXFUNCTION$"] = [
                f"""void {self.onnx_node.name}(hls::stream<InDType> &in0_V,
                    hls::stream<OutDType> &out0_V, unsigned int numIters)"""
            ]
        else:
            self.code_gen_dict["$BLACKBOXFUNCTION$"] = [
                f"""void {self.onnx_node.name}(hls::stream<InDType> &in0_V,
                hls::stream<OutDType> &out0_V)"""
            ]

    def pragmas(self) -> None:
        """Return pragmas."""
        self.code_gen_dict["$PRAGMAS$"] = ["#pragma HLS INTERFACE axis port=in0_V"]
        self.code_gen_dict["$PRAGMAS$"].append("#pragma HLS INTERFACE axis port=out0_V")

        dyn_iters = self.get_nodeattr("DynIters")
        if dyn_iters == 1:
            self.code_gen_dict["$PRAGMAS$"].append(
                "#pragma HLS INTERFACE s_axilite port=numIters bundle=control"
            )

        self.code_gen_dict["$PRAGMAS$"].append("#pragma HLS INTERFACE ap_ctrl_none port=return")

    def get_number_output_values(self) -> int:
        """Return number output values."""
        return cast("int", self.get_nodeattr("NumIters"))

    def get_input_datatype(self, ind: int = 0) -> BaseDataType:  # noqa: ARG002
        """Return the input data type.

        Args:
            ind: Input index (unused, kept for interface compatibility).

        Returns:
            The QONNX data type for the input.

        Raises:
            FINNInternalError: If dataType attribute is invalid.

        """
        dtype = self.get_nodeattr("dataType")
        if type(dtype) is not str:
            raise FINNInternalError(
                f"dataType attribute not set correctly in {self.onnx_node.name}, "
                "cannot get outstream width"
            )
        dtype = DataType[dtype]
        return dtype

    def get_output_datatype(self, ind: int = 0) -> BaseDataType:  # noqa: ARG002
        """Return the output data type.

        Args:
            ind: Output index (unused, kept for interface compatibility).

        Returns:
            The QONNX data type for the output.

        Raises:
            FINNInternalError: If dataType attribute is invalid.

        """
        dtype = self.get_nodeattr("dataType")
        if type(dtype) is not str:
            raise FINNInternalError(
                f"dataType attribute not set correctly in {self.onnx_node.name}, "
                "cannot get outstream width"
            )
        dtype = DataType[dtype]
        return dtype

    def get_normal_input_shape(
        self, ind: int = 0  # noqa: ARG002
    ) -> Sequence[int] | npt.NDArray[np.int_]:
        """Return the normal (unfolded) input shape.

        Args:
            ind: Input index (unused, kept for interface compatibility).

        Returns:
            The normal input shape dimensions.

        Raises:
            FINNInternalError: If normal_shape attribute is invalid or empty.

        """
        normal_shape = self.get_nodeattr("normal_shape")
        if (
            type(normal_shape) is not list
            and type(normal_shape) is not tuple
            and not isinstance(normal_shape, np.ndarray)
        ):
            raise FINNInternalError(
                f"normal_shape attribute not set correctly in {self.onnx_node.name}, "
                "cannot get normal input shape"
            )
        if len(normal_shape) == 0:
            raise FINNInternalError(
                f"normal_shape attribute is empty in {self.onnx_node.name}, "
                "cannot get normal input shape"
            )
        if not isinstance(normal_shape[0], int) and not isinstance(normal_shape[0], np.integer):
            raise FINNInternalError(
                f"normal_shape attribute not set correctly in {self.onnx_node.name}, "
                "cannot get normal input shape"
            )
        return cast("Sequence[int]|npt.NDArray[np.int_]", normal_shape)

    def get_normal_output_shape(
        self, ind: int = 0  # noqa: ARG002
    ) -> Sequence[int] | npt.NDArray[np.int_]:
        """Return the normal (unfolded) output shape.

        Args:
            ind: Output index (unused, kept for interface compatibility).

        Returns:
            Tuple containing the normal output shape dimensions.

        """
        return self.get_normal_input_shape()

    def get_folded_input_shape(self, ind: int = 0) -> tuple[Literal[1], int, int]:  # noqa: ARG002
        """Return folded input shape."""
        stream_width = cast("int", self.get_nodeattr("StreamWidth"))
        elem_width = cast("int", self.get_nodeattr("ElemWidth"))
        n_packed_elems = stream_width // elem_width
        n_iters = cast("int", self.get_nodeattr("NumIters"))
        return (1, n_iters, n_packed_elems)

    def get_folded_output_shape(self, ind: int = 0) -> tuple[Literal[1], int, int]:  # noqa: ARG002
        """Return folded output shape."""
        return self.get_folded_input_shape()

    def get_instream_width(self, ind: int = 0) -> int:  # noqa: ARG002
        """Return instream width."""
        stream_width = cast("int", self.get_nodeattr("StreamWidth"))
        return stream_width

    def get_outstream_width(self, ind: int = 0) -> int:  # noqa: ARG002
        """Return outstream width."""
        stream_width = cast("int", self.get_nodeattr("StreamWidth"))
        return stream_width

    def strm_decl(self) -> None:
        """Return strm decl."""
        self.code_gen_dict["$STREAMDECLARATIONS$"] = []
        self.code_gen_dict["$STREAMDECLARATIONS$"].append('hls::stream<InDType> in0_V ("in0_V");')
        self.code_gen_dict["$STREAMDECLARATIONS$"].append(
            'hls::stream<OutDType> out0_V ("out0_V");'
        )

    def get_verilog_top_module_intf_names(self) -> dict[str, list[tuple[str, int]] | list[str]]:
        """Return verilog top module intf names."""
        intf_names = super().get_verilog_top_module_intf_names()
        stream_width = cast("int", self.get_nodeattr("StreamWidth"))
        intf_names["s_axis"] = [("in0_V", stream_width)]
        intf_names["m_axis"] = [("out0_V", stream_width)]
        if self.get_nodeattr("DynIters") == 1:
            intf_names["axilite"] = ["s_axi_control"]
        return intf_names
