# 5-Stage Pipelined RISC-V (RV32I) Processor
This is a complete processor design built using **SystemVerilog**.

### Key Features:
* **5-Stage Pipeline**: Highly efficient instruction processing.
* **Hazard Unit**: Manages data and control hazards to prevent errors.
* **Forwarding Logic**: Speeds up data paths between stages.
* **Apache License 2.0**: Open for others to learn from and use!
