Analysis & Synthesis report for cam_proj
Sun Dec 12 01:57:01 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state
 12. State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state
 13. State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state
 14. State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state
 15. State Machine - |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component
 23. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated
 24. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p
 25. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p
 26. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_im31:fifo_ram
 27. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp
 28. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp
 29. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp
 30. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5
 31. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:ws_brp
 32. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:ws_bwp
 33. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
 34. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe7
 35. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component
 36. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated
 37. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p
 38. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p
 39. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_im31:fifo_ram
 40. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp
 41. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp
 42. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 43. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13
 44. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:ws_brp
 45. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:ws_bwp
 46. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 47. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe15
 48. Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated
 49. Source assignments for TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated
 50. Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_e2e1:auto_generated
 51. Source assignments for TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated
 52. Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated
 53. Parameter Settings for User Entity Instance: pll:pll_for_sdram_0|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: pll_for_disp:pll2|altpll:altpll_component
 55. Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component
 57. Parameter Settings for User Entity Instance: hellosoc_top:TFT|tft_ili9341:tft
 58. Parameter Settings for User Entity Instance: sdram_controller:SDRAM
 59. Parameter Settings for User Entity Instance: TOP:neiroset
 60. Parameter Settings for User Entity Instance: TOP:neiroset|database:database
 61. Parameter Settings for User Entity Instance: TOP:neiroset|conv_TOP:conv
 62. Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block
 63. Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block|addressRAM:inst_1
 64. Parameter Settings for User Entity Instance: TOP:neiroset|RAM:memory
 65. Parameter Settings for User Entity Instance: TOP:neiroset|maxp:maxpooling
 66. Parameter Settings for User Entity Instance: TOP:neiroset|dense:dense
 67. Parameter Settings for User Entity Instance: TOP:neiroset|result:result
 68. Parameter Settings for User Entity Instance: TOP:neiroset|conv:conv1
 69. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0
 70. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1
 71. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1
 72. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0
 73. Parameter Settings for Inferred Entity Instance: TOP:neiroset|database:database|altsyncram:storage_rtl_0
 74. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0
 75. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0
 76. Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0
 77. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult7
 78. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1
 79. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2
 80. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult1
 81. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult8
 82. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult4
 83. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult2
 84. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult6
 85. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult5
 86. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0
 87. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult0
 88. Parameter Settings for Inferred Entity Instance: TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1
 89. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult7
 90. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult6
 91. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult5
 92. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult4
 93. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult3
 94. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult0
 95. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult2
 96. Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult1
 97. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult0
 98. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult1
 99. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult2
100. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult3
101. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult4
102. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult5
103. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult6
104. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult7
105. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult8
106. Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult9
107. Parameter Settings for Inferred Entity Instance: TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0
108. Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult3
109. altpll Parameter Settings by Entity Instance
110. dcfifo Parameter Settings by Entity Instance
111. altsyncram Parameter Settings by Entity Instance
112. lpm_mult Parameter Settings by Entity Instance
113. Port Connectivity Checks: "camera_configure:camera_configure_0"
114. Port Connectivity Checks: "TOP:neiroset"
115. Port Connectivity Checks: "pre_v2:grayscale"
116. Port Connectivity Checks: "sdram_controller:SDRAM"
117. Port Connectivity Checks: "hellosoc_top:TFT|fifo_big:fifo_tft"
118. Port Connectivity Checks: "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo"
119. Port Connectivity Checks: "pll_for_disp:pll2"
120. Port Connectivity Checks: "pll:pll_for_sdram_0"
121. Elapsed Time Per Partition
122. Analysis & Synthesis Messages
123. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 12 01:57:01 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cam_proj                                    ;
; Top-level Entity Name              ; cam_proj_top                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,223                                       ;
;     Total combinational functions  ; 5,532                                       ;
;     Dedicated logic registers      ; 2,370                                       ;
; Total registers                    ; 2370                                        ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 367,279                                     ;
; Embedded Multiplier 9-bit elements ; 25                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; cam_proj_top       ; cam_proj           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; ../code/synt/fifo_1024x16.v                 ; yes             ; User Wizard-Generated File                            ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v                       ;         ;
; ../code/synt/sdram_controller.v             ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v                   ;         ;
; ../code/lcd/tft_ili9341_spi.sv              ; yes             ; User SystemVerilog HDL File                           ; E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341_spi.sv                    ;         ;
; ../code/lcd/tft_ili9341.sv                  ; yes             ; User SystemVerilog HDL File                           ; E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv                        ;         ;
; ../code/lcd/hellosoc_top.sv                 ; yes             ; User SystemVerilog HDL File                           ; E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/hellosoc_top.sv                       ;         ;
; ../code/synt/cam_config/SCCB_interface.v    ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/SCCB_interface.v          ;         ;
; ../code/synt/cam_config/OV7670_config_rom.v ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/OV7670_config_rom.v       ;         ;
; ../code/synt/cam_config/OV7670_config.v     ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/OV7670_config.v           ;         ;
; ../code/synt/cam_config/camera_configure.v  ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_configure.v        ;         ;
; ../code/synt/cam_wrp.v                      ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v                            ;         ;
; ../top/cam_proj_top.v                       ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v                             ;         ;
; ../code/gray_28x28/grayscale.v              ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v                    ;         ;
; ../code/neuroset/TOP.v                      ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v                            ;         ;
; ../code/neuroset/result.v                   ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v                         ;         ;
; ../code/neuroset/RAMtoMEM.v                 ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v                       ;         ;
; ../code/neuroset/RAM.v                      ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAM.v                            ;         ;
; ../code/neuroset/maxpooling.v               ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v                     ;         ;
; ../code/neuroset/dense.v                    ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v                          ;         ;
; ../code/neuroset/database.v                 ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/database.v                       ;         ;
; ../code/neuroset/conv_TOP.v                 ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v                       ;         ;
; ../code/neuroset/conv.v                     ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v                           ;         ;
; ../code/neuroset/border.v                   ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v                         ;         ;
; ../code/neuroset/addressRAM.v               ; yes             ; User Verilog HDL File                                 ; E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v                     ;         ;
; pll.v                                       ; yes             ; Auto-Found Wizard-Generated File                      ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v                                      ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; aglobal131.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                    ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/pll_altpll.v                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v                            ;         ;
; pll_for_disp.v                              ; yes             ; Auto-Found Wizard-Generated File                      ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v                             ;         ;
; db/pll_for_disp_altpll.v                    ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v                   ;         ;
; dcfifo.tdf                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                        ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; altdpram.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; a_graycounter.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                 ;         ;
; a_fefifo.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                      ;         ;
; a_gray2bin.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                    ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                       ;         ;
; alt_sync_fifo.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                 ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; altsyncram_fifo.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc               ;         ;
; db/dcfifo_p0o1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf                         ;         ;
; db/a_gray2bin_9ib.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_gray2bin_9ib.tdf                      ;         ;
; db/a_graycounter_877.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_877.tdf                   ;         ;
; db/a_graycounter_4lc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_4lc.tdf                   ;         ;
; db/altsyncram_im31.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_im31.tdf                     ;         ;
; db/dffpipe_re9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_re9.tdf                         ;         ;
; db/alt_synch_pipe_3e8.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_3e8.tdf                  ;         ;
; db/dffpipe_ue9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_ue9.tdf                         ;         ;
; db/alt_synch_pipe_4e8.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_4e8.tdf                  ;         ;
; db/dffpipe_ve9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_ve9.tdf                         ;         ;
; db/cmpr_d66.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/cmpr_d66.tdf                            ;         ;
; db/cmpr_c66.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/cmpr_c66.tdf                            ;         ;
; db/mux_j28.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mux_j28.tdf                             ;         ;
; fifo_big.v                                  ; yes             ; Auto-Found Wizard-Generated File                      ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v                                 ;         ;
; db/dcfifo_kul1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf                         ;         ;
; db/alt_synch_pipe_1e8.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_1e8.tdf                  ;         ;
; db/dffpipe_se9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_se9.tdf                         ;         ;
; db/alt_synch_pipe_2e8.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_2e8.tdf                  ;         ;
; db/dffpipe_te9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_te9.tdf                         ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; db/altsyncram_m2e1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_m2e1.tdf                     ;         ;
; db/altsyncram_70j1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf                     ;         ;
; db/cam_proj.ram0_database_efb74bce.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/cam_proj.ram0_database_efb74bce.hdl.mif ;         ;
; db/altsyncram_e2e1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_e2e1.tdf                     ;         ;
; db/altsyncram_otd1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_otd1.tdf                     ;         ;
; db/altsyncram_e801.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_e801.tdf                     ;         ;
; lpm_mult.tdf                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; multcore.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; bypassff.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mult_u9t.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_u9t.tdf                            ;         ;
; db/mult_gbt.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_gbt.tdf                            ;         ;
; multcore.tdf                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                      ;         ;
; csa_add.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                       ;         ;
; mpar_add.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                      ;         ;
; muleabz.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                       ;         ;
; mul_lfrg.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                      ;         ;
; mul_boothc.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                    ;         ;
; alt_ded_mult.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                  ;         ;
; alt_ded_mult_y.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                ;         ;
; mpar_add.tdf                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                      ;         ;
; lpm_add_sub.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;         ;
; addcore.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                       ;         ;
; look_add.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                      ;         ;
; alt_stratix_add_sub.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;         ;
; db/add_sub_2dh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_2dh.tdf                         ;         ;
; altshift.tdf                                ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                      ;         ;
; db/add_sub_kbh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_kbh.tdf                         ;         ;
; db/mult_p5t.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_p5t.tdf                            ;         ;
; db/add_sub_nbh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_nbh.tdf                         ;         ;
; db/add_sub_0dh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_0dh.tdf                         ;         ;
; db/add_sub_mbh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_mbh.tdf                         ;         ;
; db/mult_ibt.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ibt.tdf                            ;         ;
; db/add_sub_afh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_afh.tdf                         ;         ;
; db/add_sub_bfh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_bfh.tdf                         ;         ;
; db/mult_ebt.tdf                             ; yes             ; Auto-Generated Megafunction                           ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf                            ;         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,223       ;
;                                             ;             ;
; Total combinational functions               ; 5532        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2197        ;
;     -- 3 input functions                    ; 1727        ;
;     -- <=2 input functions                  ; 1608        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3559        ;
;     -- arithmetic mode                      ; 1973        ;
;                                             ;             ;
; Total registers                             ; 2370        ;
;     -- Dedicated logic registers            ; 2370        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 87          ;
; Total memory bits                           ; 367279      ;
; Embedded Multiplier 9-bit elements          ; 25          ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 1347        ;
; Total fan-out                               ; 30219       ;
; Average fan-out                             ; 3.64        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cam_proj_top                                     ; 5532 (138)        ; 2370 (64)    ; 367279      ; 25           ; 1       ; 12        ; 87   ; 0            ; |cam_proj_top                                                                                                                                              ; work         ;
;    |TOP:neiroset|                                 ; 3389 (494)        ; 1214 (53)    ; 232111      ; 25           ; 1       ; 12        ; 0    ; 0            ; |cam_proj_top|TOP:neiroset                                                                                                                                 ; work         ;
;       |RAM:memory|                                ; 0 (0)             ; 0 (0)        ; 172051      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory                                                                                                                      ; work         ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 77616       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0                                                                                                 ; work         ;
;             |altsyncram_m2e1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 77616       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated                                                                  ; work         ;
;          |altsyncram:mem_t_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 68992       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0                                                                                               ; work         ;
;             |altsyncram_e2e1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 68992       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_e2e1:auto_generated                                                                ; work         ;
;          |altsyncram:weight_rtl_0|                ; 0 (0)             ; 0 (0)        ; 25443       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0                                                                                              ; work         ;
;             |altsyncram_otd1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 25443       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated                                                               ; work         ;
;       |border:border|                             ; 774 (685)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 16 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_afh:auto_generated| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                 ; work         ;
;          |lpm_mult:Mult1|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 8 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_afh:auto_generated| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                 ; work         ;
;          |lpm_mult:Mult2|                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 11 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult3|                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 9 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult4|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult5|                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 9 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult6|                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 10 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult7|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult8|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 8 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;          |lpm_mult:Mult9|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 8 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_bfh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                 ; work         ;
;       |conv:conv1|                                ; 345 (345)         ; 21 (21)      ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult0                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult0|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult1                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult1|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult2|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult2                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult2|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult3|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult3                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult3|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult4|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult4                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult4|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult5|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult5                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult5|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult6|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult6                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult6|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult7|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult7                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult7|mult_p5t:auto_generated                                                                               ; work         ;
;          |lpm_mult:Mult8|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult8                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1|lpm_mult:Mult8|mult_p5t:auto_generated                                                                               ; work         ;
;       |conv_TOP:conv|                             ; 437 (374)         ; 431 (431)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 29 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_0dh:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                 ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1                                                                                                    ; work         ;
;             |mult_gbt:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1|mult_gbt:auto_generated                                                                            ; work         ;
;          |lpm_mult:Mult2|                         ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2                                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 34 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core                                                                                 ; work         ;
;                |mpar_add:padder|                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                            ; work         ;
;                      |add_sub_2dh:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2dh:auto_generated                 ; work         ;
;       |database:database|                         ; 0 (0)             ; 0 (0)        ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database                                                                                                               ; work         ;
;          |altsyncram:storage_rtl_0|               ; 0 (0)             ; 0 (0)        ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0                                                                                      ; work         ;
;             |altsyncram_70j1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated                                                       ; work         ;
;       |dense:dense|                               ; 184 (184)         ; 300 (300)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|dense:dense                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 17 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_mbh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mbh:auto_generated                               ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 14 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_kbh:auto_generated|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kbh:auto_generated                               ; work         ;
;       |lpm_mult:Mult2|                            ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 29 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                               ; work         ;
;       |lpm_mult:Mult3|                            ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 28 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                               ; work         ;
;       |lpm_mult:Mult4|                            ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 43 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_nbh:auto_generated|    ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_nbh:auto_generated                               ; work         ;
;       |lpm_mult:Mult5|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult5                                                                                                                  ; work         ;
;          |mult_gbt:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult5|mult_gbt:auto_generated                                                                                          ; work         ;
;       |lpm_mult:Mult6|                            ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6                                                                                                                  ; work         ;
;          |multcore:mult_core|                     ; 40 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core                                                                                               ; work         ;
;             |mpar_add:padder|                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ; work         ;
;                   |add_sub_0dh:auto_generated|    ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                               ; work         ;
;       |lpm_mult:Mult7|                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult7                                                                                                                  ; work         ;
;          |mult_u9t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|lpm_mult:Mult7|mult_u9t:auto_generated                                                                                          ; work         ;
;       |maxp:maxpooling|                           ; 186 (144)         ; 72 (72)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling                                                                                                                 ; work         ;
;          |lpm_mult:Mult0|                         ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0                                                                                                  ; work         ;
;             |mult_ebt:auto_generated|             ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated                                                                          ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1                                                                                                  ; work         ;
;             |mult_ibt:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated                                                                          ; work         ;
;       |memorywork:block|                          ; 506 (470)         ; 301 (301)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|memorywork:block                                                                                                                ; work         ;
;          |addressRAM:inst_1|                      ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1                                                                                              ; work         ;
;       |result:result|                             ; 292 (292)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|result:result                                                                                                                   ; work         ;
;    |cam_wrp:cam_wrp_0|                            ; 181 (54)          ; 164 (52)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0                                                                                                                            ; work         ;
;       |fifo_1024x16:input_fifo|                   ; 127 (0)           ; 112 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|                ; 127 (0)           ; 112 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_p0o1:auto_generated|          ; 127 (18)          ; 112 (43)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated                                                 ; work         ;
;                |a_gray2bin_9ib:rdptr_g_gray2bin|  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_9ib:rs_dgwp_gray2bin|  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|      ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p                     ; work         ;
;                |a_graycounter_877:rdptr_g1p|      ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_3e8:rs_dgwp|       ; 0 (0)             ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp                      ; work         ;
;                   |dffpipe_ue9:dffpipe5|          ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5 ; work         ;
;                |altsyncram_im31:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_im31:fifo_ram                        ; work         ;
;                |dffpipe_re9:rs_brp|               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp                              ; work         ;
;                |dffpipe_re9:rs_bwp|               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp                              ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                   ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                   ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                  ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                  ; work         ;
;    |camera_configure:camera_configure_0|          ; 243 (0)           ; 148 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0                                                                                                          ; work         ;
;       |OV7670_config:config_1|                    ; 114 (114)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1                                                                                   ; work         ;
;       |OV7670_config_rom:rom1|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                                                   ; work         ;
;          |altsyncram:WideOr0_rtl_0|               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0                                                          ; work         ;
;             |altsyncram_e801:auto_generated|      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated                           ; work         ;
;       |SCCB_interface:SCCB1|                      ; 129 (129)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                                                     ; work         ;
;    |hellosoc_top:TFT|                             ; 535 (217)         ; 201 (20)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT                                                                                                                             ; work         ;
;       |fifo_big:fifo_tft|                         ; 132 (0)           ; 116 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft                                                                                                           ; work         ;
;          |dcfifo:dcfifo_component|                ; 132 (0)           ; 116 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component                                                                                   ; work         ;
;             |dcfifo_kul1:auto_generated|          ; 132 (18)          ; 116 (43)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated                                                        ; work         ;
;                |a_gray2bin_9ib:rdptr_g_gray2bin|  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                        ; work         ;
;                |a_gray2bin_9ib:rs_dgwp_gray2bin|  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                        ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|      ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p                            ; work         ;
;                |a_graycounter_877:rdptr_g1p|      ; 26 (26)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p                            ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|       ; 0 (0)             ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                             ; work         ;
;                   |dffpipe_se9:dffpipe13|         ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13       ; work         ;
;                |altsyncram_im31:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_im31:fifo_ram                               ; work         ;
;                |cmpr_c66:rdempty_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                           ; work         ;
;                |dffpipe_re9:rs_brp|               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp                                     ; work         ;
;                |dffpipe_re9:rs_bwp|               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp                                     ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                          ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                          ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                         ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                         ; work         ;
;       |tft_ili9341:tft|                           ; 186 (173)         ; 65 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft                                                                                                             ; work         ;
;          |tft_ili9341_spi:spi|                    ; 13 (13)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi                                                                                         ; work         ;
;    |pll:pll_for_sdram_0|                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0                                                                                                                          ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component                                                                                                  ; work         ;
;          |pll_altpll:auto_generated|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated                                                                        ; work         ;
;    |pll_for_disp:pll2|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2                                                                                                                            ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component                                                                                                    ; work         ;
;          |pll_for_disp_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated                                                                 ; work         ;
;    |pre_v2:grayscale|                             ; 902 (902)         ; 498 (498)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|pre_v2:grayscale                                                                                                                             ; work         ;
;    |sdram_controller:SDRAM|                       ; 144 (144)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cam_proj_top|sdram_controller:SDRAM                                                                                                                       ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 7056         ; 11           ; 7056         ; 11           ; 77616 ; None                                       ;
; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_e2e1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 3136         ; 22           ; 3136         ; 22           ; 68992 ; None                                       ;
; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 257          ; 99           ; 257          ; 99           ; 25443 ; None                                       ;
; TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 5460         ; 11           ; 5460         ; 11           ; 60060 ; db/cam_proj.ram0_database_efb74bce.hdl.mif ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                       ;
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; cam_proj.cam_proj_top0.rtl.mif             ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                       ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 25          ;
; Signed Embedded Multipliers           ; 9           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft        ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v           ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo ; E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |cam_proj_top|pll_for_disp:pll2                         ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v       ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |cam_proj_top|pll:pll_for_sdram_0                       ; E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state                                                                                                                                                                                                                               ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; Name                              ; FSM_return_state.FSM_DONE ; FSM_return_state.FSM_END_SIGNAL_4 ; FSM_return_state.FSM_END_SIGNAL_3 ; FSM_return_state.FSM_END_SIGNAL_2 ; FSM_return_state.FSM_TX_BYTE_4 ; FSM_return_state.FSM_TX_BYTE_3 ; FSM_return_state.FSM_TX_BYTE_2 ; FSM_return_state.FSM_LOAD_BYTE ; FSM_return_state.0000 ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; FSM_return_state.0000             ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                     ;
; FSM_return_state.FSM_LOAD_BYTE    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_2    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_3    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_4    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_2 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_3 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_4 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_DONE         ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state                                                                                                                                                                                                                                                                          ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; Name                       ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_END_SIGNAL_4 ; FSM_state.FSM_END_SIGNAL_3 ; FSM_state.FSM_END_SIGNAL_2 ; FSM_state.FSM_END_SIGNAL_1 ; FSM_state.FSM_TX_BYTE_4 ; FSM_state.FSM_TX_BYTE_3 ; FSM_state.FSM_TX_BYTE_2 ; FSM_state.FSM_TX_BYTE_1 ; FSM_state.FSM_LOAD_BYTE ; FSM_state.FSM_START_SIGNAL ; FSM_state.0000 ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; FSM_state.0000             ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0              ;
; FSM_state.FSM_START_SIGNAL ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 1              ;
; FSM_state.FSM_LOAD_BYTE    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_1    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_2    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_3    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_4    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_1 ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_2 ; 0                   ; 0                  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_3 ; 0                   ; 0                  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_4 ; 0                   ; 0                  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_DONE         ; 0                   ; 1                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TIMER        ; 1                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state ;
+-----------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+
; FSM_return_state.FSM_SEND_CMD                                                                             ;
+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state              ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; Name                   ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_SEND_CMD ; FSM_state.FSM_IDLE ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; FSM_state.FSM_IDLE     ; 0                   ; 0                  ; 0                      ; 0                  ;
; FSM_state.FSM_SEND_CMD ; 0                   ; 0                  ; 1                      ; 1                  ;
; FSM_state.FSM_DONE     ; 0                   ; 1                  ; 0                      ; 1                  ;
; FSM_state.FSM_TIMER    ; 1                   ; 0                  ; 0                      ; 1                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|state                                                ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; Name                   ; state.SEND_INIT_SEQ ; state.WAIT_FOR_POWERUP ; state.HOLD_RESET ; state.START ; state.LOOP ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; state.START            ; 0                   ; 0                      ; 0                ; 0           ; 0          ;
; state.HOLD_RESET       ; 0                   ; 0                      ; 1                ; 1           ; 0          ;
; state.WAIT_FOR_POWERUP ; 0                   ; 1                      ; 0                ; 1           ; 0          ;
; state.SEND_INIT_SEQ    ; 1                   ; 0                      ; 0                ; 1           ; 0          ;
; state.LOOP             ; 0                   ; 0                      ; 0                ; 1           ; 1          ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                              ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                                    ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[8]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[7]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 20            ;                                                         ;                        ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; TOP:neiroset|out_dense[0]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|nozero_dense                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|in_dense[4]                                                                                                        ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|in_dense[0..3]                                                                                                     ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|out_dense[3]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|out_dense[2]                                                                                                       ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|out_dense[1]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[12]            ; Lost fanout                                         ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[12]            ; Lost fanout                                         ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10..12] ; Lost fanout                                         ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[10..12] ; Lost fanout                                         ;
; sdram_controller:SDRAM|command[2,6]                                                                                             ; Merged with sdram_controller:SDRAM|command[1]       ;
; TOP:neiroset|mem[1]                                                                                                             ; Merged with TOP:neiroset|mem[0]                     ;
; TOP:neiroset|mem[4]                                                                                                             ; Merged with TOP:neiroset|filt[4]                    ;
; TOP:neiroset|filt[1]                                                                                                            ; Merged with TOP:neiroset|filt[0]                    ;
; TOP:neiroset|memstartzap[11]                                                                                                    ; Merged with TOP:neiroset|memstartzap[10]            ;
; TOP:neiroset|memstartp[1]                                                                                                       ; Merged with TOP:neiroset|memstartp[0]               ;
; TOP:neiroset|conv_TOP:conv|p9[10]                                                                                               ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][10] ;
; TOP:neiroset|conv_TOP:conv|p9[9]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][9]  ;
; TOP:neiroset|conv_TOP:conv|p9[8]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][8]  ;
; TOP:neiroset|conv_TOP:conv|p9[7]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][7]  ;
; TOP:neiroset|conv_TOP:conv|p9[6]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][6]  ;
; TOP:neiroset|conv_TOP:conv|p9[5]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][5]  ;
; TOP:neiroset|conv_TOP:conv|p9[4]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][4]  ;
; TOP:neiroset|conv_TOP:conv|p9[3]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][3]  ;
; TOP:neiroset|conv_TOP:conv|p9[2]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][2]  ;
; TOP:neiroset|conv_TOP:conv|p9[1]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][1]  ;
; TOP:neiroset|conv_TOP:conv|p9[0]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][0]  ;
; TOP:neiroset|filt[4]                                                                                                            ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|dense:dense|sh                                                                                                     ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|maxp:maxpooling|i[0]                                                                                               ; Stuck at GND due to stuck port data_in              ;
; sdram_controller:SDRAM|command[1]                                                                                               ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartp[0]                                                                                                       ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartzap[12]                                                                                                    ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|conv_TOP:conv|res_out_1[10]                                                                                        ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|conv_TOP:conv|globmaxp_perem_1[10]                                                                                 ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartp[3]                                                                                                       ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartzap[1]                                                                                                     ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|mem[0]                                                                                                             ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|matrix[2]                                                                                                          ; Stuck at VCC due to stuck port data_in              ;
; sdram_controller:SDRAM|command[7]                                                                                               ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|maxp:maxpooling|marker[2]                                                                                          ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|num_maxp[2]                                                                                                        ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|num[2]                                                                                                             ; Stuck at GND due to stuck port data_in              ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~2                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~3                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~4                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~5                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~24                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~25                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~26                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~27                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~3                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~4                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~5                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~6                                                          ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~7                                                          ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~8                                                          ; Lost fanout                                         ;
; hellosoc_top:TFT|tft_ili9341:tft|state~7                                                                                        ; Lost fanout                                         ;
; hellosoc_top:TFT|tft_ili9341:tft|state~8                                                                                        ; Lost fanout                                         ;
; Total Number of Removed Registers = 68                                                                                          ;                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2370  ;
; Number of registers using Synchronous Clear  ; 627   ;
; Number of registers using Synchronous Load   ; 151   ;
; Number of registers using Asynchronous Clear ; 816   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1824  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; rd_addr[0]                                                                                                                          ; 3       ;
; rd_addr[9]                                                                                                                          ; 3       ;
; rd_addr[1]                                                                                                                          ; 3       ;
; rd_addr[11]                                                                                                                         ; 3       ;
; rd_addr[12]                                                                                                                         ; 3       ;
; rd_addr[13]                                                                                                                         ; 3       ;
; rd_addr[14]                                                                                                                         ; 3       ;
; rd_addr[6]                                                                                                                          ; 3       ;
; rd_addr[15]                                                                                                                         ; 3       ;
; rd_addr[8]                                                                                                                          ; 3       ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck                                                                    ; 5       ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                                                                                          ; 2       ;
; cam_wrp:cam_wrp_0|wr_enable                                                                                                         ; 46      ;
; ready                                                                                                                               ; 7       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_lsb_aeb                         ; 2       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_msb_aeb                         ; 2       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                                                                               ; 632     ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0        ; 8       ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle                                                                           ; 5       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0        ; 7       ;
; hellosoc_top:TFT|x_out[1]                                                                                                           ; 14      ;
; hellosoc_top:TFT|y_out[3]                                                                                                           ; 11      ;
; hellosoc_top:TFT|y_out[0]                                                                                                           ; 12      ;
; hellosoc_top:TFT|y_out[2]                                                                                                           ; 13      ;
; hellosoc_top:TFT|y_out[1]                                                                                                           ; 14      ;
; hellosoc_top:TFT|y_out[4]                                                                                                           ; 11      ;
; hellosoc_top:TFT|y_out[5]                                                                                                           ; 13      ;
; hellosoc_top:TFT|x_out[5]                                                                                                           ; 12      ;
; hellosoc_top:TFT|x_out[7]                                                                                                           ; 14      ;
; hellosoc_top:TFT|x_out[6]                                                                                                           ; 16      ;
; hellosoc_top:TFT|y_out[8]                                                                                                           ; 7       ;
; hellosoc_top:TFT|x_out[2]                                                                                                           ; 13      ;
; hellosoc_top:TFT|x_out[3]                                                                                                           ; 12      ;
; hellosoc_top:TFT|x_out[0]                                                                                                           ; 9       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6           ; 4       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9           ; 4       ;
; RESULT_2[3]                                                                                                                         ; 2       ;
; RESULT_2[1]                                                                                                                         ; 5       ;
; RESULT_2[0]                                                                                                                         ; 6       ;
; RESULT_2[2]                                                                                                                         ; 2       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0 ; 8       ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                      ; 6       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6    ; 4       ;
; GO_NEIROSET                                                                                                                         ; 34      ;
; TOP:neiroset|TOPlvl_conv[0]                                                                                                         ; 24      ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; 8       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 49                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                             ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                             ; Type ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; TOP:neiroset|RAM:memory|qp[0..10]                                      ; TOP:neiroset|RAM:memory|mem_rtl_0                                        ; RAM  ;
; TOP:neiroset|database:database|datata[0..10]                           ; TOP:neiroset|database:database|storage_rtl_0                             ; RAM  ;
; TOP:neiroset|RAM:memory|qtp[0..21]                                     ; TOP:neiroset|RAM:memory|mem_t_rtl_0                                      ; RAM  ;
; TOP:neiroset|RAM:memory|qw[0..98]                                      ; TOP:neiroset|RAM:memory|weight_rtl_0                                     ; RAM  ;
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|dout[0..15] ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0 ; ROM  ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|state_cnt[2]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|rd_data_r[8]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|refresh_cnt[3]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|lvl[5]                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|dp[12]                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i[8]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|step[0]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|haddr_r[0]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|marker[0]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|addr[9]                                 ;
; 4:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|dw[81]                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|weight_case[4]                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i1[5]                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_27_0[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_26_0[3]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_25_0[7]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_24_0[8]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_23_0[4]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_22_0[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_21_0[7]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_20_0[6]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_19_0[16]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_18_0[6]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_17_0[3]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_16_0[13]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_15_0[2]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_14_0[11]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_13_0[10]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_12_0[6]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_11_0[6]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_10_0[13]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_9_0[7]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_8_0[11]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_7_0[6]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_6_0[9]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_5_0[6]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_4_0[13]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_3_0[8]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_2_0[13]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_1_0[8]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_0_0[4]                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|res[10]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|state[2]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|command[0]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|TOPlvl_maxp[0]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|marker[2]                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|i[1]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i_d[2]                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|j[8]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cam_proj_top|pre_v2:grayscale|j[1]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]   ;
; 16:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|result:result|read_addressp[5]                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|read_addressp[3]                         ;
; 9:1                ; 11 bits   ; 66 LEs        ; 11 LEs               ; 55 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|buff[3]                                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|i[8]                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|dp[1]                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|result:result|buff[9]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|mem[3]                                                   ;
; 18:1               ; 13 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|read_addressp[5]                           ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|globmaxp_perem_1[8]                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                           ;
; 11:1               ; 9 bits    ; 63 LEs        ; 54 LEs               ; 9 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memstartzap[2]                                           ;
; 12:1               ; 10 bits   ; 80 LEs        ; 70 LEs               ; 10 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memstartp[9]                                             ;
; 29:1               ; 11 bits   ; 209 LEs       ; 209 LEs              ; 0 LEs                  ; Yes        ; |cam_proj_top|pre_v2:grayscale|output_data[9]                                       ;
; 30:1               ; 5 bits    ; 100 LEs       ; 95 LEs               ; 5 LEs                  ; Yes        ; |cam_proj_top|pre_v2:grayscale|i[1]                                                 ;
; 34:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|border:border|prov[0]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|wr_data_r[15]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|num_maxp[2]                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|j[2]                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|matrix[4]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|state                                ;
; 3:1                ; 209 bits  ; 418 LEs       ; 418 LEs              ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|p19[7]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|i                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|step                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|weight_case                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|i1                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|x_sdram                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|res_out_1                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|lvl                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|i                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|dense:dense|dp                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|bank_addr[0]                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|addr[7]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|addr[5]                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|Add3                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|Selector38 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|read_addressp[3]                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|write_addressp[2]                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|dp[1]                                                    ;
; 17:1               ; 11 bits   ; 121 LEs       ; 22 LEs               ; 99 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux20                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|Add3                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|filt                                                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux53                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux64                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux26                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux34                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux68                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux84                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux1                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_im31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe7 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                     ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                 ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_im31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_e2e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_for_sdram_0|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------+
; Parameter Name                ; Value                 ; Type                             ;
+-------------------------------+-----------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                          ;
; PLL_TYPE                      ; AUTO                  ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                          ;
; LOCK_HIGH                     ; 1                     ; Untyped                          ;
; LOCK_LOW                      ; 1                     ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                          ;
; SKIP_VCO                      ; OFF                   ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                          ;
; BANDWIDTH                     ; 0                     ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                          ;
; DOWN_SPREAD                   ; 0                     ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer                   ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                          ;
; DPA_DIVIDER                   ; 0                     ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                          ;
; VCO_MIN                       ; 0                     ; Untyped                          ;
; VCO_MAX                       ; 0                     ; Untyped                          ;
; VCO_CENTER                    ; 0                     ; Untyped                          ;
; PFD_MIN                       ; 0                     ; Untyped                          ;
; PFD_MAX                       ; 0                     ; Untyped                          ;
; M_INITIAL                     ; 0                     ; Untyped                          ;
; M                             ; 0                     ; Untyped                          ;
; N                             ; 1                     ; Untyped                          ;
; M2                            ; 1                     ; Untyped                          ;
; N2                            ; 1                     ; Untyped                          ;
; SS                            ; 1                     ; Untyped                          ;
; C0_HIGH                       ; 0                     ; Untyped                          ;
; C1_HIGH                       ; 0                     ; Untyped                          ;
; C2_HIGH                       ; 0                     ; Untyped                          ;
; C3_HIGH                       ; 0                     ; Untyped                          ;
; C4_HIGH                       ; 0                     ; Untyped                          ;
; C5_HIGH                       ; 0                     ; Untyped                          ;
; C6_HIGH                       ; 0                     ; Untyped                          ;
; C7_HIGH                       ; 0                     ; Untyped                          ;
; C8_HIGH                       ; 0                     ; Untyped                          ;
; C9_HIGH                       ; 0                     ; Untyped                          ;
; C0_LOW                        ; 0                     ; Untyped                          ;
; C1_LOW                        ; 0                     ; Untyped                          ;
; C2_LOW                        ; 0                     ; Untyped                          ;
; C3_LOW                        ; 0                     ; Untyped                          ;
; C4_LOW                        ; 0                     ; Untyped                          ;
; C5_LOW                        ; 0                     ; Untyped                          ;
; C6_LOW                        ; 0                     ; Untyped                          ;
; C7_LOW                        ; 0                     ; Untyped                          ;
; C8_LOW                        ; 0                     ; Untyped                          ;
; C9_LOW                        ; 0                     ; Untyped                          ;
; C0_INITIAL                    ; 0                     ; Untyped                          ;
; C1_INITIAL                    ; 0                     ; Untyped                          ;
; C2_INITIAL                    ; 0                     ; Untyped                          ;
; C3_INITIAL                    ; 0                     ; Untyped                          ;
; C4_INITIAL                    ; 0                     ; Untyped                          ;
; C5_INITIAL                    ; 0                     ; Untyped                          ;
; C6_INITIAL                    ; 0                     ; Untyped                          ;
; C7_INITIAL                    ; 0                     ; Untyped                          ;
; C8_INITIAL                    ; 0                     ; Untyped                          ;
; C9_INITIAL                    ; 0                     ; Untyped                          ;
; C0_MODE                       ; BYPASS                ; Untyped                          ;
; C1_MODE                       ; BYPASS                ; Untyped                          ;
; C2_MODE                       ; BYPASS                ; Untyped                          ;
; C3_MODE                       ; BYPASS                ; Untyped                          ;
; C4_MODE                       ; BYPASS                ; Untyped                          ;
; C5_MODE                       ; BYPASS                ; Untyped                          ;
; C6_MODE                       ; BYPASS                ; Untyped                          ;
; C7_MODE                       ; BYPASS                ; Untyped                          ;
; C8_MODE                       ; BYPASS                ; Untyped                          ;
; C9_MODE                       ; BYPASS                ; Untyped                          ;
; C0_PH                         ; 0                     ; Untyped                          ;
; C1_PH                         ; 0                     ; Untyped                          ;
; C2_PH                         ; 0                     ; Untyped                          ;
; C3_PH                         ; 0                     ; Untyped                          ;
; C4_PH                         ; 0                     ; Untyped                          ;
; C5_PH                         ; 0                     ; Untyped                          ;
; C6_PH                         ; 0                     ; Untyped                          ;
; C7_PH                         ; 0                     ; Untyped                          ;
; C8_PH                         ; 0                     ; Untyped                          ;
; C9_PH                         ; 0                     ; Untyped                          ;
; L0_HIGH                       ; 1                     ; Untyped                          ;
; L1_HIGH                       ; 1                     ; Untyped                          ;
; G0_HIGH                       ; 1                     ; Untyped                          ;
; G1_HIGH                       ; 1                     ; Untyped                          ;
; G2_HIGH                       ; 1                     ; Untyped                          ;
; G3_HIGH                       ; 1                     ; Untyped                          ;
; E0_HIGH                       ; 1                     ; Untyped                          ;
; E1_HIGH                       ; 1                     ; Untyped                          ;
; E2_HIGH                       ; 1                     ; Untyped                          ;
; E3_HIGH                       ; 1                     ; Untyped                          ;
; L0_LOW                        ; 1                     ; Untyped                          ;
; L1_LOW                        ; 1                     ; Untyped                          ;
; G0_LOW                        ; 1                     ; Untyped                          ;
; G1_LOW                        ; 1                     ; Untyped                          ;
; G2_LOW                        ; 1                     ; Untyped                          ;
; G3_LOW                        ; 1                     ; Untyped                          ;
; E0_LOW                        ; 1                     ; Untyped                          ;
; E1_LOW                        ; 1                     ; Untyped                          ;
; E2_LOW                        ; 1                     ; Untyped                          ;
; E3_LOW                        ; 1                     ; Untyped                          ;
; L0_INITIAL                    ; 1                     ; Untyped                          ;
; L1_INITIAL                    ; 1                     ; Untyped                          ;
; G0_INITIAL                    ; 1                     ; Untyped                          ;
; G1_INITIAL                    ; 1                     ; Untyped                          ;
; G2_INITIAL                    ; 1                     ; Untyped                          ;
; G3_INITIAL                    ; 1                     ; Untyped                          ;
; E0_INITIAL                    ; 1                     ; Untyped                          ;
; E1_INITIAL                    ; 1                     ; Untyped                          ;
; E2_INITIAL                    ; 1                     ; Untyped                          ;
; E3_INITIAL                    ; 1                     ; Untyped                          ;
; L0_MODE                       ; BYPASS                ; Untyped                          ;
; L1_MODE                       ; BYPASS                ; Untyped                          ;
; G0_MODE                       ; BYPASS                ; Untyped                          ;
; G1_MODE                       ; BYPASS                ; Untyped                          ;
; G2_MODE                       ; BYPASS                ; Untyped                          ;
; G3_MODE                       ; BYPASS                ; Untyped                          ;
; E0_MODE                       ; BYPASS                ; Untyped                          ;
; E1_MODE                       ; BYPASS                ; Untyped                          ;
; E2_MODE                       ; BYPASS                ; Untyped                          ;
; E3_MODE                       ; BYPASS                ; Untyped                          ;
; L0_PH                         ; 0                     ; Untyped                          ;
; L1_PH                         ; 0                     ; Untyped                          ;
; G0_PH                         ; 0                     ; Untyped                          ;
; G1_PH                         ; 0                     ; Untyped                          ;
; G2_PH                         ; 0                     ; Untyped                          ;
; G3_PH                         ; 0                     ; Untyped                          ;
; E0_PH                         ; 0                     ; Untyped                          ;
; E1_PH                         ; 0                     ; Untyped                          ;
; E2_PH                         ; 0                     ; Untyped                          ;
; E3_PH                         ; 0                     ; Untyped                          ;
; M_PH                          ; 0                     ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; CLK0_COUNTER                  ; G0                    ; Untyped                          ;
; CLK1_COUNTER                  ; G0                    ; Untyped                          ;
; CLK2_COUNTER                  ; G0                    ; Untyped                          ;
; CLK3_COUNTER                  ; G0                    ; Untyped                          ;
; CLK4_COUNTER                  ; G0                    ; Untyped                          ;
; CLK5_COUNTER                  ; G0                    ; Untyped                          ;
; CLK6_COUNTER                  ; E0                    ; Untyped                          ;
; CLK7_COUNTER                  ; E1                    ; Untyped                          ;
; CLK8_COUNTER                  ; E2                    ; Untyped                          ;
; CLK9_COUNTER                  ; E3                    ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                          ;
; M_TIME_DELAY                  ; 0                     ; Untyped                          ;
; N_TIME_DELAY                  ; 0                     ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                          ;
; VCO_POST_SCALE                ; 0                     ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                          ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                   ;
+-------------------------------+-----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_for_disp:pll2|altpll:altpll_component ;
+-------------------------------+--------------------------------+-----------------------+
; Parameter Name                ; Value                          ; Type                  ;
+-------------------------------+--------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped               ;
; PLL_TYPE                      ; AUTO                           ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_for_disp ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped               ;
; SCAN_CHAIN                    ; LONG                           ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped               ;
; LOCK_HIGH                     ; 1                              ; Untyped               ;
; LOCK_LOW                      ; 1                              ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped               ;
; SKIP_VCO                      ; OFF                            ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped               ;
; BANDWIDTH                     ; 0                              ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped               ;
; DOWN_SPREAD                   ; 0                              ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                              ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                              ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 143                            ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK2_DIVIDE_BY                ; 4                              ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 5                              ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 50                             ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped               ;
; DPA_DIVIDER                   ; 0                              ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped               ;
; VCO_MIN                       ; 0                              ; Untyped               ;
; VCO_MAX                       ; 0                              ; Untyped               ;
; VCO_CENTER                    ; 0                              ; Untyped               ;
; PFD_MIN                       ; 0                              ; Untyped               ;
; PFD_MAX                       ; 0                              ; Untyped               ;
; M_INITIAL                     ; 0                              ; Untyped               ;
; M                             ; 0                              ; Untyped               ;
; N                             ; 1                              ; Untyped               ;
; M2                            ; 1                              ; Untyped               ;
; N2                            ; 1                              ; Untyped               ;
; SS                            ; 1                              ; Untyped               ;
; C0_HIGH                       ; 0                              ; Untyped               ;
; C1_HIGH                       ; 0                              ; Untyped               ;
; C2_HIGH                       ; 0                              ; Untyped               ;
; C3_HIGH                       ; 0                              ; Untyped               ;
; C4_HIGH                       ; 0                              ; Untyped               ;
; C5_HIGH                       ; 0                              ; Untyped               ;
; C6_HIGH                       ; 0                              ; Untyped               ;
; C7_HIGH                       ; 0                              ; Untyped               ;
; C8_HIGH                       ; 0                              ; Untyped               ;
; C9_HIGH                       ; 0                              ; Untyped               ;
; C0_LOW                        ; 0                              ; Untyped               ;
; C1_LOW                        ; 0                              ; Untyped               ;
; C2_LOW                        ; 0                              ; Untyped               ;
; C3_LOW                        ; 0                              ; Untyped               ;
; C4_LOW                        ; 0                              ; Untyped               ;
; C5_LOW                        ; 0                              ; Untyped               ;
; C6_LOW                        ; 0                              ; Untyped               ;
; C7_LOW                        ; 0                              ; Untyped               ;
; C8_LOW                        ; 0                              ; Untyped               ;
; C9_LOW                        ; 0                              ; Untyped               ;
; C0_INITIAL                    ; 0                              ; Untyped               ;
; C1_INITIAL                    ; 0                              ; Untyped               ;
; C2_INITIAL                    ; 0                              ; Untyped               ;
; C3_INITIAL                    ; 0                              ; Untyped               ;
; C4_INITIAL                    ; 0                              ; Untyped               ;
; C5_INITIAL                    ; 0                              ; Untyped               ;
; C6_INITIAL                    ; 0                              ; Untyped               ;
; C7_INITIAL                    ; 0                              ; Untyped               ;
; C8_INITIAL                    ; 0                              ; Untyped               ;
; C9_INITIAL                    ; 0                              ; Untyped               ;
; C0_MODE                       ; BYPASS                         ; Untyped               ;
; C1_MODE                       ; BYPASS                         ; Untyped               ;
; C2_MODE                       ; BYPASS                         ; Untyped               ;
; C3_MODE                       ; BYPASS                         ; Untyped               ;
; C4_MODE                       ; BYPASS                         ; Untyped               ;
; C5_MODE                       ; BYPASS                         ; Untyped               ;
; C6_MODE                       ; BYPASS                         ; Untyped               ;
; C7_MODE                       ; BYPASS                         ; Untyped               ;
; C8_MODE                       ; BYPASS                         ; Untyped               ;
; C9_MODE                       ; BYPASS                         ; Untyped               ;
; C0_PH                         ; 0                              ; Untyped               ;
; C1_PH                         ; 0                              ; Untyped               ;
; C2_PH                         ; 0                              ; Untyped               ;
; C3_PH                         ; 0                              ; Untyped               ;
; C4_PH                         ; 0                              ; Untyped               ;
; C5_PH                         ; 0                              ; Untyped               ;
; C6_PH                         ; 0                              ; Untyped               ;
; C7_PH                         ; 0                              ; Untyped               ;
; C8_PH                         ; 0                              ; Untyped               ;
; C9_PH                         ; 0                              ; Untyped               ;
; L0_HIGH                       ; 1                              ; Untyped               ;
; L1_HIGH                       ; 1                              ; Untyped               ;
; G0_HIGH                       ; 1                              ; Untyped               ;
; G1_HIGH                       ; 1                              ; Untyped               ;
; G2_HIGH                       ; 1                              ; Untyped               ;
; G3_HIGH                       ; 1                              ; Untyped               ;
; E0_HIGH                       ; 1                              ; Untyped               ;
; E1_HIGH                       ; 1                              ; Untyped               ;
; E2_HIGH                       ; 1                              ; Untyped               ;
; E3_HIGH                       ; 1                              ; Untyped               ;
; L0_LOW                        ; 1                              ; Untyped               ;
; L1_LOW                        ; 1                              ; Untyped               ;
; G0_LOW                        ; 1                              ; Untyped               ;
; G1_LOW                        ; 1                              ; Untyped               ;
; G2_LOW                        ; 1                              ; Untyped               ;
; G3_LOW                        ; 1                              ; Untyped               ;
; E0_LOW                        ; 1                              ; Untyped               ;
; E1_LOW                        ; 1                              ; Untyped               ;
; E2_LOW                        ; 1                              ; Untyped               ;
; E3_LOW                        ; 1                              ; Untyped               ;
; L0_INITIAL                    ; 1                              ; Untyped               ;
; L1_INITIAL                    ; 1                              ; Untyped               ;
; G0_INITIAL                    ; 1                              ; Untyped               ;
; G1_INITIAL                    ; 1                              ; Untyped               ;
; G2_INITIAL                    ; 1                              ; Untyped               ;
; G3_INITIAL                    ; 1                              ; Untyped               ;
; E0_INITIAL                    ; 1                              ; Untyped               ;
; E1_INITIAL                    ; 1                              ; Untyped               ;
; E2_INITIAL                    ; 1                              ; Untyped               ;
; E3_INITIAL                    ; 1                              ; Untyped               ;
; L0_MODE                       ; BYPASS                         ; Untyped               ;
; L1_MODE                       ; BYPASS                         ; Untyped               ;
; G0_MODE                       ; BYPASS                         ; Untyped               ;
; G1_MODE                       ; BYPASS                         ; Untyped               ;
; G2_MODE                       ; BYPASS                         ; Untyped               ;
; G3_MODE                       ; BYPASS                         ; Untyped               ;
; E0_MODE                       ; BYPASS                         ; Untyped               ;
; E1_MODE                       ; BYPASS                         ; Untyped               ;
; E2_MODE                       ; BYPASS                         ; Untyped               ;
; E3_MODE                       ; BYPASS                         ; Untyped               ;
; L0_PH                         ; 0                              ; Untyped               ;
; L1_PH                         ; 0                              ; Untyped               ;
; G0_PH                         ; 0                              ; Untyped               ;
; G1_PH                         ; 0                              ; Untyped               ;
; G2_PH                         ; 0                              ; Untyped               ;
; G3_PH                         ; 0                              ; Untyped               ;
; E0_PH                         ; 0                              ; Untyped               ;
; E1_PH                         ; 0                              ; Untyped               ;
; E2_PH                         ; 0                              ; Untyped               ;
; E3_PH                         ; 0                              ; Untyped               ;
; M_PH                          ; 0                              ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped               ;
; CLK0_COUNTER                  ; G0                             ; Untyped               ;
; CLK1_COUNTER                  ; G0                             ; Untyped               ;
; CLK2_COUNTER                  ; G0                             ; Untyped               ;
; CLK3_COUNTER                  ; G0                             ; Untyped               ;
; CLK4_COUNTER                  ; G0                             ; Untyped               ;
; CLK5_COUNTER                  ; G0                             ; Untyped               ;
; CLK6_COUNTER                  ; E0                             ; Untyped               ;
; CLK7_COUNTER                  ; E1                             ; Untyped               ;
; CLK8_COUNTER                  ; E2                             ; Untyped               ;
; CLK9_COUNTER                  ; E3                             ; Untyped               ;
; L0_TIME_DELAY                 ; 0                              ; Untyped               ;
; L1_TIME_DELAY                 ; 0                              ; Untyped               ;
; G0_TIME_DELAY                 ; 0                              ; Untyped               ;
; G1_TIME_DELAY                 ; 0                              ; Untyped               ;
; G2_TIME_DELAY                 ; 0                              ; Untyped               ;
; G3_TIME_DELAY                 ; 0                              ; Untyped               ;
; E0_TIME_DELAY                 ; 0                              ; Untyped               ;
; E1_TIME_DELAY                 ; 0                              ; Untyped               ;
; E2_TIME_DELAY                 ; 0                              ; Untyped               ;
; E3_TIME_DELAY                 ; 0                              ; Untyped               ;
; M_TIME_DELAY                  ; 0                              ; Untyped               ;
; N_TIME_DELAY                  ; 0                              ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped               ;
; ENABLE0_COUNTER               ; L0                             ; Untyped               ;
; ENABLE1_COUNTER               ; L0                             ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped               ;
; LOOP_FILTER_C                 ; 5                              ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped               ;
; VCO_POST_SCALE                ; 0                              ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped               ;
; M_TEST_SOURCE                 ; 5                              ; Untyped               ;
; C0_TEST_SOURCE                ; 5                              ; Untyped               ;
; C1_TEST_SOURCE                ; 5                              ; Untyped               ;
; C2_TEST_SOURCE                ; 5                              ; Untyped               ;
; C3_TEST_SOURCE                ; 5                              ; Untyped               ;
; C4_TEST_SOURCE                ; 5                              ; Untyped               ;
; C5_TEST_SOURCE                ; 5                              ; Untyped               ;
; C6_TEST_SOURCE                ; 5                              ; Untyped               ;
; C7_TEST_SOURCE                ; 5                              ; Untyped               ;
; C8_TEST_SOURCE                ; 5                              ; Untyped               ;
; C9_TEST_SOURCE                ; 5                              ; Untyped               ;
; CBXI_PARAMETER                ; pll_for_disp_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped               ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE        ;
+-------------------------------+--------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                        ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                        ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                               ;
; CBXI_PARAMETER          ; dcfifo_p0o1  ; Untyped                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                           ;
+-------------------------+--------------+----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                        ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                 ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                        ;
; CBXI_PARAMETER          ; dcfifo_kul1  ; Untyped                                                        ;
+-------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hellosoc_top:TFT|tft_ili9341:tft ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INPUT_CLK_MHZ  ; 100   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:SDRAM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ROW_WIDTH      ; 13    ; Signed Integer                             ;
; COL_WIDTH      ; 9     ; Signed Integer                             ;
; BANK_WIDTH     ; 2     ; Signed Integer                             ;
; SDRADDR_WIDTH  ; 13    ; Signed Integer                             ;
; HADDR_WIDTH    ; 24    ; Signed Integer                             ;
; CLK_FREQUENCY  ; 133   ; Signed Integer                             ;
; REFRESH_TIME   ; 32    ; Signed Integer                             ;
; REFRESH_COUNT  ; 8192  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset ;
+-------------------------+-------+-------------------------+
; Parameter Name          ; Value ; Type                    ;
+-------------------------+-------+-------------------------+
; num_conv                ; 1     ; Signed Integer          ;
; SIZE_1                  ; 11    ; Signed Integer          ;
; SIZE_2                  ; 22    ; Signed Integer          ;
; SIZE_3                  ; 33    ; Signed Integer          ;
; SIZE_4                  ; 44    ; Signed Integer          ;
; SIZE_5                  ; 55    ; Signed Integer          ;
; SIZE_6                  ; 66    ; Signed Integer          ;
; SIZE_7                  ; 77    ; Signed Integer          ;
; SIZE_8                  ; 88    ; Signed Integer          ;
; SIZE_9                  ; 99    ; Signed Integer          ;
; SIZE_address_pix        ; 13    ; Signed Integer          ;
; SIZE_address_pix_t      ; 12    ; Signed Integer          ;
; SIZE_address_wei        ; 9     ; Signed Integer          ;
; picture_size            ; 28    ; Signed Integer          ;
; picture_storage_limit   ; 0     ; Signed Integer          ;
; razmpar                 ; 14    ; Signed Integer          ;
; razmpar2                ; 7     ; Signed Integer          ;
; picture_storage_limit_2 ; 3136  ; Signed Integer          ;
; convolution_size        ; 9     ; Signed Integer          ;
+-------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|database:database ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; SIZE           ; 11    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|conv_TOP:conv ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; num_conv           ; 1     ; Signed Integer                             ;
; SIZE_1             ; 11    ; Signed Integer                             ;
; SIZE_2             ; 22    ; Signed Integer                             ;
; SIZE_3             ; 33    ; Signed Integer                             ;
; SIZE_4             ; 44    ; Signed Integer                             ;
; SIZE_5             ; 55    ; Signed Integer                             ;
; SIZE_6             ; 66    ; Signed Integer                             ;
; SIZE_7             ; 77    ; Signed Integer                             ;
; SIZE_8             ; 88    ; Signed Integer                             ;
; SIZE_9             ; 99    ; Signed Integer                             ;
; SIZE_address_pix   ; 13    ; Signed Integer                             ;
; SIZE_address_pix_t ; 12    ; Signed Integer                             ;
; SIZE_address_wei   ; 9     ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block ;
+------------------+-------+-------------------------------------------------+
; Parameter Name   ; Value ; Type                                            ;
+------------------+-------+-------------------------------------------------+
; num_conv         ; 1     ; Signed Integer                                  ;
; picture_size     ; 28    ; Signed Integer                                  ;
; convolution_size ; 9     ; Signed Integer                                  ;
; SIZE_1           ; 11    ; Signed Integer                                  ;
; SIZE_2           ; 22    ; Signed Integer                                  ;
; SIZE_3           ; 33    ; Signed Integer                                  ;
; SIZE_4           ; 44    ; Signed Integer                                  ;
; SIZE_5           ; 55    ; Signed Integer                                  ;
; SIZE_6           ; 66    ; Signed Integer                                  ;
; SIZE_7           ; 77    ; Signed Integer                                  ;
; SIZE_8           ; 88    ; Signed Integer                                  ;
; SIZE_9           ; 99    ; Signed Integer                                  ;
; SIZE_address_pix ; 13    ; Signed Integer                                  ;
; SIZE_address_wei ; 9     ; Signed Integer                                  ;
+------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block|addressRAM:inst_1 ;
+-----------------------+-------+--------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                         ;
+-----------------------+-------+--------------------------------------------------------------+
; picture_size          ; 28    ; Signed Integer                                               ;
; convolution_size      ; 9     ; Signed Integer                                               ;
; picture_storage_limit ; 784   ; Signed Integer                                               ;
; convweight            ; 1828  ; Signed Integer                                               ;
; conv1                 ; 820   ; Signed Integer                                               ;
; conv2                 ; 964   ; Signed Integer                                               ;
; conv3                 ; 1252  ; Signed Integer                                               ;
; conv4                 ; 1828  ; Signed Integer                                               ;
; conv5                 ; 2980  ; Signed Integer                                               ;
; conv6                 ; 5284  ; Signed Integer                                               ;
; dense                 ; 5460  ; Signed Integer                                               ;
+-----------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|RAM:memory ;
+--------------------+-------+-----------------------------------------+
; Parameter Name     ; Value ; Type                                    ;
+--------------------+-------+-----------------------------------------+
; picture_size       ; 28    ; Signed Integer                          ;
; SIZE_1             ; 11    ; Signed Integer                          ;
; SIZE_2             ; 22    ; Signed Integer                          ;
; SIZE_4             ; 44    ; Signed Integer                          ;
; SIZE_9             ; 99    ; Signed Integer                          ;
; SIZE_address_pix   ; 13    ; Signed Integer                          ;
; SIZE_address_pix_t ; 12    ; Signed Integer                          ;
; SIZE_address_wei   ; 9     ; Signed Integer                          ;
+--------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|maxp:maxpooling ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; SIZE_1           ; 11    ; Signed Integer                                 ;
; SIZE_2           ; 22    ; Signed Integer                                 ;
; SIZE_3           ; 33    ; Signed Integer                                 ;
; SIZE_4           ; 44    ; Signed Integer                                 ;
; SIZE_address_pix ; 13    ; Signed Integer                                 ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|dense:dense ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; num_conv         ; 1     ; Signed Integer                             ;
; SIZE_1           ; 11    ; Signed Integer                             ;
; SIZE_2           ; 22    ; Signed Integer                             ;
; SIZE_3           ; 33    ; Signed Integer                             ;
; SIZE_4           ; 44    ; Signed Integer                             ;
; SIZE_5           ; 55    ; Signed Integer                             ;
; SIZE_6           ; 66    ; Signed Integer                             ;
; SIZE_7           ; 77    ; Signed Integer                             ;
; SIZE_8           ; 88    ; Signed Integer                             ;
; SIZE_9           ; 99    ; Signed Integer                             ;
; SIZE_address_pix ; 13    ; Signed Integer                             ;
; SIZE_address_wei ; 9     ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|result:result ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; SIZE_1           ; 11    ; Signed Integer                               ;
; SIZE_2           ; 22    ; Signed Integer                               ;
; SIZE_3           ; 33    ; Signed Integer                               ;
; SIZE_4           ; 44    ; Signed Integer                               ;
; SIZE_address_pix ; 13    ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|conv:conv1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE           ; 11    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                            ;
; SCCB_FREQ      ; 100000   ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 11                   ; Untyped                           ;
; WIDTHAD_A                          ; 13                   ; Untyped                           ;
; NUMWORDS_A                         ; 7056                 ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 11                   ; Untyped                           ;
; WIDTHAD_B                          ; 13                   ; Untyped                           ;
; NUMWORDS_B                         ; 7056                 ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_m2e1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|database:database|altsyncram:storage_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------+
; Parameter Name                     ; Value                                      ; Type                   ;
+------------------------------------+--------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                ;
; WIDTH_A                            ; 11                                         ; Untyped                ;
; WIDTHAD_A                          ; 13                                         ; Untyped                ;
; NUMWORDS_A                         ; 5460                                       ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                ;
; WIDTH_B                            ; 11                                         ; Untyped                ;
; WIDTHAD_B                          ; 13                                         ; Untyped                ;
; NUMWORDS_B                         ; 5460                                       ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                ;
; BYTE_SIZE                          ; 8                                          ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                ;
; INIT_FILE                          ; db/cam_proj.ram0_database_efb74bce.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_70j1                            ; Untyped                ;
+------------------------------------+--------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 22                   ; Untyped                             ;
; WIDTHAD_A                          ; 12                   ; Untyped                             ;
; NUMWORDS_A                         ; 3136                 ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 22                   ; Untyped                             ;
; WIDTHAD_B                          ; 12                   ; Untyped                             ;
; NUMWORDS_B                         ; 3136                 ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_e2e1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 99                   ; Untyped                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                              ;
; NUMWORDS_A                         ; 257                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 99                   ; Untyped                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                              ;
; NUMWORDS_B                         ; 257                  ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_otd1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                           ;
+------------------------------------+--------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                        ;
; WIDTH_A                            ; 16                             ; Untyped                                                        ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                        ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                        ;
; WIDTH_B                            ; 1                              ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                        ;
; INIT_FILE                          ; cam_proj.cam_proj_top0.rtl.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_e801                ; Untyped                                                        ;
+------------------------------------+--------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult7        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_u9t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                    ;
; LPM_WIDTHP                                     ; 15           ; Untyped                    ;
; LPM_WIDTHR                                     ; 15           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 2            ; Untyped                    ;
; LPM_WIDTHB                                     ; 12           ; Untyped                    ;
; LPM_WIDTHP                                     ; 14           ; Untyped                    ;
; LPM_WIDTHR                                     ; 14           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 7            ; Untyped             ;
; LPM_WIDTHR                                     ; 7            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult4        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult6        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult5        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 10           ; Untyped                    ;
; LPM_WIDTHB                                     ; 2            ; Untyped                    ;
; LPM_WIDTHP                                     ; 12           ; Untyped                    ;
; LPM_WIDTHR                                     ; 12           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 6            ; Untyped                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                      ;
; LPM_WIDTHP                                     ; 16           ; Untyped                      ;
; LPM_WIDTHR                                     ; 16           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_ibt     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|conv:conv1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 4            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 4            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|border:border|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 5            ; Untyped                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                    ;
; LPM_WIDTHP                                     ; 10           ; Untyped                    ;
; LPM_WIDTHR                                     ; 10           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                      ;
; LPM_WIDTHB                                     ; 4            ; Untyped                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_ebt     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|lpm_mult:Mult3        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 2                                           ;
; Entity Instance               ; pll:pll_for_sdram_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; pll_for_disp:pll2|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 4096                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component        ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 4096                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                   ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 11                                                                                  ;
;     -- NUMWORDS_A                         ; 7056                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 11                                                                                  ;
;     -- NUMWORDS_B                         ; 7056                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; TOP:neiroset|database:database|altsyncram:storage_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 11                                                                                  ;
;     -- NUMWORDS_A                         ; 5460                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 11                                                                                  ;
;     -- NUMWORDS_B                         ; 5460                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 22                                                                                  ;
;     -- NUMWORDS_A                         ; 3136                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 22                                                                                  ;
;     -- NUMWORDS_B                         ; 3136                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 99                                                                                  ;
;     -- NUMWORDS_A                         ; 257                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 99                                                                                  ;
;     -- NUMWORDS_B                         ; 257                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 32                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult7                 ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 15                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 12                                          ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 7                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult8      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult4                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 8                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult2                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 12                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult6                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 12                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult5                 ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 15                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 10                                          ;
;     -- LPM_WIDTHB                     ; 2                                           ;
;     -- LPM_WIDTHP                     ; 12                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 9                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 16                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult7      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult6      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult5      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult4      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult3      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult2      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|conv:conv1|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 9                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 9                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult5   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult6   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult7   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult8   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|border:border|lpm_mult:Mult9   ;
;     -- LPM_WIDTHA                     ; 5                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 10                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                          ;
;     -- LPM_WIDTHB                     ; 4                                           ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; TOP:neiroset|lpm_mult:Mult3                 ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 12                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "camera_configure:camera_configure_0" ;
+------+--------+----------+--------------------------------------+
; Port ; Type   ; Severity ; Details                              ;
+------+--------+----------+--------------------------------------+
; done ; Output ; Info     ; Explicitly unconnected               ;
+------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:neiroset"                                                                                                                                                                                    ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dp_database        ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_p_database ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pre_v2:grayscale"                                                                                                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; output_data ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (13 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRAM"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; addr ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "addr[12..12]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "hellosoc_top:TFT|fifo_big:fifo_tft" ;
+---------+--------+----------+----------------------------------+
; Port    ; Type   ; Severity ; Details                          ;
+---------+--------+----------+----------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected           ;
; wrfull  ; Output ; Info     ; Explicitly unconnected           ;
; wrusedw ; Output ; Info     ; Explicitly unconnected           ;
+---------+--------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo"                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; rdusedw ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[11..10]" have no fanouts ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_for_disp:pll2"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_for_sdram_0"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Dec 12 01:56:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/fifo_1024x16.v
    Info (12023): Found entity 1: fifo_1024x16
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341_spi.sv
    Info (12023): Found entity 1: tft_ili9341_spi
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341.sv
    Info (12023): Found entity 1: tft_ili9341
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/hellosoc_top.sv
    Info (12023): Found entity 1: hellosoc_top
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/sccb_interface.v
    Info (12023): Found entity 1: SCCB_interface
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config_rom.v
    Info (12023): Found entity 1: OV7670_config_rom
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config.v
    Info (12023): Found entity 1: OV7670_config
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_read.v
    Info (12023): Found entity 1: camera_read
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_configure.v
    Info (12023): Found entity 1: camera_configure
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_wrp.v
    Info (12023): Found entity 1: cam_wrp
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/top/cam_proj_top.v
    Info (12023): Found entity 1: cam_proj_top
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/gray_28x28/grayscale.v
    Info (12023): Found entity 1: pre_v2
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/top.v
    Info (12023): Found entity 1: TOP
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/result.v
    Info (12023): Found entity 1: result
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/ramtomem.v
    Info (12023): Found entity 1: memorywork
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/maxpooling.v
    Info (12023): Found entity 1: maxp
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/dense.v
    Info (12023): Found entity 1: dense
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/database.v
    Info (12023): Found entity 1: database
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/conv_top.v
    Info (12023): Found entity 1: conv_TOP
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/conv.v
    Info (12023): Found entity 1: conv
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/border.v
    Info (12023): Found entity 1: border
Info (12021): Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/addressram.v
    Info (12023): Found entity 1: addressRAM
Info (12127): Elaborating entity "cam_proj_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at cam_proj_top.v(153): truncated value with size 32 to match size of target (24)
Warning (12125): Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_for_sdram_0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_for_sdram_0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_for_sdram_0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_for_sdram_0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated"
Warning (12125): Using design file pll_for_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll_for_disp
Info (12128): Elaborating entity "pll_for_disp" for hierarchy "pll_for_disp:pll2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_for_disp:pll2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_for_disp:pll2|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_for_disp:pll2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "143"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "4"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_for_disp"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_for_disp_altpll.v
    Info (12023): Found entity 1: pll_for_disp_altpll
Info (12128): Elaborating entity "pll_for_disp_altpll" for hierarchy "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated"
Info (12128): Elaborating entity "cam_wrp" for hierarchy "cam_wrp:cam_wrp_0"
Warning (10036): Verilog HDL or VHDL warning at cam_wrp.v(54): object "wr_enable_fifo" assigned a value but never read
Info (12128): Elaborating entity "fifo_1024x16" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p0o1.tdf
    Info (12023): Found entity 1: dcfifo_p0o1
Info (12128): Elaborating entity "dcfifo_p0o1" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf
    Info (12023): Found entity 1: altsyncram_im31
Info (12128): Elaborating entity "altsyncram_im31" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_im31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_3e8:rs_dgwp|dffpipe_ue9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4e8
Info (12128): Elaborating entity "alt_synch_pipe_4e8" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe7"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "hellosoc_top" for hierarchy "hellosoc_top:TFT"
Warning (12125): Using design file fifo_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fifo_big
Info (12128): Elaborating entity "fifo_big" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft"
Info (12128): Elaborating entity "dcfifo" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kul1.tdf
    Info (12023): Found entity 1: dcfifo_kul1
Info (12128): Elaborating entity "dcfifo_kul1" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe15"
Info (12128): Elaborating entity "tft_ili9341" for hierarchy "hellosoc_top:TFT|tft_ili9341:tft"
Info (10264): Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot
Warning (10030): Net "INIT_SEQ.data_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "INIT_SEQ.waddr_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "INIT_SEQ.we_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "tft_ili9341_spi" for hierarchy "hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:SDRAM"
Info (12128): Elaborating entity "pre_v2" for hierarchy "pre_v2:grayscale"
Warning (10230): Verilog HDL assignment warning at grayscale.v(109): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(110): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(111): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(112): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(113): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(114): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(115): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(116): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(117): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(118): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(119): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(120): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(121): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(122): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(123): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(124): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(125): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(126): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(127): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(128): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(129): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(130): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(131): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(132): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(133): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(134): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(135): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(136): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(167): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at grayscale.v(172): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(176): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(180): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(184): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(188): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(192): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(196): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(200): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(204): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(208): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(212): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(216): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(220): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(224): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(228): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(232): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(236): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(240): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(244): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(248): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(252): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(256): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(260): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(264): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(268): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(272): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(276): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(280): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(375): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(376): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(377): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(378): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(379): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(380): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(381): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(382): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(383): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(384): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(385): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(386): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(387): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(388): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(389): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(390): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(391): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(392): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(393): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(394): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(395): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(396): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(397): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(398): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(399): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(400): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(401): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(402): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(409): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(410): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(411): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(412): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(413): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(414): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(415): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(416): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(417): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(418): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(419): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(420): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(421): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(422): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(423): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(424): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(425): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(426): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(427): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(428): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(429): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(430): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(431): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(432): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(433): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(434): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(435): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(436): truncated value with size 30 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at grayscale.v(446): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(447): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(448): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(449): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(450): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(451): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(452): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(453): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(454): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(455): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(456): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(457): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(458): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(459): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(460): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(461): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(462): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(463): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(464): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(465): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(466): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(467): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(468): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(469): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(470): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(471): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(472): truncated value with size 17 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at grayscale.v(473): truncated value with size 17 to match size of target (11)
Info (12128): Elaborating entity "TOP" for hierarchy "TOP:neiroset"
Warning (10230): Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "database" for hierarchy "TOP:neiroset|database:database"
Info (12128): Elaborating entity "conv_TOP" for hierarchy "TOP:neiroset|conv_TOP:conv"
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "memorywork" for hierarchy "TOP:neiroset|memorywork:block"
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "addressRAM" for hierarchy "TOP:neiroset|memorywork:block|addressRAM:inst_1"
Warning (10230): Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13)
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "firstaddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "lastaddr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "lastaddr[0]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[1]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[2]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[3]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[4]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[5]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[6]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[7]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[8]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[9]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[10]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[11]" at addressRAM.v(21)
Info (10041): Inferred latch for "lastaddr[12]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[0]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[1]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[2]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[3]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[4]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[5]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[6]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[7]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[8]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[9]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[10]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[11]" at addressRAM.v(21)
Info (10041): Inferred latch for "firstaddr[12]" at addressRAM.v(21)
Info (12128): Elaborating entity "RAM" for hierarchy "TOP:neiroset|RAM:memory"
Info (12128): Elaborating entity "border" for hierarchy "TOP:neiroset|border:border"
Info (12128): Elaborating entity "maxp" for hierarchy "TOP:neiroset|maxp:maxpooling"
Warning (10230): Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "dense" for hierarchy "TOP:neiroset|dense:dense"
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "result" for hierarchy "TOP:neiroset|result:result"
Warning (10230): Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "conv" for hierarchy "TOP:neiroset|conv:conv1"
Info (12128): Elaborating entity "camera_configure" for hierarchy "camera_configure:camera_configure_0"
Info (12128): Elaborating entity "OV7670_config_rom" for hierarchy "camera_configure:camera_configure_0|OV7670_config_rom:rom1"
Info (12128): Elaborating entity "OV7670_config" for hierarchy "camera_configure:camera_configure_0|OV7670_config:config_1"
Info (12128): Elaborating entity "SCCB_interface" for hierarchy "camera_configure:camera_configure_0|SCCB_interface:SCCB1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND
Warning (276027): Inferred dual-clock RAM node "TOP:neiroset|RAM:memory|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TOP:neiroset|database:database|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TOP:neiroset|RAM:memory|mem_t_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TOP:neiroset|RAM:memory|weight_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "hellosoc_top:TFT|tft_ili9341:tft|INIT_SEQ" is uninferred due to inappropriate RAM size
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 7056
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 7056
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|database:database|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5460
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 5460
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cam_proj.ram0_database_efb74bce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|mem_t_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3136
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 3136
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|weight_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 99
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 257
        Info (286033): Parameter WIDTH_B set to 99
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 257
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to cam_proj.cam_proj_top0.rtl.mif
Info (278001): Inferred 32 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv_TOP:conv|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv_TOP:conv|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv_TOP:conv|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|maxp:maxpooling|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|conv:conv1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|border:border|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|maxp:maxpooling|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP:neiroset|Mult3"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "7056"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "7056"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2e1.tdf
    Info (12023): Found entity 1: altsyncram_m2e1
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|database:database|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|database:database|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5460"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "5460"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cam_proj.ram0_database_efb74bce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70j1.tdf
    Info (12023): Found entity 1: altsyncram_70j1
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3136"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "3136"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2e1.tdf
    Info (12023): Found entity 1: altsyncram_e2e1
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "99"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "257"
    Info (12134): Parameter "WIDTH_B" = "99"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "257"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf
    Info (12023): Found entity 1: altsyncram_otd1
Info (12130): Elaborated megafunction instantiation "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "cam_proj.cam_proj_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e801.tdf
    Info (12023): Found entity 1: altsyncram_e801
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult7"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf
    Info (12023): Found entity 1: mult_u9t
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf
    Info (12023): Found entity 1: mult_gbt
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf
    Info (12023): Found entity 1: add_sub_2dh
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf
    Info (12023): Found entity 1: add_sub_kbh
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|conv:conv1|lpm_mult:Mult8"
Info (12133): Instantiated megafunction "TOP:neiroset|conv:conv1|lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf
    Info (12023): Found entity 1: add_sub_nbh
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf
    Info (12023): Found entity 1: add_sub_0dh
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf
    Info (12023): Found entity 1: add_sub_mbh
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP:neiroset|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf
    Info (12023): Found entity 1: mult_ibt
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult7"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult8"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|border:border|lpm_mult:Mult9"
Info (12133): Instantiated megafunction "TOP:neiroset|border:border|lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ebt.tdf
    Info (12023): Found entity 1: mult_ebt
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "TOP:neiroset|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[11]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[10]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[6]"
        Warning (14320): Synthesized away node "TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|decoder_node[1][11]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[10]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[11]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[10]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[9]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[8]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[9]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[7]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 53 buffer(s)
    Info (13016): Ignored 2 CARRY_SUM buffer(s)
    Info (13019): Ignored 51 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[7]" merged with LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]"
    Info (13026): Duplicate LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[8]" merged with LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]"
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[1]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[1]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[1]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[3]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[3]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[3]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[3]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[0]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[1]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[3]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[2]~synth
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|step_out[0]~synth
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cs_n" is stuck at GND
    Warning (13410): Pin "Cke" is stuck at VCC
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TOP:neiroset|border:border|Add11~10"
    Info (17048): Logic cell "TOP:neiroset|border:border|Add11~12"
    Info (17048): Logic cell "TOP:neiroset|border:border|Add20~10"
    Info (17048): Logic cell "TOP:neiroset|border:border|Add20~16"
Info (144001): Generated suppressed messages file E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (15899): PLL "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start_gray_kn"
    Warning (15610): No output dependent on input pin "VSYNC_cam"
    Warning (15610): No output dependent on input pin "tft_sdo"
Info (21057): Implemented 6615 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6310 logic cells
    Info (21064): Implemented 191 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 25 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 362 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Sun Dec 12 01:57:01 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.map.smsg.


