// Seed: 3690721368
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3,
    input uwire id_4,
    output tri0 id_5,
    output wand id_6,
    input tri id_7,
    output wire id_8,
    input wand id_9
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_16 = 32'd54,
    parameter id_20 = 32'd82
) (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output wire id_7,
    output logic id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output logic id_12,
    input wor id_13,
    input uwire id_14,
    output tri id_15,
    input tri0 _id_16,
    input wire id_17
    , id_22,
    input tri1 id_18,
    output uwire id_19,
    input supply1 _id_20
);
  always @("") id_8 <= id_5;
  wire [(  id_16  ) : id_20] id_23;
  assign id_8 = id_1 !=? -1;
  supply0 id_24 = id_9++, id_25;
  wire id_26;
  wire [1  <  1 'd0 : -1] id_27;
  wire \id_28 ;
  assign id_24 = -1 ? 1 == id_22.id_2 : -1;
  wire  id_29;
  logic id_30;
  wire  id_31;
  ;
  always @(negedge -1) id_12 <= id_17;
  module_0 modCall_1 (
      id_18,
      id_5,
      id_3,
      id_22,
      id_13,
      id_6,
      id_9,
      id_17,
      id_19,
      id_22
  );
  assign modCall_1.id_9 = 0;
  assign id_27 = id_0;
  integer id_32;
  ;
  always @(id_20 or posedge \id_28 ) id_8 = -1;
  wire id_33;
endmodule
