Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/project_uas2/pwm_motor_tb_isim_beh.exe -prj D:/project_uas2/pwm_motor_tb_beh.prj work.pwm_motor_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/project_uas2/reg.vhd" into library work
Parsing VHDL file "D:/project_uas2/counter_clk.vhd" into library work
Parsing VHDL file "D:/project_uas2/comparator.vhd" into library work
Parsing VHDL file "D:/project_uas2/pwm_motor_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl_counter of entity counter_clk [counter_clk_default]
Compiling architecture rtl_comparator of entity comparator [comparator_default]
Compiling architecture rtl_reg of entity reg [reg_default]
Compiling architecture behavior of entity pwm_motor_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable D:/project_uas2/pwm_motor_tb_isim_beh.exe
Fuse Memory Usage: 37452 KB
Fuse CPU Usage: 655 ms
