

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Sat Jan 29 01:57:35 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       59| 0.590 us | 0.590 us |   59|   59|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |       58|       58|        58|          -|          -|     1|    no    |
        | + LOOP_INPUT_ROW            |       55|       55|         2|          1|          1|    55|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%psum = alloca i32"   --->   Operation 6 'alloca' 'psum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%psum_1 = alloca i32"   --->   Operation 7 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%psum_2 = alloca i32"   --->   Operation 8 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%psum_3 = alloca i32"   --->   Operation 9 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%psum_4 = alloca i32"   --->   Operation 10 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%psum_5 = alloca i32"   --->   Operation 11 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%psum_6 = alloca i32"   --->   Operation 12 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%psum_7 = alloca i32"   --->   Operation 13 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%psum_8 = alloca i32"   --->   Operation 14 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%psum_9 = alloca i32"   --->   Operation 15 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%psum_10 = alloca i32"   --->   Operation 16 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%psum_11 = alloca i32"   --->   Operation 17 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%psum_12 = alloca i32"   --->   Operation 18 'alloca' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%psum_13 = alloca i32"   --->   Operation 19 'alloca' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%psum_14 = alloca i32"   --->   Operation 20 'alloca' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%psum_15 = alloca i32"   --->   Operation 21 'alloca' 'psum_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%psum_16 = alloca i32"   --->   Operation 22 'alloca' 'psum_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%psum_17 = alloca i32"   --->   Operation 23 'alloca' 'psum_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%psum_18 = alloca i32"   --->   Operation 24 'alloca' 'psum_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%psum_19 = alloca i32"   --->   Operation 25 'alloca' 'psum_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%psum_20 = alloca i32"   --->   Operation 26 'alloca' 'psum_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%psum_21 = alloca i32"   --->   Operation 27 'alloca' 'psum_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%psum_22 = alloca i32"   --->   Operation 28 'alloca' 'psum_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%psum_23 = alloca i32"   --->   Operation 29 'alloca' 'psum_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%psum_24 = alloca i32"   --->   Operation 30 'alloca' 'psum_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%psum_25 = alloca i32"   --->   Operation 31 'alloca' 'psum_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%psum_26 = alloca i32"   --->   Operation 32 'alloca' 'psum_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%psum_27 = alloca i32"   --->   Operation 33 'alloca' 'psum_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%psum_28 = alloca i32"   --->   Operation 34 'alloca' 'psum_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%psum_29 = alloca i32"   --->   Operation 35 'alloca' 'psum_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%psum_30 = alloca i32"   --->   Operation 36 'alloca' 'psum_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%psum_31 = alloca i32"   --->   Operation 37 'alloca' 'psum_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%psum_32 = alloca i32"   --->   Operation 38 'alloca' 'psum_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%psum_33 = alloca i32"   --->   Operation 39 'alloca' 'psum_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%psum_34 = alloca i32"   --->   Operation 40 'alloca' 'psum_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%psum_35 = alloca i32"   --->   Operation 41 'alloca' 'psum_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%psum_36 = alloca i32"   --->   Operation 42 'alloca' 'psum_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%psum_37 = alloca i32"   --->   Operation 43 'alloca' 'psum_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%psum_38 = alloca i32"   --->   Operation 44 'alloca' 'psum_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%psum_39 = alloca i32"   --->   Operation 45 'alloca' 'psum_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%psum_40 = alloca i32"   --->   Operation 46 'alloca' 'psum_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%psum_41 = alloca i32"   --->   Operation 47 'alloca' 'psum_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%psum_42 = alloca i32"   --->   Operation 48 'alloca' 'psum_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%psum_43 = alloca i32"   --->   Operation 49 'alloca' 'psum_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%psum_44 = alloca i32"   --->   Operation 50 'alloca' 'psum_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%psum_45 = alloca i32"   --->   Operation 51 'alloca' 'psum_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%psum_46 = alloca i32"   --->   Operation 52 'alloca' 'psum_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%psum_47 = alloca i32"   --->   Operation 53 'alloca' 'psum_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%psum_48 = alloca i32"   --->   Operation 54 'alloca' 'psum_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%psum_49 = alloca i32"   --->   Operation 55 'alloca' 'psum_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%psum_50 = alloca i32"   --->   Operation 56 'alloca' 'psum_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%psum_51 = alloca i32"   --->   Operation 57 'alloca' 'psum_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%psum_52 = alloca i32"   --->   Operation 58 'alloca' 'psum_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%psum_53 = alloca i32"   --->   Operation 59 'alloca' 'psum_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%psum_54 = alloca i32"   --->   Operation 60 'alloca' 'psum_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%psum_55 = alloca i32"   --->   Operation 61 'alloca' 'psum_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%psum_56 = alloca i32"   --->   Operation 62 'alloca' 'psum_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%psum_57 = alloca i32"   --->   Operation 63 'alloca' 'psum_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%psum_58 = alloca i32"   --->   Operation 64 'alloca' 'psum_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%psum_59 = alloca i32"   --->   Operation 65 'alloca' 'psum_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%psum_60 = alloca i32"   --->   Operation 66 'alloca' 'psum_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%psum_61 = alloca i32"   --->   Operation 67 'alloca' 'psum_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%psum_62 = alloca i32"   --->   Operation 68 'alloca' 'psum_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%psum_63 = alloca i32"   --->   Operation 69 'alloca' 'psum_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%psum_64 = alloca i32"   --->   Operation 70 'alloca' 'psum_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%psum_65 = alloca i32"   --->   Operation 71 'alloca' 'psum_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%psum_66 = alloca i32"   --->   Operation 72 'alloca' 'psum_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%psum_67 = alloca i32"   --->   Operation 73 'alloca' 'psum_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%psum_68 = alloca i32"   --->   Operation 74 'alloca' 'psum_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%psum_69 = alloca i32"   --->   Operation 75 'alloca' 'psum_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%psum_70 = alloca i32"   --->   Operation 76 'alloca' 'psum_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%psum_71 = alloca i32"   --->   Operation 77 'alloca' 'psum_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%psum_72 = alloca i32"   --->   Operation 78 'alloca' 'psum_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%psum_73 = alloca i32"   --->   Operation 79 'alloca' 'psum_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%psum_74 = alloca i32"   --->   Operation 80 'alloca' 'psum_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%psum_75 = alloca i32"   --->   Operation 81 'alloca' 'psum_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%psum_76 = alloca i32"   --->   Operation 82 'alloca' 'psum_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%psum_77 = alloca i32"   --->   Operation 83 'alloca' 'psum_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%psum_78 = alloca i32"   --->   Operation 84 'alloca' 'psum_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%psum_79 = alloca i32"   --->   Operation 85 'alloca' 'psum_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%psum_80 = alloca i32"   --->   Operation 86 'alloca' 'psum_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%psum_81 = alloca i32"   --->   Operation 87 'alloca' 'psum_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%psum_82 = alloca i32"   --->   Operation 88 'alloca' 'psum_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%psum_83 = alloca i32"   --->   Operation 89 'alloca' 'psum_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%psum_84 = alloca i32"   --->   Operation 90 'alloca' 'psum_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%psum_85 = alloca i32"   --->   Operation 91 'alloca' 'psum_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%psum_86 = alloca i32"   --->   Operation 92 'alloca' 'psum_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%psum_87 = alloca i32"   --->   Operation 93 'alloca' 'psum_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%psum_88 = alloca i32"   --->   Operation 94 'alloca' 'psum_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%psum_89 = alloca i32"   --->   Operation 95 'alloca' 'psum_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%psum_90 = alloca i32"   --->   Operation 96 'alloca' 'psum_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%psum_91 = alloca i32"   --->   Operation 97 'alloca' 'psum_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%psum_92 = alloca i32"   --->   Operation 98 'alloca' 'psum_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%psum_93 = alloca i32"   --->   Operation 99 'alloca' 'psum_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%psum_94 = alloca i32"   --->   Operation 100 'alloca' 'psum_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%psum_95 = alloca i32"   --->   Operation 101 'alloca' 'psum_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%psum_96 = alloca i32"   --->   Operation 102 'alloca' 'psum_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%psum_97 = alloca i32"   --->   Operation 103 'alloca' 'psum_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%psum_98 = alloca i32"   --->   Operation 104 'alloca' 'psum_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%psum_99 = alloca i32"   --->   Operation 105 'alloca' 'psum_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%psum_100 = alloca i32"   --->   Operation 106 'alloca' 'psum_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%psum_101 = alloca i32"   --->   Operation 107 'alloca' 'psum_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%psum_102 = alloca i32"   --->   Operation 108 'alloca' 'psum_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%psum_103 = alloca i32"   --->   Operation 109 'alloca' 'psum_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%psum_104 = alloca i32"   --->   Operation 110 'alloca' 'psum_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%psum_105 = alloca i32"   --->   Operation 111 'alloca' 'psum_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%psum_106 = alloca i32"   --->   Operation 112 'alloca' 'psum_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%psum_107 = alloca i32"   --->   Operation 113 'alloca' 'psum_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%psum_108 = alloca i32"   --->   Operation 114 'alloca' 'psum_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%psum_109 = alloca i32"   --->   Operation 115 'alloca' 'psum_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%psum_110 = alloca i32"   --->   Operation 116 'alloca' 'psum_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%psum_111 = alloca i32"   --->   Operation 117 'alloca' 'psum_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%psum_112 = alloca i32"   --->   Operation 118 'alloca' 'psum_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%psum_113 = alloca i32"   --->   Operation 119 'alloca' 'psum_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%psum_114 = alloca i32"   --->   Operation 120 'alloca' 'psum_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%psum_115 = alloca i32"   --->   Operation 121 'alloca' 'psum_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%psum_116 = alloca i32"   --->   Operation 122 'alloca' 'psum_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%psum_117 = alloca i32"   --->   Operation 123 'alloca' 'psum_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%psum_118 = alloca i32"   --->   Operation 124 'alloca' 'psum_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%psum_119 = alloca i32"   --->   Operation 125 'alloca' 'psum_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%psum_120 = alloca i32"   --->   Operation 126 'alloca' 'psum_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%psum_121 = alloca i32"   --->   Operation 127 'alloca' 'psum_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%psum_122 = alloca i32"   --->   Operation 128 'alloca' 'psum_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%psum_123 = alloca i32"   --->   Operation 129 'alloca' 'psum_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%psum_124 = alloca i32"   --->   Operation 130 'alloca' 'psum_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%psum_125 = alloca i32"   --->   Operation 131 'alloca' 'psum_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%psum_126 = alloca i32"   --->   Operation 132 'alloca' 'psum_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%psum_127 = alloca i32"   --->   Operation 133 'alloca' 'psum_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%psum_128 = alloca i32"   --->   Operation 134 'alloca' 'psum_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%psum_129 = alloca i32"   --->   Operation 135 'alloca' 'psum_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%psum_130 = alloca i32"   --->   Operation 136 'alloca' 'psum_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%psum_131 = alloca i32"   --->   Operation 137 'alloca' 'psum_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%psum_132 = alloca i32"   --->   Operation 138 'alloca' 'psum_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%psum_133 = alloca i32"   --->   Operation 139 'alloca' 'psum_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%psum_134 = alloca i32"   --->   Operation 140 'alloca' 'psum_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%psum_135 = alloca i32"   --->   Operation 141 'alloca' 'psum_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%psum_136 = alloca i32"   --->   Operation 142 'alloca' 'psum_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%psum_137 = alloca i32"   --->   Operation 143 'alloca' 'psum_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%psum_138 = alloca i32"   --->   Operation 144 'alloca' 'psum_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%psum_139 = alloca i32"   --->   Operation 145 'alloca' 'psum_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%psum_140 = alloca i32"   --->   Operation 146 'alloca' 'psum_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%psum_141 = alloca i32"   --->   Operation 147 'alloca' 'psum_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%psum_142 = alloca i32"   --->   Operation 148 'alloca' 'psum_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%psum_143 = alloca i32"   --->   Operation 149 'alloca' 'psum_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%psum_144 = alloca i32"   --->   Operation 150 'alloca' 'psum_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%psum_145 = alloca i32"   --->   Operation 151 'alloca' 'psum_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%psum_146 = alloca i32"   --->   Operation 152 'alloca' 'psum_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%psum_147 = alloca i32"   --->   Operation 153 'alloca' 'psum_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%psum_148 = alloca i32"   --->   Operation 154 'alloca' 'psum_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%psum_149 = alloca i32"   --->   Operation 155 'alloca' 'psum_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%psum_150 = alloca i32"   --->   Operation 156 'alloca' 'psum_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%psum_151 = alloca i32"   --->   Operation 157 'alloca' 'psum_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%psum_152 = alloca i32"   --->   Operation 158 'alloca' 'psum_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%psum_153 = alloca i32"   --->   Operation 159 'alloca' 'psum_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%psum_154 = alloca i32"   --->   Operation 160 'alloca' 'psum_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%psum_155 = alloca i32"   --->   Operation 161 'alloca' 'psum_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%psum_156 = alloca i32"   --->   Operation 162 'alloca' 'psum_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%psum_157 = alloca i32"   --->   Operation 163 'alloca' 'psum_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%psum_158 = alloca i32"   --->   Operation 164 'alloca' 'psum_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%psum_159 = alloca i32"   --->   Operation 165 'alloca' 'psum_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%psum_160 = alloca i32"   --->   Operation 166 'alloca' 'psum_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%psum_161 = alloca i32"   --->   Operation 167 'alloca' 'psum_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%psum_162 = alloca i32"   --->   Operation 168 'alloca' 'psum_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%psum_163 = alloca i32"   --->   Operation 169 'alloca' 'psum_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%psum_164 = alloca i32"   --->   Operation 170 'alloca' 'psum_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%psum_165 = alloca i32"   --->   Operation 171 'alloca' 'psum_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%psum_166 = alloca i32"   --->   Operation 172 'alloca' 'psum_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%psum_167 = alloca i32"   --->   Operation 173 'alloca' 'psum_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%psum_168 = alloca i32"   --->   Operation 174 'alloca' 'psum_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%psum_169 = alloca i32"   --->   Operation 175 'alloca' 'psum_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%psum_170 = alloca i32"   --->   Operation 176 'alloca' 'psum_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%psum_171 = alloca i32"   --->   Operation 177 'alloca' 'psum_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%psum_172 = alloca i32"   --->   Operation 178 'alloca' 'psum_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%psum_173 = alloca i32"   --->   Operation 179 'alloca' 'psum_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%psum_174 = alloca i32"   --->   Operation 180 'alloca' 'psum_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%psum_175 = alloca i32"   --->   Operation 181 'alloca' 'psum_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%psum_176 = alloca i32"   --->   Operation 182 'alloca' 'psum_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%psum_177 = alloca i32"   --->   Operation 183 'alloca' 'psum_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%psum_178 = alloca i32"   --->   Operation 184 'alloca' 'psum_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%psum_179 = alloca i32"   --->   Operation 185 'alloca' 'psum_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%psum_180 = alloca i32"   --->   Operation 186 'alloca' 'psum_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%psum_181 = alloca i32"   --->   Operation 187 'alloca' 'psum_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%psum_182 = alloca i32"   --->   Operation 188 'alloca' 'psum_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%psum_183 = alloca i32"   --->   Operation 189 'alloca' 'psum_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%psum_184 = alloca i32"   --->   Operation 190 'alloca' 'psum_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%psum_185 = alloca i32"   --->   Operation 191 'alloca' 'psum_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%psum_186 = alloca i32"   --->   Operation 192 'alloca' 'psum_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%psum_187 = alloca i32"   --->   Operation 193 'alloca' 'psum_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%psum_188 = alloca i32"   --->   Operation 194 'alloca' 'psum_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%psum_189 = alloca i32"   --->   Operation 195 'alloca' 'psum_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%psum_190 = alloca i32"   --->   Operation 196 'alloca' 'psum_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%psum_191 = alloca i32"   --->   Operation 197 'alloca' 'psum_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%psum_192 = alloca i32"   --->   Operation 198 'alloca' 'psum_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%psum_193 = alloca i32"   --->   Operation 199 'alloca' 'psum_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%psum_194 = alloca i32"   --->   Operation 200 'alloca' 'psum_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%psum_195 = alloca i32"   --->   Operation 201 'alloca' 'psum_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%psum_196 = alloca i32"   --->   Operation 202 'alloca' 'psum_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%psum_197 = alloca i32"   --->   Operation 203 'alloca' 'psum_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%psum_198 = alloca i32"   --->   Operation 204 'alloca' 'psum_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%psum_199 = alloca i32"   --->   Operation 205 'alloca' 'psum_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%psum_200 = alloca i32"   --->   Operation 206 'alloca' 'psum_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%psum_201 = alloca i32"   --->   Operation 207 'alloca' 'psum_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%psum_202 = alloca i32"   --->   Operation 208 'alloca' 'psum_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%psum_203 = alloca i32"   --->   Operation 209 'alloca' 'psum_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%psum_204 = alloca i32"   --->   Operation 210 'alloca' 'psum_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%psum_205 = alloca i32"   --->   Operation 211 'alloca' 'psum_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%psum_206 = alloca i32"   --->   Operation 212 'alloca' 'psum_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%psum_207 = alloca i32"   --->   Operation 213 'alloca' 'psum_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%psum_208 = alloca i32"   --->   Operation 214 'alloca' 'psum_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%psum_209 = alloca i32"   --->   Operation 215 'alloca' 'psum_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%psum_210 = alloca i32"   --->   Operation 216 'alloca' 'psum_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%psum_211 = alloca i32"   --->   Operation 217 'alloca' 'psum_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%psum_212 = alloca i32"   --->   Operation 218 'alloca' 'psum_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%psum_213 = alloca i32"   --->   Operation 219 'alloca' 'psum_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%psum_214 = alloca i32"   --->   Operation 220 'alloca' 'psum_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%psum_215 = alloca i32"   --->   Operation 221 'alloca' 'psum_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%psum_216 = alloca i32"   --->   Operation 222 'alloca' 'psum_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%psum_217 = alloca i32"   --->   Operation 223 'alloca' 'psum_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%psum_218 = alloca i32"   --->   Operation 224 'alloca' 'psum_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%psum_219 = alloca i32"   --->   Operation 225 'alloca' 'psum_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%psum_220 = alloca i32"   --->   Operation 226 'alloca' 'psum_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%psum_221 = alloca i32"   --->   Operation 227 'alloca' 'psum_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%psum_222 = alloca i32"   --->   Operation 228 'alloca' 'psum_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%psum_223 = alloca i32"   --->   Operation 229 'alloca' 'psum_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%psum_224 = alloca i32"   --->   Operation 230 'alloca' 'psum_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%psum_225 = alloca i32"   --->   Operation 231 'alloca' 'psum_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%psum_226 = alloca i32"   --->   Operation 232 'alloca' 'psum_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%psum_227 = alloca i32"   --->   Operation 233 'alloca' 'psum_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%psum_228 = alloca i32"   --->   Operation 234 'alloca' 'psum_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%psum_229 = alloca i32"   --->   Operation 235 'alloca' 'psum_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%psum_230 = alloca i32"   --->   Operation 236 'alloca' 'psum_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%psum_231 = alloca i32"   --->   Operation 237 'alloca' 'psum_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%psum_232 = alloca i32"   --->   Operation 238 'alloca' 'psum_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%psum_233 = alloca i32"   --->   Operation 239 'alloca' 'psum_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%psum_234 = alloca i32"   --->   Operation 240 'alloca' 'psum_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%psum_235 = alloca i32"   --->   Operation 241 'alloca' 'psum_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%psum_236 = alloca i32"   --->   Operation 242 'alloca' 'psum_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%psum_237 = alloca i32"   --->   Operation 243 'alloca' 'psum_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%psum_238 = alloca i32"   --->   Operation 244 'alloca' 'psum_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%psum_239 = alloca i32"   --->   Operation 245 'alloca' 'psum_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read255"   --->   Operation 246 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read254"   --->   Operation 247 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read253"   --->   Operation 248 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read252"   --->   Operation 249 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read251"   --->   Operation 250 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read250"   --->   Operation 251 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read249"   --->   Operation 252 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read248"   --->   Operation 253 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read247"   --->   Operation 254 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read246"   --->   Operation 255 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read245"   --->   Operation 256 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read244"   --->   Operation 257 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read243"   --->   Operation 258 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read242"   --->   Operation 259 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read241"   --->   Operation 260 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read240"   --->   Operation 261 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read239"   --->   Operation 262 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read238"   --->   Operation 263 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read237"   --->   Operation 264 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read236"   --->   Operation 265 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read235"   --->   Operation 266 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read234"   --->   Operation 267 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read233"   --->   Operation 268 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_read_24 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read232"   --->   Operation 269 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read231"   --->   Operation 270 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_read_26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read230"   --->   Operation 271 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_read_27 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read229"   --->   Operation 272 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_read_28 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read228"   --->   Operation 273 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_read_29 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read227"   --->   Operation 274 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_read_30 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read226"   --->   Operation 275 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_read_31 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read225"   --->   Operation 276 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_read_32 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read224"   --->   Operation 277 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_read_33 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read223"   --->   Operation 278 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_read_34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read222"   --->   Operation 279 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_read_35 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read221"   --->   Operation 280 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_read_36 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read220"   --->   Operation 281 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_read_37 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read219"   --->   Operation 282 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_read_38 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read218"   --->   Operation 283 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_read_39 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read217"   --->   Operation 284 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_read_40 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read216"   --->   Operation 285 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_read_41 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read215"   --->   Operation 286 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_42 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read214"   --->   Operation 287 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_read_43 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read213"   --->   Operation 288 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_read_44 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read212"   --->   Operation 289 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_read_45 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read211"   --->   Operation 290 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_read_46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read210"   --->   Operation 291 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_read_47 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read209"   --->   Operation 292 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_read_48 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read208"   --->   Operation 293 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_read_49 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read207"   --->   Operation 294 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_read_50 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read206"   --->   Operation 295 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_read_51 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read205"   --->   Operation 296 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_read_52 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read204"   --->   Operation 297 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_read_53 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read203"   --->   Operation 298 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_read_54 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read202"   --->   Operation 299 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_read_55 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read201"   --->   Operation 300 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_read_56 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read200"   --->   Operation 301 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_read_57 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read199"   --->   Operation 302 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_read_58 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read198"   --->   Operation 303 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_read_59 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read197"   --->   Operation 304 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_read_60 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read196"   --->   Operation 305 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_read_61 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read195"   --->   Operation 306 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_read_62 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read194"   --->   Operation 307 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_read_63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read193"   --->   Operation 308 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_read_64 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read192"   --->   Operation 309 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_read_65 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read191"   --->   Operation 310 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_read_66 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read190"   --->   Operation 311 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_read_67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read189"   --->   Operation 312 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_read_68 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read188"   --->   Operation 313 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%p_read_69 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read187"   --->   Operation 314 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_read_70 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read186"   --->   Operation 315 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_read_71 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read185"   --->   Operation 316 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_read_72 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read184"   --->   Operation 317 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_read_73 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read183"   --->   Operation 318 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_read_74 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read182"   --->   Operation 319 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_read_75 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read181"   --->   Operation 320 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_read_76 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read180"   --->   Operation 321 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_read_77 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read179"   --->   Operation 322 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%p_read_78 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read178"   --->   Operation 323 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%p_read_79 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read177"   --->   Operation 324 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%p_read_80 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read176"   --->   Operation 325 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%p_read_81 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read175"   --->   Operation 326 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%p_read_82 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read174"   --->   Operation 327 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%p_read_83 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read173"   --->   Operation 328 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%p_read_84 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read172"   --->   Operation 329 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%p_read_85 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read171"   --->   Operation 330 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%p_read_86 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read170"   --->   Operation 331 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%p_read_87 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read169"   --->   Operation 332 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_read_88 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read168"   --->   Operation 333 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%p_read_89 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read167"   --->   Operation 334 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%p_read_90 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read166"   --->   Operation 335 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%p_read_91 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read165"   --->   Operation 336 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%p_read_92 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read164"   --->   Operation 337 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%p_read_93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read163"   --->   Operation 338 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_read_94 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read162"   --->   Operation 339 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%p_read_95 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read161"   --->   Operation 340 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_read_96 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read160"   --->   Operation 341 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%p_read_97 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read159"   --->   Operation 342 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%p_read_98 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read158"   --->   Operation 343 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%p_read_99 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read157"   --->   Operation 344 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_read_100 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read156"   --->   Operation 345 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%p_read_101 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read155"   --->   Operation 346 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_read_102 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read154"   --->   Operation 347 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%p_read_103 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read153"   --->   Operation 348 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%p_read_104 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read152"   --->   Operation 349 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%p_read_105 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read151"   --->   Operation 350 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%p_read_106 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read150"   --->   Operation 351 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%p_read_107 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read149"   --->   Operation 352 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_read_108 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read148"   --->   Operation 353 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%p_read_109 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read147"   --->   Operation 354 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%p_read_110 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read146"   --->   Operation 355 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%p_read_111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read145"   --->   Operation 356 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%p_read_112 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read144"   --->   Operation 357 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%p_read_113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read143"   --->   Operation 358 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_read_114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read142"   --->   Operation 359 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%p_read_115 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read141"   --->   Operation 360 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%p_read_116 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read140"   --->   Operation 361 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%p_read_117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read139"   --->   Operation 362 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%p_read_118 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read138"   --->   Operation 363 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%p_read_119 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read137"   --->   Operation 364 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%p_read_120 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read136"   --->   Operation 365 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%p_read_121 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read135"   --->   Operation 366 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%p_read_122 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read134"   --->   Operation 367 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%p_read_123 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read133"   --->   Operation 368 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%p_read_124 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read132"   --->   Operation 369 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%p_read_125 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read131"   --->   Operation 370 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%p_read_126 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read130"   --->   Operation 371 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%p_read_127 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read129"   --->   Operation 372 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%p_read_128 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read128"   --->   Operation 373 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%p_read_129 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read127"   --->   Operation 374 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%p_read_130 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read126"   --->   Operation 375 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%p_read_131 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read125"   --->   Operation 376 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%p_read_132 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read124"   --->   Operation 377 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%p_read_133 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read123"   --->   Operation 378 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%p_read_134 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read122"   --->   Operation 379 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%p_read_135 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read121"   --->   Operation 380 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%p_read_136 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read120"   --->   Operation 381 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%p_read_137 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read119"   --->   Operation 382 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%p_read_138 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read118"   --->   Operation 383 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%p_read_139 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read117"   --->   Operation 384 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%p_read_140 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read116"   --->   Operation 385 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%p_read_141 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read115"   --->   Operation 386 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%p_read_142 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read114"   --->   Operation 387 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%p_read_143 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read113"   --->   Operation 388 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%p_read_144 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read112"   --->   Operation 389 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%p_read_145 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read111"   --->   Operation 390 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%p_read_146 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read110"   --->   Operation 391 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%p_read_147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read109"   --->   Operation 392 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%p_read_148 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read108"   --->   Operation 393 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%p_read_149 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read107"   --->   Operation 394 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%p_read_150 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read106"   --->   Operation 395 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%p_read_151 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read105"   --->   Operation 396 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%p_read_152 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read104"   --->   Operation 397 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%p_read_153 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read103"   --->   Operation 398 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%p_read_154 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read102"   --->   Operation 399 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%p_read_155 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read101"   --->   Operation 400 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%p_read_156 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read100"   --->   Operation 401 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%p_read_157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read99"   --->   Operation 402 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%p_read_158 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read98"   --->   Operation 403 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%p_read_159 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read97"   --->   Operation 404 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%p_read_160 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read96"   --->   Operation 405 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%p_read_161 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read95"   --->   Operation 406 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%p_read_162 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read94"   --->   Operation 407 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%p_read_163 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read93"   --->   Operation 408 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%p_read_164 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read92"   --->   Operation 409 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%p_read_165 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read91"   --->   Operation 410 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%p_read_166 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read90"   --->   Operation 411 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%p_read_167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read89"   --->   Operation 412 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%p_read_168 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read88"   --->   Operation 413 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%p_read_169 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read87"   --->   Operation 414 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%p_read_170 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read86"   --->   Operation 415 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%p_read_171 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read85"   --->   Operation 416 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%p_read_172 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read84"   --->   Operation 417 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%p_read_173 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read83"   --->   Operation 418 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%p_read_174 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read82"   --->   Operation 419 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%p_read_175 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read81"   --->   Operation 420 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%p_read_176 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read80"   --->   Operation 421 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%p_read_177 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read79"   --->   Operation 422 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%p_read_178 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read78"   --->   Operation 423 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%p_read_179 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read77"   --->   Operation 424 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%p_read_180 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read76"   --->   Operation 425 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%p_read_181 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read75"   --->   Operation 426 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%p_read_182 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read74"   --->   Operation 427 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%p_read_183 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read73"   --->   Operation 428 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%p_read_184 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read72"   --->   Operation 429 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read71"   --->   Operation 430 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read70"   --->   Operation 431 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read69"   --->   Operation 432 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read68"   --->   Operation 433 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read67"   --->   Operation 434 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read66"   --->   Operation 435 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read65"   --->   Operation 436 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read64"   --->   Operation 437 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read63"   --->   Operation 438 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read62"   --->   Operation 439 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read61"   --->   Operation 440 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read60"   --->   Operation 441 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read59"   --->   Operation 442 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read58"   --->   Operation 443 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read57"   --->   Operation 444 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read56"   --->   Operation 445 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%p_read_201 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read55"   --->   Operation 446 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%p_read_202 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read54"   --->   Operation 447 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%p_read_203 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read53"   --->   Operation 448 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%p_read_204 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read52"   --->   Operation 449 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%p_read_205 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 450 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%p_read_206 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 451 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%p_read_207 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 452 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%p_read_208 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 453 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%p_read_209 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 454 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%p_read_210 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 455 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%p_read_211 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 456 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%p_read_212 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 457 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%p_read_213 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 458 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%p_read_214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 459 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%p_read_215 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 460 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%p_read_216 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 461 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%p_read_217 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 462 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%p_read_218 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 463 'read' 'p_read_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%p_read_219 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 464 'read' 'p_read_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%p_read_220 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 465 'read' 'p_read_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%p_read_221 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 466 'read' 'p_read_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%p_read_222 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 467 'read' 'p_read_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%p_read_223 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 468 'read' 'p_read_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%p_read_224 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 469 'read' 'p_read_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%p_read_225 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 470 'read' 'p_read_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%p_read_226 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 471 'read' 'p_read_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%p_read_227 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 472 'read' 'p_read_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%p_read_228 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 473 'read' 'p_read_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%p_read_229 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 474 'read' 'p_read_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%p_read_230 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 475 'read' 'p_read_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%p_read_231 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 476 'read' 'p_read_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%p_read_232 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 477 'read' 'p_read_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%p_read_233 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 478 'read' 'p_read_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%p_read_234 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 479 'read' 'p_read_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%p_read_235 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 480 'read' 'p_read_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%p_read_236 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 481 'read' 'p_read_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%p_read_237 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 482 'read' 'p_read_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%p_read_238 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 483 'read' 'p_read_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%p_read_239 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 484 'read' 'p_read_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%p_read_240 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 485 'read' 'p_read_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%p_read_241 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 486 'read' 'p_read_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%p_read_242 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 487 'read' 'p_read_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%p_read_243 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 488 'read' 'p_read_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%p_read_244 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 489 'read' 'p_read_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%p_read_245 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 490 'read' 'p_read_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_read_246 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 491 'read' 'p_read_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%p_read_247 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 492 'read' 'p_read_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%p_read_248 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 493 'read' 'p_read_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%p_read_249 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 494 'read' 'p_read_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%p_read_250 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 495 'read' 'p_read_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%p_read_251 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 496 'read' 'p_read_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%p_read_252 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 497 'read' 'p_read_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%p_read_253 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 498 'read' 'p_read_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%p_read_254 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 499 'read' 'p_read_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%p_read_255 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 500 'read' 'p_read_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%p_read256 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 501 'read' 'p_read256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 502 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 503 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 504 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 505 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%data_reg_0_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 506 'alloca' 'data_reg_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%data_reg_0_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 507 'alloca' 'data_reg_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%data_reg_0_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 508 'alloca' 'data_reg_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%data_reg_0_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 509 'alloca' 'data_reg_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%data_reg_0_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 510 'alloca' 'data_reg_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%data_reg_0_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 511 'alloca' 'data_reg_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%data_reg_0_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 512 'alloca' 'data_reg_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%data_reg_0_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 513 'alloca' 'data_reg_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%data_reg_0_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 514 'alloca' 'data_reg_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%data_reg_0_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 515 'alloca' 'data_reg_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%data_reg_0_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 516 'alloca' 'data_reg_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%data_reg_0_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 517 'alloca' 'data_reg_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 518 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 519 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 520 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 521 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%data_reg_1_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 522 'alloca' 'data_reg_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%data_reg_1_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 523 'alloca' 'data_reg_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%data_reg_1_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 524 'alloca' 'data_reg_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%data_reg_1_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 525 'alloca' 'data_reg_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%data_reg_1_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 526 'alloca' 'data_reg_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%data_reg_1_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 527 'alloca' 'data_reg_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%data_reg_1_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 528 'alloca' 'data_reg_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%data_reg_1_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 529 'alloca' 'data_reg_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%data_reg_1_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 530 'alloca' 'data_reg_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%data_reg_1_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 531 'alloca' 'data_reg_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%data_reg_1_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 532 'alloca' 'data_reg_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%data_reg_1_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 533 'alloca' 'data_reg_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 534 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 535 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 536 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 537 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%data_reg_2_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 538 'alloca' 'data_reg_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%data_reg_2_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 539 'alloca' 'data_reg_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%data_reg_2_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 540 'alloca' 'data_reg_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%data_reg_2_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 541 'alloca' 'data_reg_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%data_reg_2_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 542 'alloca' 'data_reg_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%data_reg_2_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 543 'alloca' 'data_reg_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%data_reg_2_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 544 'alloca' 'data_reg_2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%data_reg_2_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 545 'alloca' 'data_reg_2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%data_reg_2_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 546 'alloca' 'data_reg_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%data_reg_2_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 547 'alloca' 'data_reg_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%data_reg_2_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 548 'alloca' 'data_reg_2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%data_reg_2_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 549 'alloca' 'data_reg_2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 550 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 551 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 552 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 553 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%data_reg_3_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 554 'alloca' 'data_reg_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%data_reg_3_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 555 'alloca' 'data_reg_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%data_reg_3_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 556 'alloca' 'data_reg_3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%data_reg_3_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 557 'alloca' 'data_reg_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%data_reg_3_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 558 'alloca' 'data_reg_3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%data_reg_3_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 559 'alloca' 'data_reg_3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%data_reg_3_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 560 'alloca' 'data_reg_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%data_reg_3_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 561 'alloca' 'data_reg_3_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%data_reg_3_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 562 'alloca' 'data_reg_3_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%data_reg_3_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 563 'alloca' 'data_reg_3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%data_reg_3_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 564 'alloca' 'data_reg_3_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%data_reg_3_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 565 'alloca' 'data_reg_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%data_reg_4_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 566 'alloca' 'data_reg_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%data_reg_4_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 567 'alloca' 'data_reg_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%data_reg_4_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 568 'alloca' 'data_reg_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%data_reg_4_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 569 'alloca' 'data_reg_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%data_reg_4_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 570 'alloca' 'data_reg_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%data_reg_4_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 571 'alloca' 'data_reg_4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%data_reg_4_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 572 'alloca' 'data_reg_4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%data_reg_4_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 573 'alloca' 'data_reg_4_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%data_reg_4_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 574 'alloca' 'data_reg_4_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%data_reg_4_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 575 'alloca' 'data_reg_4_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%data_reg_4_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 576 'alloca' 'data_reg_4_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%data_reg_4_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 577 'alloca' 'data_reg_4_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%data_reg_4_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 578 'alloca' 'data_reg_4_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%data_reg_4_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 579 'alloca' 'data_reg_4_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%data_reg_4_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 580 'alloca' 'data_reg_4_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%data_reg_4_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 581 'alloca' 'data_reg_4_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%data_reg_5_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 582 'alloca' 'data_reg_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%data_reg_5_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 583 'alloca' 'data_reg_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%data_reg_5_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 584 'alloca' 'data_reg_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%data_reg_5_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 585 'alloca' 'data_reg_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%data_reg_5_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 586 'alloca' 'data_reg_5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%data_reg_5_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 587 'alloca' 'data_reg_5_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%data_reg_5_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 588 'alloca' 'data_reg_5_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%data_reg_5_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 589 'alloca' 'data_reg_5_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%data_reg_5_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 590 'alloca' 'data_reg_5_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%data_reg_5_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 591 'alloca' 'data_reg_5_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%data_reg_5_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 592 'alloca' 'data_reg_5_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%data_reg_5_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 593 'alloca' 'data_reg_5_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%data_reg_5_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 594 'alloca' 'data_reg_5_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%data_reg_5_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 595 'alloca' 'data_reg_5_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%data_reg_5_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 596 'alloca' 'data_reg_5_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%data_reg_5_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 597 'alloca' 'data_reg_5_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%data_reg_6_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 598 'alloca' 'data_reg_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%data_reg_6_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 599 'alloca' 'data_reg_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%data_reg_6_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 600 'alloca' 'data_reg_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%data_reg_6_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 601 'alloca' 'data_reg_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%data_reg_6_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 602 'alloca' 'data_reg_6_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%data_reg_6_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 603 'alloca' 'data_reg_6_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%data_reg_6_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 604 'alloca' 'data_reg_6_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%data_reg_6_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 605 'alloca' 'data_reg_6_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%data_reg_6_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 606 'alloca' 'data_reg_6_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%data_reg_6_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 607 'alloca' 'data_reg_6_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%data_reg_6_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 608 'alloca' 'data_reg_6_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%data_reg_6_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 609 'alloca' 'data_reg_6_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%data_reg_6_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 610 'alloca' 'data_reg_6_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%data_reg_6_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 611 'alloca' 'data_reg_6_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%data_reg_6_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 612 'alloca' 'data_reg_6_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%data_reg_6_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 613 'alloca' 'data_reg_6_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%data_reg_7_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 614 'alloca' 'data_reg_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%data_reg_7_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 615 'alloca' 'data_reg_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%data_reg_7_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 616 'alloca' 'data_reg_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%data_reg_7_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 617 'alloca' 'data_reg_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%data_reg_7_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 618 'alloca' 'data_reg_7_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%data_reg_7_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 619 'alloca' 'data_reg_7_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%data_reg_7_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 620 'alloca' 'data_reg_7_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%data_reg_7_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 621 'alloca' 'data_reg_7_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%data_reg_7_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 622 'alloca' 'data_reg_7_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%data_reg_7_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 623 'alloca' 'data_reg_7_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%data_reg_7_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 624 'alloca' 'data_reg_7_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%data_reg_7_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 625 'alloca' 'data_reg_7_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%data_reg_7_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 626 'alloca' 'data_reg_7_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%data_reg_7_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 627 'alloca' 'data_reg_7_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%data_reg_7_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 628 'alloca' 'data_reg_7_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%data_reg_7_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 629 'alloca' 'data_reg_7_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%data_reg_8_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 630 'alloca' 'data_reg_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%data_reg_8_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 631 'alloca' 'data_reg_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%data_reg_8_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 632 'alloca' 'data_reg_8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%data_reg_8_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 633 'alloca' 'data_reg_8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%data_reg_8_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 634 'alloca' 'data_reg_8_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%data_reg_8_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 635 'alloca' 'data_reg_8_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%data_reg_8_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 636 'alloca' 'data_reg_8_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%data_reg_8_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 637 'alloca' 'data_reg_8_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%data_reg_8_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 638 'alloca' 'data_reg_8_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%data_reg_8_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 639 'alloca' 'data_reg_8_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%data_reg_8_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 640 'alloca' 'data_reg_8_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%data_reg_8_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 641 'alloca' 'data_reg_8_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%data_reg_8_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 642 'alloca' 'data_reg_8_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%data_reg_8_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 643 'alloca' 'data_reg_8_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%data_reg_8_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 644 'alloca' 'data_reg_8_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%data_reg_8_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 645 'alloca' 'data_reg_8_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%data_reg_9_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 646 'alloca' 'data_reg_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%data_reg_9_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 647 'alloca' 'data_reg_9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%data_reg_9_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 648 'alloca' 'data_reg_9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%data_reg_9_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 649 'alloca' 'data_reg_9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%data_reg_9_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 650 'alloca' 'data_reg_9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%data_reg_9_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 651 'alloca' 'data_reg_9_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%data_reg_9_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 652 'alloca' 'data_reg_9_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%data_reg_9_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 653 'alloca' 'data_reg_9_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%data_reg_9_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 654 'alloca' 'data_reg_9_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%data_reg_9_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 655 'alloca' 'data_reg_9_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%data_reg_9_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 656 'alloca' 'data_reg_9_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%data_reg_9_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 657 'alloca' 'data_reg_9_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%data_reg_9_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 658 'alloca' 'data_reg_9_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%data_reg_9_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 659 'alloca' 'data_reg_9_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%data_reg_9_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 660 'alloca' 'data_reg_9_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%data_reg_9_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 661 'alloca' 'data_reg_9_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%data_reg_10_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 662 'alloca' 'data_reg_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%data_reg_10_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 663 'alloca' 'data_reg_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%data_reg_10_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 664 'alloca' 'data_reg_10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%data_reg_10_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 665 'alloca' 'data_reg_10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%data_reg_10_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 666 'alloca' 'data_reg_10_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%data_reg_10_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 667 'alloca' 'data_reg_10_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%data_reg_10_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 668 'alloca' 'data_reg_10_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%data_reg_10_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 669 'alloca' 'data_reg_10_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%data_reg_10_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 670 'alloca' 'data_reg_10_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%data_reg_10_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 671 'alloca' 'data_reg_10_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%data_reg_10_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 672 'alloca' 'data_reg_10_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%data_reg_10_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 673 'alloca' 'data_reg_10_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%data_reg_10_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 674 'alloca' 'data_reg_10_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%data_reg_10_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 675 'alloca' 'data_reg_10_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%data_reg_10_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 676 'alloca' 'data_reg_10_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%data_reg_10_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 677 'alloca' 'data_reg_10_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%data_reg_11_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 678 'alloca' 'data_reg_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%data_reg_11_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 679 'alloca' 'data_reg_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%data_reg_11_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 680 'alloca' 'data_reg_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%data_reg_11_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 681 'alloca' 'data_reg_11_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%data_reg_11_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 682 'alloca' 'data_reg_11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%data_reg_11_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 683 'alloca' 'data_reg_11_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%data_reg_11_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 684 'alloca' 'data_reg_11_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%data_reg_11_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 685 'alloca' 'data_reg_11_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%data_reg_11_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 686 'alloca' 'data_reg_11_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%data_reg_11_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 687 'alloca' 'data_reg_11_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%data_reg_11_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 688 'alloca' 'data_reg_11_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%data_reg_11_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 689 'alloca' 'data_reg_11_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%data_reg_11_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 690 'alloca' 'data_reg_11_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%data_reg_11_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 691 'alloca' 'data_reg_11_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%data_reg_11_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 692 'alloca' 'data_reg_11_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%data_reg_11_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 693 'alloca' 'data_reg_11_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%data_reg_12_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 694 'alloca' 'data_reg_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%data_reg_12_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 695 'alloca' 'data_reg_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%data_reg_12_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 696 'alloca' 'data_reg_12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%data_reg_12_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 697 'alloca' 'data_reg_12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%data_reg_12_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 698 'alloca' 'data_reg_12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%data_reg_12_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 699 'alloca' 'data_reg_12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%data_reg_12_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 700 'alloca' 'data_reg_12_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%data_reg_12_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 701 'alloca' 'data_reg_12_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%data_reg_12_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 702 'alloca' 'data_reg_12_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%data_reg_12_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 703 'alloca' 'data_reg_12_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%data_reg_12_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 704 'alloca' 'data_reg_12_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%data_reg_12_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 705 'alloca' 'data_reg_12_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%data_reg_12_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 706 'alloca' 'data_reg_12_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%data_reg_12_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 707 'alloca' 'data_reg_12_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%data_reg_12_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 708 'alloca' 'data_reg_12_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%data_reg_12_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 709 'alloca' 'data_reg_12_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%data_reg_13_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 710 'alloca' 'data_reg_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%data_reg_13_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 711 'alloca' 'data_reg_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%data_reg_13_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 712 'alloca' 'data_reg_13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%data_reg_13_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 713 'alloca' 'data_reg_13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%data_reg_13_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 714 'alloca' 'data_reg_13_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%data_reg_13_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 715 'alloca' 'data_reg_13_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%data_reg_13_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 716 'alloca' 'data_reg_13_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%data_reg_13_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 717 'alloca' 'data_reg_13_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%data_reg_13_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 718 'alloca' 'data_reg_13_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%data_reg_13_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 719 'alloca' 'data_reg_13_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%data_reg_13_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 720 'alloca' 'data_reg_13_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%data_reg_13_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 721 'alloca' 'data_reg_13_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%data_reg_13_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 722 'alloca' 'data_reg_13_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%data_reg_13_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 723 'alloca' 'data_reg_13_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%data_reg_13_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 724 'alloca' 'data_reg_13_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%data_reg_13_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 725 'alloca' 'data_reg_13_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%data_reg_14_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 726 'alloca' 'data_reg_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%data_reg_14_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 727 'alloca' 'data_reg_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%data_reg_14_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 728 'alloca' 'data_reg_14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%data_reg_14_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 729 'alloca' 'data_reg_14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%data_reg_14_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 730 'alloca' 'data_reg_14_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%data_reg_14_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 731 'alloca' 'data_reg_14_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%data_reg_14_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 732 'alloca' 'data_reg_14_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%data_reg_14_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 733 'alloca' 'data_reg_14_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%data_reg_14_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 734 'alloca' 'data_reg_14_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%data_reg_14_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 735 'alloca' 'data_reg_14_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%data_reg_14_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 736 'alloca' 'data_reg_14_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%data_reg_14_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 737 'alloca' 'data_reg_14_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%data_reg_14_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 738 'alloca' 'data_reg_14_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%data_reg_14_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 739 'alloca' 'data_reg_14_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%data_reg_14_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 740 'alloca' 'data_reg_14_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%data_reg_14_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 741 'alloca' 'data_reg_14_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%data_reg_15_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 742 'alloca' 'data_reg_15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%data_reg_15_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 743 'alloca' 'data_reg_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%data_reg_15_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 744 'alloca' 'data_reg_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%data_reg_15_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 745 'alloca' 'data_reg_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%data_reg_15_4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 746 'alloca' 'data_reg_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%data_reg_15_5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 747 'alloca' 'data_reg_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%data_reg_15_6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 748 'alloca' 'data_reg_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%data_reg_15_7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 749 'alloca' 'data_reg_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%data_reg_15_8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 750 'alloca' 'data_reg_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%data_reg_15_9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 751 'alloca' 'data_reg_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%data_reg_15_10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 752 'alloca' 'data_reg_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%data_reg_15_11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 753 'alloca' 'data_reg_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%data_reg_15_12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 754 'alloca' 'data_reg_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%data_reg_15_13 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 755 'alloca' 'data_reg_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%data_reg_15_14 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 756 'alloca' 'data_reg_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%data_reg_15_15 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 757 'alloca' 'data_reg_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 758 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (1.45ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param"   --->   Operation 759 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%empty = trunc i1184 %param_read"   --->   Operation 760 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1120P, i1120 %param_out, i1120 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 762 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 763 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 764 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (3.17ns)   --->   "%mul_ln276 = mul i32 %param_TILESIZE_H_i_i, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 765 'mul' 'mul_ln276' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.88ns)   --->   "%add_ln276 = add i32, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 766 'add' 'add_ln276' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%param_TILESIZE_R_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 767 'partselect' 'param_TILESIZE_R_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%param_TILESIZE_S_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 768 'partselect' 'param_TILESIZE_S_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i8 %p_read_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 769 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %p_read_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 770 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i8 %p_read_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 771 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i8 %p_read_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 772 'sext' 'sext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln156_4 = sext i8 %p_read_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 773 'sext' 'sext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln156_5 = sext i8 %p_read_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 774 'sext' 'sext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln156_6 = sext i8 %p_read_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 775 'sext' 'sext_ln156_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln156_7 = sext i8 %p_read_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 776 'sext' 'sext_ln156_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln156_8 = sext i8 %p_read_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 777 'sext' 'sext_ln156_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln156_9 = sext i8 %p_read_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 778 'sext' 'sext_ln156_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln156_10 = sext i8 %p_read_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 779 'sext' 'sext_ln156_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln156_11 = sext i8 %p_read_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 780 'sext' 'sext_ln156_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln156_12 = sext i8 %p_read_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 781 'sext' 'sext_ln156_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln156_13 = sext i8 %p_read_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 782 'sext' 'sext_ln156_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln156_14 = sext i8 %p_read_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 783 'sext' 'sext_ln156_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln156_15 = sext i8 %p_read_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 784 'sext' 'sext_ln156_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln156_16 = sext i8 %p_read_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 785 'sext' 'sext_ln156_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln156_17 = sext i8 %p_read_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 786 'sext' 'sext_ln156_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln156_18 = sext i8 %p_read_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 787 'sext' 'sext_ln156_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln156_19 = sext i8 %p_read_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 788 'sext' 'sext_ln156_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln156_20 = sext i8 %p_read_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 789 'sext' 'sext_ln156_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln156_21 = sext i8 %p_read_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 790 'sext' 'sext_ln156_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln156_22 = sext i8 %p_read_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 791 'sext' 'sext_ln156_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln156_23 = sext i8 %p_read_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 792 'sext' 'sext_ln156_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln156_24 = sext i8 %p_read_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 793 'sext' 'sext_ln156_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln156_25 = sext i8 %p_read_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 794 'sext' 'sext_ln156_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln156_26 = sext i8 %p_read_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 795 'sext' 'sext_ln156_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln156_27 = sext i8 %p_read_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 796 'sext' 'sext_ln156_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln156_28 = sext i8 %p_read_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 797 'sext' 'sext_ln156_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln156_29 = sext i8 %p_read_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 798 'sext' 'sext_ln156_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln156_30 = sext i8 %p_read_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 799 'sext' 'sext_ln156_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln156_31 = sext i8 %p_read_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 800 'sext' 'sext_ln156_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln156_32 = sext i8 %p_read_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 801 'sext' 'sext_ln156_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln156_33 = sext i8 %p_read_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 802 'sext' 'sext_ln156_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln156_34 = sext i8 %p_read_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 803 'sext' 'sext_ln156_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln156_35 = sext i8 %p_read_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 804 'sext' 'sext_ln156_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln156_36 = sext i8 %p_read_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 805 'sext' 'sext_ln156_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln156_37 = sext i8 %p_read_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 806 'sext' 'sext_ln156_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln156_38 = sext i8 %p_read_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 807 'sext' 'sext_ln156_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln156_39 = sext i8 %p_read_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 808 'sext' 'sext_ln156_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln156_40 = sext i8 %p_read_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 809 'sext' 'sext_ln156_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln156_41 = sext i8 %p_read_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 810 'sext' 'sext_ln156_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln156_42 = sext i8 %p_read_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 811 'sext' 'sext_ln156_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln156_43 = sext i8 %p_read_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 812 'sext' 'sext_ln156_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln156_44 = sext i8 %p_read_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 813 'sext' 'sext_ln156_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln156_45 = sext i8 %p_read_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 814 'sext' 'sext_ln156_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln156_46 = sext i8 %p_read_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 815 'sext' 'sext_ln156_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln156_47 = sext i8 %p_read_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 816 'sext' 'sext_ln156_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln156_48 = sext i8 %p_read_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 817 'sext' 'sext_ln156_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln156_49 = sext i8 %p_read_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 818 'sext' 'sext_ln156_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln156_50 = sext i8 %p_read_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 819 'sext' 'sext_ln156_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln156_51 = sext i8 %p_read_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 820 'sext' 'sext_ln156_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln156_52 = sext i8 %p_read_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 821 'sext' 'sext_ln156_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln156_53 = sext i8 %p_read_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 822 'sext' 'sext_ln156_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln156_54 = sext i8 %p_read_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 823 'sext' 'sext_ln156_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln156_55 = sext i8 %p_read_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 824 'sext' 'sext_ln156_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln156_56 = sext i8 %p_read_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 825 'sext' 'sext_ln156_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln156_57 = sext i8 %p_read_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 826 'sext' 'sext_ln156_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln156_58 = sext i8 %p_read_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 827 'sext' 'sext_ln156_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln156_59 = sext i8 %p_read_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 828 'sext' 'sext_ln156_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln156_60 = sext i8 %p_read_253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 829 'sext' 'sext_ln156_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln156_61 = sext i8 %p_read_254" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 830 'sext' 'sext_ln156_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln156_62 = sext i8 %p_read_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 831 'sext' 'sext_ln156_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i8 %p_read256" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 832 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_R_i_i"   --->   Operation 833 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_S_i_i"   --->   Operation 834 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, i64 %cast"   --->   Operation 835 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.60ns)   --->   "%br_ln185 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 836 'br' 'br_ln185' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln185, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 837 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (1.06ns)   --->   "%icmp_ln185 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 838 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (1.14ns)   --->   "%add_ln185 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 839 'add' 'add_ln185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %._crit_edge11.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 840 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str"   --->   Operation 841 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 842 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 843 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.60ns)   --->   "%br_ln190 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 844 'br' 'br_ln190' <Predicate = (!icmp_ln185)> <Delay = 0.60>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 845 'ret' 'ret_ln394' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%i = phi i31, void %._crit_edge11.loopexit.i.i, i31 %i_1, void %0_end"   --->   Operation 846 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%i_cast1_i_i = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 847 'zext' 'i_cast1_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 848 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.85ns)   --->   "%icmp_ln190 = icmp_slt  i32 %i_cast1_i_i, i32 %add_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 849 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 850 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %._crit_edge.loopexit.i.i, void %0_begin" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 851 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%empty_66 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 852 'trunc' 'empty_66' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 853 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 854 'zext' 'zext_ln140' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%data_l1_0257_i_addr = getelementptr i8 %data_l1_0257_i, i64, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 855 'getelementptr' 'data_l1_0257_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 856 [2/2] (0.59ns)   --->   "%input_data_0 = load i6 %data_l1_0257_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 856 'load' 'input_data_0' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 857 [1/1] (0.70ns)   --->   "%add_ln138 = add i6, i6 %empty_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 857 'add' 'add_ln138' <Predicate = (icmp_ln190)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.84ns)   --->   "%icmp_ln138 = icmp_eq  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 858 'icmp' 'icmp_ln138' <Predicate = (icmp_ln190)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i6 %add_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 859 'zext' 'zext_ln140_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%data_l1_1258_i_addr = getelementptr i8 %data_l1_1258_i, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 860 'getelementptr' 'data_l1_1258_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 861 [2/2] (0.59ns)   --->   "%data_l1_1258_i_load = load i6 %data_l1_1258_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 861 'load' 'data_l1_1258_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 862 [1/1] (0.87ns)   --->   "%add_ln138_1 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 862 'add' 'add_ln138_1' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 863 'bitselect' 'tmp' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i32 %add_ln138_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 864 'zext' 'zext_ln140_2' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%data_l1_2259_i_addr = getelementptr i8 %data_l1_2259_i, i64, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 865 'getelementptr' 'data_l1_2259_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 866 [2/2] (0.59ns)   --->   "%data_l1_2259_i_load = load i6 %data_l1_2259_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 866 'load' 'data_l1_2259_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 867 [1/1] (0.87ns)   --->   "%add_ln138_2 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 867 'add' 'add_ln138_2' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 868 'bitselect' 'tmp_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i32 %add_ln138_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 869 'zext' 'zext_ln140_3' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%data_l1_3260_i_addr = getelementptr i8 %data_l1_3260_i, i64, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 870 'getelementptr' 'data_l1_3260_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 871 [2/2] (0.59ns)   --->   "%data_l1_3260_i_load = load i6 %data_l1_3260_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 871 'load' 'data_l1_3260_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 872 [1/1] (0.87ns)   --->   "%add_ln138_3 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 872 'add' 'add_ln138_3' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i32 %add_ln138_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 873 'zext' 'zext_ln140_4' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%data_l1_4261_i_addr = getelementptr i1 %data_l1_4261_i, i64, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 874 'getelementptr' 'data_l1_4261_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 875 [2/2] (0.59ns)   --->   "%data_l1_4261_i_load = load i6 %data_l1_4261_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 875 'load' 'data_l1_4261_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 876 [1/1] (0.87ns)   --->   "%add_ln138_4 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 876 'add' 'add_ln138_4' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i32 %add_ln138_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 877 'zext' 'zext_ln140_5' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%data_l1_5262_i_addr = getelementptr i1 %data_l1_5262_i, i64, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 878 'getelementptr' 'data_l1_5262_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 879 [2/2] (0.59ns)   --->   "%data_l1_5262_i_load = load i6 %data_l1_5262_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 879 'load' 'data_l1_5262_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 880 [1/1] (0.87ns)   --->   "%add_ln138_5 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 880 'add' 'add_ln138_5' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln140_6 = zext i32 %add_ln138_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 881 'zext' 'zext_ln140_6' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%data_l1_6263_i_addr = getelementptr i1 %data_l1_6263_i, i64, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 882 'getelementptr' 'data_l1_6263_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 883 [2/2] (0.59ns)   --->   "%data_l1_6263_i_load = load i6 %data_l1_6263_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 883 'load' 'data_l1_6263_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 884 [1/1] (0.87ns)   --->   "%add_ln138_6 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 884 'add' 'add_ln138_6' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i32 %add_ln138_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 885 'zext' 'zext_ln140_7' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%data_l1_7264_i_addr = getelementptr i1 %data_l1_7264_i, i64, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 886 'getelementptr' 'data_l1_7264_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 887 [2/2] (0.59ns)   --->   "%data_l1_7264_i_load = load i6 %data_l1_7264_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 887 'load' 'data_l1_7264_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 888 [1/1] (0.87ns)   --->   "%add_ln138_7 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 888 'add' 'add_ln138_7' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i32 %add_ln138_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 889 'zext' 'zext_ln140_8' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%data_l1_8265_i_addr = getelementptr i1 %data_l1_8265_i, i64, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 890 'getelementptr' 'data_l1_8265_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 891 [2/2] (0.59ns)   --->   "%data_l1_8265_i_load = load i6 %data_l1_8265_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 891 'load' 'data_l1_8265_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 892 [1/1] (0.87ns)   --->   "%add_ln138_8 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 892 'add' 'add_ln138_8' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i32 %add_ln138_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 893 'zext' 'zext_ln140_9' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%data_l1_9266_i_addr = getelementptr i1 %data_l1_9266_i, i64, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 894 'getelementptr' 'data_l1_9266_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 895 [2/2] (0.59ns)   --->   "%data_l1_9266_i_load = load i6 %data_l1_9266_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 895 'load' 'data_l1_9266_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 896 [1/1] (0.87ns)   --->   "%add_ln138_9 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 896 'add' 'add_ln138_9' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i32 %add_ln138_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 897 'zext' 'zext_ln140_10' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%data_l1_10267_i_addr = getelementptr i1 %data_l1_10267_i, i64, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 898 'getelementptr' 'data_l1_10267_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 899 [2/2] (0.59ns)   --->   "%data_l1_10267_i_load = load i6 %data_l1_10267_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 899 'load' 'data_l1_10267_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 900 [1/1] (0.87ns)   --->   "%add_ln138_10 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 900 'add' 'add_ln138_10' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i32 %add_ln138_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 901 'zext' 'zext_ln140_11' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%data_l1_11268_i_addr = getelementptr i1 %data_l1_11268_i, i64, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 902 'getelementptr' 'data_l1_11268_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 903 [2/2] (0.59ns)   --->   "%data_l1_11268_i_load = load i6 %data_l1_11268_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 903 'load' 'data_l1_11268_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 904 [1/1] (0.87ns)   --->   "%add_ln138_11 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 904 'add' 'add_ln138_11' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i32 %add_ln138_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 905 'zext' 'zext_ln140_12' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%data_l1_12269_i_addr = getelementptr i1 %data_l1_12269_i, i64, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 906 'getelementptr' 'data_l1_12269_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 907 [2/2] (0.59ns)   --->   "%data_l1_12269_i_load = load i6 %data_l1_12269_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 907 'load' 'data_l1_12269_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 908 [1/1] (0.87ns)   --->   "%add_ln138_12 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 908 'add' 'add_ln138_12' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i32 %add_ln138_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 909 'zext' 'zext_ln140_13' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%data_l1_13270_i_addr = getelementptr i1 %data_l1_13270_i, i64, i64 %zext_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 910 'getelementptr' 'data_l1_13270_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 911 [2/2] (0.59ns)   --->   "%data_l1_13270_i_load = load i6 %data_l1_13270_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 911 'load' 'data_l1_13270_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 912 [1/1] (0.87ns)   --->   "%add_ln138_13 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 912 'add' 'add_ln138_13' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln140_14 = zext i32 %add_ln138_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 913 'zext' 'zext_ln140_14' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.00ns)   --->   "%data_l1_14271_i_addr = getelementptr i1 %data_l1_14271_i, i64, i64 %zext_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 914 'getelementptr' 'data_l1_14271_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 915 [2/2] (0.59ns)   --->   "%data_l1_14271_i_load = load i6 %data_l1_14271_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 915 'load' 'data_l1_14271_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 916 [1/1] (0.87ns)   --->   "%add_ln138_14 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 916 'add' 'add_ln138_14' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_14, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 917 'bitselect' 'tmp_13' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.12ns)   --->   "%xor_ln138_11 = xor i1 %tmp_13, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 918 'xor' 'xor_ln138_11' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln140_15 = zext i32 %add_ln138_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 919 'zext' 'zext_ln140_15' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%data_l1_15272_i_addr = getelementptr i1 %data_l1_15272_i, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 920 'getelementptr' 'data_l1_15272_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 921 [2/2] (0.59ns)   --->   "%data_l1_15272_i_load = load i6 %data_l1_15272_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 921 'load' 'data_l1_15272_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%data_reg_15_3_1 = load i8 %data_reg_14_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 922 'load' 'data_reg_15_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_15_3_1, i8 %data_reg_15_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 923 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln156_75 = sext i8 %data_reg_15_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 924 'sext' 'sext_ln156_75' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 925 [2/2] (1.24ns) (grouped into DSP with root node output_reg_15_3)   --->   "%mul_ln156 = mul i16 %sext_ln156_75, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 925 'mul' 'mul_ln156' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%data_reg_15_2_1 = load i8 %data_reg_14_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 926 'load' 'data_reg_15_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_15_2_1, i8 %data_reg_15_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 927 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln156_77 = sext i8 %data_reg_15_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 928 'sext' 'sext_ln156_77' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 929 [2/2] (1.24ns) (grouped into DSP with root node output_reg_15_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_77, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 929 'mul' 'mul_ln156_1' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%data_reg_15_1_1 = load i8 %data_reg_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 930 'load' 'data_reg_15_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_15_1_1, i8 %data_reg_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 931 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln156_79 = sext i8 %data_reg_15_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 932 'sext' 'sext_ln156_79' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 933 [2/2] (1.24ns) (grouped into DSP with root node output_reg_15_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_79, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 933 'mul' 'mul_ln156_2' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%data_reg_14_3_1 = load i8 %data_reg_13_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 934 'load' 'data_reg_14_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_14_3_1, i8 %data_reg_14_3, i8 %data_reg_15_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 935 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln156_94 = sext i8 %data_reg_14_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 936 'sext' 'sext_ln156_94' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 937 [2/2] (1.24ns) (grouped into DSP with root node output_reg_14_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_94, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 937 'mul' 'mul_ln156_4' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%data_reg_14_2_1 = load i8 %data_reg_13_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 938 'load' 'data_reg_14_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_14_2_1, i8 %data_reg_14_2, i8 %data_reg_15_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 939 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln156_96 = sext i8 %data_reg_14_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 940 'sext' 'sext_ln156_96' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 941 [2/2] (1.24ns) (grouped into DSP with root node output_reg_14_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_96, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 941 'mul' 'mul_ln156_5' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%data_reg_14_1_1 = load i8 %data_reg_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 942 'load' 'data_reg_14_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_14_1_1, i8 %data_reg_14_1, i8 %data_reg_15_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 943 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln156_98 = sext i8 %data_reg_14_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 944 'sext' 'sext_ln156_98' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 945 [2/2] (1.24ns) (grouped into DSP with root node output_reg_14_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_98, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 945 'mul' 'mul_ln156_6' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%data_reg_13_3_1 = load i8 %data_reg_12_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 946 'load' 'data_reg_13_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_13_3_1, i8 %data_reg_13_3, i8 %data_reg_14_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 947 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln156_113 = sext i8 %data_reg_13_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 948 'sext' 'sext_ln156_113' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 949 [2/2] (1.24ns) (grouped into DSP with root node output_reg_13_3)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_113, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 949 'mul' 'mul_ln156_8' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%data_reg_13_2_1 = load i8 %data_reg_12_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 950 'load' 'data_reg_13_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_13_2_1, i8 %data_reg_13_2, i8 %data_reg_14_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 951 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln156_115 = sext i8 %data_reg_13_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 952 'sext' 'sext_ln156_115' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 953 [2/2] (1.24ns) (grouped into DSP with root node output_reg_13_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_115, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 953 'mul' 'mul_ln156_9' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 954 [1/1] (0.00ns)   --->   "%data_reg_13_1_1 = load i8 %data_reg_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 954 'load' 'data_reg_13_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_13_1_1, i8 %data_reg_13_1, i8 %data_reg_14_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 955 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln156_117 = sext i8 %data_reg_13_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 956 'sext' 'sext_ln156_117' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 957 [2/2] (1.24ns) (grouped into DSP with root node output_reg_13_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_117, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 957 'mul' 'mul_ln156_10' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%data_reg_12_3_1 = load i8 %data_reg_11_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 958 'load' 'data_reg_12_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_12_3_1, i8 %data_reg_12_3, i8 %data_reg_13_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 959 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln156_132 = sext i8 %data_reg_12_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 960 'sext' 'sext_ln156_132' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 961 [2/2] (1.24ns) (grouped into DSP with root node output_reg_12_3)   --->   "%mul_ln156_12 = mul i16 %sext_ln156_132, i16 %sext_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 961 'mul' 'mul_ln156_12' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%data_reg_12_2_1 = load i8 %data_reg_11_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 962 'load' 'data_reg_12_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_12_2_1, i8 %data_reg_12_2, i8 %data_reg_13_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 963 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln156_134 = sext i8 %data_reg_12_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 964 'sext' 'sext_ln156_134' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 965 [2/2] (1.24ns) (grouped into DSP with root node output_reg_12_2)   --->   "%mul_ln156_13 = mul i16 %sext_ln156_134, i16 %sext_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 965 'mul' 'mul_ln156_13' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%data_reg_12_1_1 = load i8 %data_reg_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 966 'load' 'data_reg_12_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_12_1_1, i8 %data_reg_12_1, i8 %data_reg_13_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 967 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln156_136 = sext i8 %data_reg_12_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 968 'sext' 'sext_ln156_136' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 969 [2/2] (1.24ns) (grouped into DSP with root node output_reg_12_1)   --->   "%mul_ln156_14 = mul i16 %sext_ln156_136, i16 %sext_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 969 'mul' 'mul_ln156_14' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%data_reg_11_3_1 = load i8 %data_reg_10_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 970 'load' 'data_reg_11_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_11_3_1, i8 %data_reg_11_3, i8 %data_reg_12_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 971 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln156_151 = sext i8 %data_reg_11_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 972 'sext' 'sext_ln156_151' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 973 [2/2] (1.24ns) (grouped into DSP with root node output_reg_11_3)   --->   "%mul_ln156_16 = mul i16 %sext_ln156_151, i16 %sext_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 973 'mul' 'mul_ln156_16' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%data_reg_11_2_1 = load i8 %data_reg_10_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 974 'load' 'data_reg_11_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_11_2_1, i8 %data_reg_11_2, i8 %data_reg_12_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 975 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln156_153 = sext i8 %data_reg_11_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 976 'sext' 'sext_ln156_153' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 977 [2/2] (1.24ns) (grouped into DSP with root node output_reg_11_2)   --->   "%mul_ln156_17 = mul i16 %sext_ln156_153, i16 %sext_ln156_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 977 'mul' 'mul_ln156_17' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%data_reg_11_1_1 = load i8 %data_reg_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 978 'load' 'data_reg_11_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_11_1_1, i8 %data_reg_11_1, i8 %data_reg_12_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 979 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln156_155 = sext i8 %data_reg_11_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 980 'sext' 'sext_ln156_155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 981 [2/2] (1.24ns) (grouped into DSP with root node output_reg_11_1)   --->   "%mul_ln156_18 = mul i16 %sext_ln156_155, i16 %sext_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 981 'mul' 'mul_ln156_18' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%data_reg_10_3_1 = load i8 %data_reg_9_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 982 'load' 'data_reg_10_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_10_3_1, i8 %data_reg_10_3, i8 %data_reg_11_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 983 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln156_170 = sext i8 %data_reg_10_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 984 'sext' 'sext_ln156_170' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 985 [2/2] (1.24ns) (grouped into DSP with root node output_reg_10_3)   --->   "%mul_ln156_20 = mul i16 %sext_ln156_170, i16 %sext_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 985 'mul' 'mul_ln156_20' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%data_reg_10_2_1 = load i8 %data_reg_9_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 986 'load' 'data_reg_10_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_10_2_1, i8 %data_reg_10_2, i8 %data_reg_11_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 987 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln156_172 = sext i8 %data_reg_10_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 988 'sext' 'sext_ln156_172' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 989 [2/2] (1.24ns) (grouped into DSP with root node output_reg_10_2)   --->   "%mul_ln156_21 = mul i16 %sext_ln156_172, i16 %sext_ln156_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 989 'mul' 'mul_ln156_21' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%data_reg_10_1_1 = load i8 %data_reg_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 990 'load' 'data_reg_10_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_10_1_1, i8 %data_reg_10_1, i8 %data_reg_11_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 991 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln156_174 = sext i8 %data_reg_10_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 992 'sext' 'sext_ln156_174' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 993 [2/2] (1.24ns) (grouped into DSP with root node output_reg_10_1)   --->   "%mul_ln156_22 = mul i16 %sext_ln156_174, i16 %sext_ln156_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 993 'mul' 'mul_ln156_22' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%data_reg_9_3_1 = load i8 %data_reg_8_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 994 'load' 'data_reg_9_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_9_3_1, i8 %data_reg_9_3, i8 %data_reg_10_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 995 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln156_189 = sext i8 %data_reg_9_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 996 'sext' 'sext_ln156_189' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 997 [2/2] (1.24ns) (grouped into DSP with root node output_reg_9_3)   --->   "%mul_ln156_24 = mul i16 %sext_ln156_189, i16 %sext_ln156_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 997 'mul' 'mul_ln156_24' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 998 [1/1] (0.00ns)   --->   "%data_reg_9_2_1 = load i8 %data_reg_8_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 998 'load' 'data_reg_9_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_9_2_1, i8 %data_reg_9_2, i8 %data_reg_10_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 999 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln156_191 = sext i8 %data_reg_9_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1000 'sext' 'sext_ln156_191' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1001 [2/2] (1.24ns) (grouped into DSP with root node output_reg_9_2)   --->   "%mul_ln156_25 = mul i16 %sext_ln156_191, i16 %sext_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1001 'mul' 'mul_ln156_25' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1002 [1/1] (0.00ns)   --->   "%data_reg_9_1_1 = load i8 %data_reg_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1002 'load' 'data_reg_9_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_9_1_1, i8 %data_reg_9_1, i8 %data_reg_10_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1003 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln156_193 = sext i8 %data_reg_9_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1004 'sext' 'sext_ln156_193' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1005 [2/2] (1.24ns) (grouped into DSP with root node output_reg_9_1)   --->   "%mul_ln156_26 = mul i16 %sext_ln156_193, i16 %sext_ln156_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1005 'mul' 'mul_ln156_26' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%data_reg_8_3_1 = load i8 %data_reg_7_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1006 'load' 'data_reg_8_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_8_3_1, i8 %data_reg_8_3, i8 %data_reg_9_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1007 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln156_208 = sext i8 %data_reg_8_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1008 'sext' 'sext_ln156_208' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1009 [2/2] (1.24ns) (grouped into DSP with root node output_reg_8_3)   --->   "%mul_ln156_28 = mul i16 %sext_ln156_208, i16 %sext_ln156_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1009 'mul' 'mul_ln156_28' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%data_reg_8_2_1 = load i8 %data_reg_7_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1010 'load' 'data_reg_8_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_8_2_1, i8 %data_reg_8_2, i8 %data_reg_9_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1011 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln156_210 = sext i8 %data_reg_8_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1012 'sext' 'sext_ln156_210' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1013 [2/2] (1.24ns) (grouped into DSP with root node output_reg_8_2)   --->   "%mul_ln156_29 = mul i16 %sext_ln156_210, i16 %sext_ln156_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1013 'mul' 'mul_ln156_29' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%data_reg_8_1_1 = load i8 %data_reg_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1014 'load' 'data_reg_8_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_8_1_1, i8 %data_reg_8_1, i8 %data_reg_9_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1015 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln156_212 = sext i8 %data_reg_8_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1016 'sext' 'sext_ln156_212' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1017 [2/2] (1.24ns) (grouped into DSP with root node output_reg_8_1)   --->   "%mul_ln156_30 = mul i16 %sext_ln156_212, i16 %sext_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1017 'mul' 'mul_ln156_30' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1018 [1/1] (0.00ns)   --->   "%data_reg_7_3_1 = load i8 %data_reg_6_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1018 'load' 'data_reg_7_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_7_3_1, i8 %data_reg_7_3, i8 %data_reg_8_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1019 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln156_227 = sext i8 %data_reg_7_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1020 'sext' 'sext_ln156_227' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1021 [2/2] (1.24ns) (grouped into DSP with root node output_reg_7_3)   --->   "%mul_ln156_32 = mul i16 %sext_ln156_227, i16 %sext_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1021 'mul' 'mul_ln156_32' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%data_reg_7_2_1 = load i8 %data_reg_6_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1022 'load' 'data_reg_7_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_7_2_1, i8 %data_reg_7_2, i8 %data_reg_8_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1023 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln156_229 = sext i8 %data_reg_7_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1024 'sext' 'sext_ln156_229' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1025 [2/2] (1.24ns) (grouped into DSP with root node output_reg_7_2)   --->   "%mul_ln156_33 = mul i16 %sext_ln156_229, i16 %sext_ln156_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1025 'mul' 'mul_ln156_33' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%data_reg_7_1_1 = load i8 %data_reg_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1026 'load' 'data_reg_7_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_7_1_1, i8 %data_reg_7_1, i8 %data_reg_8_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1027 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln156_231 = sext i8 %data_reg_7_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1028 'sext' 'sext_ln156_231' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1029 [2/2] (1.24ns) (grouped into DSP with root node output_reg_7_1)   --->   "%mul_ln156_34 = mul i16 %sext_ln156_231, i16 %sext_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1029 'mul' 'mul_ln156_34' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%data_reg_6_3_1 = load i8 %data_reg_5_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1030 'load' 'data_reg_6_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_6_3_1, i8 %data_reg_6_3, i8 %data_reg_7_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1031 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln156_246 = sext i8 %data_reg_6_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1032 'sext' 'sext_ln156_246' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1033 [2/2] (1.24ns) (grouped into DSP with root node output_reg_6_3)   --->   "%mul_ln156_36 = mul i16 %sext_ln156_246, i16 %sext_ln156_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1033 'mul' 'mul_ln156_36' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%data_reg_6_2_1 = load i8 %data_reg_5_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1034 'load' 'data_reg_6_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_6_2_1, i8 %data_reg_6_2, i8 %data_reg_7_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1035 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln156_248 = sext i8 %data_reg_6_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1036 'sext' 'sext_ln156_248' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1037 [2/2] (1.24ns) (grouped into DSP with root node output_reg_6_2)   --->   "%mul_ln156_37 = mul i16 %sext_ln156_248, i16 %sext_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1037 'mul' 'mul_ln156_37' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%data_reg_6_1_1 = load i8 %data_reg_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1038 'load' 'data_reg_6_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_6_1_1, i8 %data_reg_6_1, i8 %data_reg_7_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1039 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln156_250 = sext i8 %data_reg_6_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1040 'sext' 'sext_ln156_250' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1041 [2/2] (1.24ns) (grouped into DSP with root node output_reg_6_1)   --->   "%mul_ln156_38 = mul i16 %sext_ln156_250, i16 %sext_ln156_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1041 'mul' 'mul_ln156_38' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1042 [1/1] (0.00ns)   --->   "%data_reg_5_3_1 = load i8 %data_reg_4_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1042 'load' 'data_reg_5_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_5_3_1, i8 %data_reg_5_3, i8 %data_reg_6_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1043 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln156_265 = sext i8 %data_reg_5_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1044 'sext' 'sext_ln156_265' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1045 [2/2] (1.24ns) (grouped into DSP with root node output_reg_5_3)   --->   "%mul_ln156_40 = mul i16 %sext_ln156_265, i16 %sext_ln156_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1045 'mul' 'mul_ln156_40' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%data_reg_5_2_1 = load i8 %data_reg_4_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1046 'load' 'data_reg_5_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_5_2_1, i8 %data_reg_5_2, i8 %data_reg_6_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1047 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln156_267 = sext i8 %data_reg_5_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1048 'sext' 'sext_ln156_267' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1049 [2/2] (1.24ns) (grouped into DSP with root node output_reg_5_2)   --->   "%mul_ln156_41 = mul i16 %sext_ln156_267, i16 %sext_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1049 'mul' 'mul_ln156_41' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1050 [1/1] (0.00ns)   --->   "%data_reg_5_1_1 = load i8 %data_reg_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1050 'load' 'data_reg_5_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_5_1_1, i8 %data_reg_5_1, i8 %data_reg_6_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1051 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln156_269 = sext i8 %data_reg_5_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1052 'sext' 'sext_ln156_269' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1053 [2/2] (1.24ns) (grouped into DSP with root node output_reg_5_1)   --->   "%mul_ln156_42 = mul i16 %sext_ln156_269, i16 %sext_ln156_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1053 'mul' 'mul_ln156_42' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%data_reg_4_3_1 = load i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1054 'load' 'data_reg_4_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_4_3_1, i8 %data_reg_4_3, i8 %data_reg_5_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1055 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln156_284 = sext i8 %data_reg_4_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1056 'sext' 'sext_ln156_284' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1057 [2/2] (1.24ns) (grouped into DSP with root node output_reg_4_3)   --->   "%mul_ln156_44 = mul i16 %sext_ln156_284, i16 %sext_ln156_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1057 'mul' 'mul_ln156_44' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1058 [1/1] (0.00ns)   --->   "%data_reg_4_2_1 = load i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1058 'load' 'data_reg_4_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_4_2_1, i8 %data_reg_4_2, i8 %data_reg_5_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1059 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln156_286 = sext i8 %data_reg_4_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1060 'sext' 'sext_ln156_286' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1061 [2/2] (1.24ns) (grouped into DSP with root node output_reg_4_2)   --->   "%mul_ln156_45 = mul i16 %sext_ln156_286, i16 %sext_ln156_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1061 'mul' 'mul_ln156_45' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%data_reg_4_1_1 = load i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1062 'load' 'data_reg_4_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_4_1_1, i8 %data_reg_4_1, i8 %data_reg_5_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1063 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln156_288 = sext i8 %data_reg_4_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1064 'sext' 'sext_ln156_288' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1065 [2/2] (1.24ns) (grouped into DSP with root node output_reg_4_1)   --->   "%mul_ln156_46 = mul i16 %sext_ln156_288, i16 %sext_ln156_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1065 'mul' 'mul_ln156_46' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1066 'load' 'data_reg_3_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3, i8 %data_reg_4_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1067 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln156_303 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1068 'sext' 'sext_ln156_303' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1069 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_3)   --->   "%mul_ln156_48 = mul i16 %sext_ln156_303, i16 %sext_ln156_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1069 'mul' 'mul_ln156_48' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1070 'load' 'data_reg_3_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2, i8 %data_reg_4_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1071 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln156_305 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1072 'sext' 'sext_ln156_305' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1073 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_49 = mul i16 %sext_ln156_305, i16 %sext_ln156_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1073 'mul' 'mul_ln156_49' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1074 'load' 'data_reg_3_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1, i8 %data_reg_4_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1075 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln156_307 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1076 'sext' 'sext_ln156_307' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1077 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_50 = mul i16 %sext_ln156_307, i16 %sext_ln156_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1077 'mul' 'mul_ln156_50' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1078 'load' 'data_reg_2_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1079 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln156_322 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1080 'sext' 'sext_ln156_322' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1081 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_3)   --->   "%mul_ln156_52 = mul i16 %sext_ln156_322, i16 %sext_ln156_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1081 'mul' 'mul_ln156_52' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1082 'load' 'data_reg_2_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1083 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln156_324 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1084 'sext' 'sext_ln156_324' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1085 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_53 = mul i16 %sext_ln156_324, i16 %sext_ln156_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1085 'mul' 'mul_ln156_53' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1086 'load' 'data_reg_2_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1087 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln156_326 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1088 'sext' 'sext_ln156_326' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1089 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_54 = mul i16 %sext_ln156_326, i16 %sext_ln156_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1089 'mul' 'mul_ln156_54' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1090 'load' 'data_reg_1_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1091 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln156_341 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1092 'sext' 'sext_ln156_341' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1093 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_3)   --->   "%mul_ln156_56 = mul i16 %sext_ln156_341, i16 %sext_ln156_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1093 'mul' 'mul_ln156_56' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1094 'load' 'data_reg_1_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1095 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln156_343 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1096 'sext' 'sext_ln156_343' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1097 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_57 = mul i16 %sext_ln156_343, i16 %sext_ln156_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1097 'mul' 'mul_ln156_57' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1098 'load' 'data_reg_1_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1099 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln156_345 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1100 'sext' 'sext_ln156_345' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 1101 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_58 = mul i16 %sext_ln156_345, i16 %sext_ln156_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1101 'mul' 'mul_ln156_58' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1102 [1/1] (0.85ns)   --->   "%icmp_ln163_15 = icmp_ult  i32 %add_ln138_14, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1102 'icmp' 'icmp_ln163_15' <Predicate = (icmp_ln190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.12ns)   --->   "%and_ln163_15 = and i1 %icmp_ln163_15, i1 %xor_ln138_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1103 'and' 'and_ln163_15' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_15, void %0_end, void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1104 'br' 'br_ln163' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%psum_load = load i32 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1105 'load' 'psum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%psum_1_load = load i32 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1106 'load' 'psum_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%psum_2_load = load i32 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1107 'load' 'psum_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%psum_3_load = load i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1108 'load' 'psum_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%psum_4_load = load i32 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1109 'load' 'psum_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%psum_5_load = load i32 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1110 'load' 'psum_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%psum_6_load = load i32 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1111 'load' 'psum_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%psum_7_load = load i32 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1112 'load' 'psum_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%psum_8_load = load i32 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1113 'load' 'psum_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%psum_9_load = load i32 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1114 'load' 'psum_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%psum_10_load = load i32 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1115 'load' 'psum_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%psum_11_load = load i32 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1116 'load' 'psum_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%psum_12_load = load i32 %psum_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1117 'load' 'psum_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%psum_13_load = load i32 %psum_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1118 'load' 'psum_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%psum_14_load = load i32 %psum_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1119 'load' 'psum_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%psum_15_load = load i32 %psum_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1120 'load' 'psum_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%psum_16_load = load i32 %psum_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1121 'load' 'psum_16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%psum_17_load = load i32 %psum_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1122 'load' 'psum_17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns)   --->   "%psum_18_load = load i32 %psum_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1123 'load' 'psum_18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%psum_19_load = load i32 %psum_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1124 'load' 'psum_19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%psum_20_load = load i32 %psum_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1125 'load' 'psum_20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns)   --->   "%psum_21_load = load i32 %psum_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1126 'load' 'psum_21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1127 [1/1] (0.00ns)   --->   "%psum_22_load = load i32 %psum_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1127 'load' 'psum_22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%psum_23_load = load i32 %psum_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1128 'load' 'psum_23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%psum_24_load = load i32 %psum_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1129 'load' 'psum_24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%psum_25_load = load i32 %psum_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1130 'load' 'psum_25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%psum_26_load = load i32 %psum_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1131 'load' 'psum_26_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%psum_27_load = load i32 %psum_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1132 'load' 'psum_27_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%psum_28_load = load i32 %psum_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1133 'load' 'psum_28_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%psum_29_load = load i32 %psum_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1134 'load' 'psum_29_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%psum_30_load = load i32 %psum_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1135 'load' 'psum_30_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%psum_31_load = load i32 %psum_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1136 'load' 'psum_31_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%psum_32_load = load i32 %psum_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1137 'load' 'psum_32_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%psum_33_load = load i32 %psum_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1138 'load' 'psum_33_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%psum_34_load = load i32 %psum_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1139 'load' 'psum_34_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%psum_35_load = load i32 %psum_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1140 'load' 'psum_35_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%psum_36_load = load i32 %psum_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1141 'load' 'psum_36_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%psum_37_load = load i32 %psum_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1142 'load' 'psum_37_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%psum_38_load = load i32 %psum_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1143 'load' 'psum_38_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "%psum_39_load = load i32 %psum_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1144 'load' 'psum_39_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%psum_40_load = load i32 %psum_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1145 'load' 'psum_40_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%psum_41_load = load i32 %psum_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1146 'load' 'psum_41_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%psum_42_load = load i32 %psum_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1147 'load' 'psum_42_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.00ns)   --->   "%psum_43_load = load i32 %psum_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1148 'load' 'psum_43_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%psum_44_load = load i32 %psum_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1149 'load' 'psum_44_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%psum_45_load = load i32 %psum_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1150 'load' 'psum_45_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%psum_46_load = load i32 %psum_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1151 'load' 'psum_46_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.00ns)   --->   "%psum_47_load = load i32 %psum_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1152 'load' 'psum_47_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%psum_48_load = load i32 %psum_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1153 'load' 'psum_48_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%psum_49_load = load i32 %psum_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1154 'load' 'psum_49_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%psum_50_load = load i32 %psum_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1155 'load' 'psum_50_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%psum_51_load = load i32 %psum_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1156 'load' 'psum_51_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%psum_52_load = load i32 %psum_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1157 'load' 'psum_52_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%psum_53_load = load i32 %psum_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1158 'load' 'psum_53_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%psum_54_load = load i32 %psum_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1159 'load' 'psum_54_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%psum_55_load = load i32 %psum_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1160 'load' 'psum_55_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%psum_56_load = load i32 %psum_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1161 'load' 'psum_56_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%psum_57_load = load i32 %psum_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1162 'load' 'psum_57_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%psum_58_load = load i32 %psum_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1163 'load' 'psum_58_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%psum_59_load = load i32 %psum_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1164 'load' 'psum_59_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%psum_60_load = load i32 %psum_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1165 'load' 'psum_60_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%psum_61_load = load i32 %psum_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1166 'load' 'psum_61_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%psum_62_load = load i32 %psum_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1167 'load' 'psum_62_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%psum_63_load = load i32 %psum_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1168 'load' 'psum_63_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (0.00ns)   --->   "%psum_64_load = load i32 %psum_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1169 'load' 'psum_64_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%psum_65_load = load i32 %psum_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1170 'load' 'psum_65_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%psum_66_load = load i32 %psum_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1171 'load' 'psum_66_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%psum_67_load = load i32 %psum_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1172 'load' 'psum_67_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%psum_68_load = load i32 %psum_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1173 'load' 'psum_68_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%psum_69_load = load i32 %psum_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1174 'load' 'psum_69_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%psum_70_load = load i32 %psum_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1175 'load' 'psum_70_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%psum_71_load = load i32 %psum_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1176 'load' 'psum_71_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%psum_72_load = load i32 %psum_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1177 'load' 'psum_72_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%psum_73_load = load i32 %psum_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1178 'load' 'psum_73_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%psum_74_load = load i32 %psum_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1179 'load' 'psum_74_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%psum_75_load = load i32 %psum_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1180 'load' 'psum_75_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%psum_76_load = load i32 %psum_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1181 'load' 'psum_76_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%psum_77_load = load i32 %psum_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1182 'load' 'psum_77_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%psum_78_load = load i32 %psum_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1183 'load' 'psum_78_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%psum_79_load = load i32 %psum_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1184 'load' 'psum_79_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%psum_80_load = load i32 %psum_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1185 'load' 'psum_80_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.00ns)   --->   "%psum_81_load = load i32 %psum_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1186 'load' 'psum_81_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%psum_82_load = load i32 %psum_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1187 'load' 'psum_82_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns)   --->   "%psum_83_load = load i32 %psum_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1188 'load' 'psum_83_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%psum_84_load = load i32 %psum_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1189 'load' 'psum_84_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%psum_85_load = load i32 %psum_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1190 'load' 'psum_85_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%psum_86_load = load i32 %psum_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1191 'load' 'psum_86_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%psum_87_load = load i32 %psum_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1192 'load' 'psum_87_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%psum_88_load = load i32 %psum_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1193 'load' 'psum_88_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%psum_89_load = load i32 %psum_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1194 'load' 'psum_89_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%psum_90_load = load i32 %psum_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1195 'load' 'psum_90_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%psum_91_load = load i32 %psum_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1196 'load' 'psum_91_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%psum_92_load = load i32 %psum_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1197 'load' 'psum_92_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%psum_93_load = load i32 %psum_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1198 'load' 'psum_93_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%psum_94_load = load i32 %psum_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1199 'load' 'psum_94_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%psum_95_load = load i32 %psum_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1200 'load' 'psum_95_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%psum_96_load = load i32 %psum_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1201 'load' 'psum_96_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.00ns)   --->   "%psum_97_load = load i32 %psum_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1202 'load' 'psum_97_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%psum_98_load = load i32 %psum_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1203 'load' 'psum_98_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%psum_99_load = load i32 %psum_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1204 'load' 'psum_99_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%psum_100_load = load i32 %psum_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1205 'load' 'psum_100_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%psum_101_load = load i32 %psum_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1206 'load' 'psum_101_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%psum_102_load = load i32 %psum_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1207 'load' 'psum_102_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "%psum_103_load = load i32 %psum_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1208 'load' 'psum_103_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%psum_104_load = load i32 %psum_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1209 'load' 'psum_104_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%psum_105_load = load i32 %psum_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1210 'load' 'psum_105_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%psum_106_load = load i32 %psum_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1211 'load' 'psum_106_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%psum_107_load = load i32 %psum_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1212 'load' 'psum_107_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%psum_108_load = load i32 %psum_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1213 'load' 'psum_108_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%psum_109_load = load i32 %psum_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1214 'load' 'psum_109_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%psum_110_load = load i32 %psum_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1215 'load' 'psum_110_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%psum_111_load = load i32 %psum_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1216 'load' 'psum_111_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%psum_112_load = load i32 %psum_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1217 'load' 'psum_112_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%psum_113_load = load i32 %psum_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1218 'load' 'psum_113_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%psum_114_load = load i32 %psum_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1219 'load' 'psum_114_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%psum_115_load = load i32 %psum_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1220 'load' 'psum_115_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%psum_116_load = load i32 %psum_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1221 'load' 'psum_116_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%psum_117_load = load i32 %psum_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1222 'load' 'psum_117_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%psum_118_load = load i32 %psum_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1223 'load' 'psum_118_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%psum_119_load = load i32 %psum_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1224 'load' 'psum_119_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%psum_120_load = load i32 %psum_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1225 'load' 'psum_120_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%psum_121_load = load i32 %psum_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1226 'load' 'psum_121_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%psum_122_load = load i32 %psum_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1227 'load' 'psum_122_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%psum_123_load = load i32 %psum_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1228 'load' 'psum_123_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%psum_124_load = load i32 %psum_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1229 'load' 'psum_124_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%psum_125_load = load i32 %psum_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1230 'load' 'psum_125_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%psum_126_load = load i32 %psum_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1231 'load' 'psum_126_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%psum_127_load = load i32 %psum_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1232 'load' 'psum_127_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%psum_128_load = load i32 %psum_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1233 'load' 'psum_128_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%psum_129_load = load i32 %psum_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1234 'load' 'psum_129_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%psum_130_load = load i32 %psum_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1235 'load' 'psum_130_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%psum_131_load = load i32 %psum_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1236 'load' 'psum_131_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%psum_132_load = load i32 %psum_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1237 'load' 'psum_132_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%psum_133_load = load i32 %psum_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1238 'load' 'psum_133_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%psum_134_load = load i32 %psum_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1239 'load' 'psum_134_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.00ns)   --->   "%psum_135_load = load i32 %psum_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1240 'load' 'psum_135_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%psum_136_load = load i32 %psum_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1241 'load' 'psum_136_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%psum_137_load = load i32 %psum_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1242 'load' 'psum_137_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%psum_138_load = load i32 %psum_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1243 'load' 'psum_138_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns)   --->   "%psum_139_load = load i32 %psum_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1244 'load' 'psum_139_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%psum_140_load = load i32 %psum_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1245 'load' 'psum_140_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%psum_141_load = load i32 %psum_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1246 'load' 'psum_141_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%psum_142_load = load i32 %psum_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1247 'load' 'psum_142_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1248 [1/1] (0.00ns)   --->   "%psum_143_load = load i32 %psum_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1248 'load' 'psum_143_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%psum_144_load = load i32 %psum_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1249 'load' 'psum_144_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%psum_145_load = load i32 %psum_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1250 'load' 'psum_145_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%psum_146_load = load i32 %psum_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1251 'load' 'psum_146_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%psum_147_load = load i32 %psum_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1252 'load' 'psum_147_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%psum_148_load = load i32 %psum_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1253 'load' 'psum_148_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%psum_149_load = load i32 %psum_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1254 'load' 'psum_149_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%psum_150_load = load i32 %psum_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1255 'load' 'psum_150_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%psum_151_load = load i32 %psum_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1256 'load' 'psum_151_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.00ns)   --->   "%psum_152_load = load i32 %psum_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1257 'load' 'psum_152_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%psum_153_load = load i32 %psum_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1258 'load' 'psum_153_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.00ns)   --->   "%psum_154_load = load i32 %psum_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1259 'load' 'psum_154_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%psum_155_load = load i32 %psum_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1260 'load' 'psum_155_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.00ns)   --->   "%psum_156_load = load i32 %psum_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1261 'load' 'psum_156_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%psum_157_load = load i32 %psum_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1262 'load' 'psum_157_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%psum_158_load = load i32 %psum_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1263 'load' 'psum_158_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.00ns)   --->   "%psum_159_load = load i32 %psum_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1264 'load' 'psum_159_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%psum_160_load = load i32 %psum_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1265 'load' 'psum_160_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%psum_161_load = load i32 %psum_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1266 'load' 'psum_161_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%psum_162_load = load i32 %psum_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1267 'load' 'psum_162_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%psum_163_load = load i32 %psum_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1268 'load' 'psum_163_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.00ns)   --->   "%psum_164_load = load i32 %psum_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1269 'load' 'psum_164_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%psum_165_load = load i32 %psum_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1270 'load' 'psum_165_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%psum_166_load = load i32 %psum_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1271 'load' 'psum_166_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%psum_167_load = load i32 %psum_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1272 'load' 'psum_167_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%psum_168_load = load i32 %psum_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1273 'load' 'psum_168_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (0.00ns)   --->   "%psum_169_load = load i32 %psum_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1274 'load' 'psum_169_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%psum_170_load = load i32 %psum_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1275 'load' 'psum_170_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.00ns)   --->   "%psum_171_load = load i32 %psum_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1276 'load' 'psum_171_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%psum_172_load = load i32 %psum_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1277 'load' 'psum_172_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.00ns)   --->   "%psum_173_load = load i32 %psum_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1278 'load' 'psum_173_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1279 [1/1] (0.00ns)   --->   "%psum_174_load = load i32 %psum_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1279 'load' 'psum_174_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%psum_175_load = load i32 %psum_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1280 'load' 'psum_175_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%psum_176_load = load i32 %psum_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1281 'load' 'psum_176_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%psum_177_load = load i32 %psum_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1282 'load' 'psum_177_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%psum_178_load = load i32 %psum_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1283 'load' 'psum_178_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%psum_179_load = load i32 %psum_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1284 'load' 'psum_179_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%psum_180_load = load i32 %psum_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1285 'load' 'psum_180_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%psum_181_load = load i32 %psum_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1286 'load' 'psum_181_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.00ns)   --->   "%psum_182_load = load i32 %psum_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1287 'load' 'psum_182_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%psum_183_load = load i32 %psum_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1288 'load' 'psum_183_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.00ns)   --->   "%psum_184_load = load i32 %psum_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1289 'load' 'psum_184_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%psum_185_load = load i32 %psum_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1290 'load' 'psum_185_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%psum_186_load = load i32 %psum_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1291 'load' 'psum_186_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [1/1] (0.00ns)   --->   "%psum_187_load = load i32 %psum_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1292 'load' 'psum_187_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.00ns)   --->   "%psum_188_load = load i32 %psum_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1293 'load' 'psum_188_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%psum_189_load = load i32 %psum_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1294 'load' 'psum_189_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.00ns)   --->   "%psum_190_load = load i32 %psum_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1295 'load' 'psum_190_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "%psum_191_load = load i32 %psum_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1296 'load' 'psum_191_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1297 [1/1] (0.00ns)   --->   "%psum_192_load = load i32 %psum_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1297 'load' 'psum_192_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%psum_193_load = load i32 %psum_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1298 'load' 'psum_193_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%psum_194_load = load i32 %psum_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1299 'load' 'psum_194_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%psum_195_load = load i32 %psum_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1300 'load' 'psum_195_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%psum_196_load = load i32 %psum_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1301 'load' 'psum_196_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.00ns)   --->   "%psum_197_load = load i32 %psum_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1302 'load' 'psum_197_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1303 [1/1] (0.00ns)   --->   "%psum_198_load = load i32 %psum_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1303 'load' 'psum_198_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%psum_199_load = load i32 %psum_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1304 'load' 'psum_199_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.00ns)   --->   "%psum_200_load = load i32 %psum_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1305 'load' 'psum_200_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%psum_201_load = load i32 %psum_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1306 'load' 'psum_201_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%psum_202_load = load i32 %psum_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1307 'load' 'psum_202_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%psum_203_load = load i32 %psum_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1308 'load' 'psum_203_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (0.00ns)   --->   "%psum_204_load = load i32 %psum_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1309 'load' 'psum_204_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%psum_205_load = load i32 %psum_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1310 'load' 'psum_205_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%psum_206_load = load i32 %psum_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1311 'load' 'psum_206_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%psum_207_load = load i32 %psum_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1312 'load' 'psum_207_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%psum_208_load = load i32 %psum_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1313 'load' 'psum_208_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%psum_209_load = load i32 %psum_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1314 'load' 'psum_209_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%psum_210_load = load i32 %psum_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1315 'load' 'psum_210_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns)   --->   "%psum_211_load = load i32 %psum_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1316 'load' 'psum_211_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns)   --->   "%psum_212_load = load i32 %psum_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1317 'load' 'psum_212_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%psum_213_load = load i32 %psum_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1318 'load' 'psum_213_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.00ns)   --->   "%psum_214_load = load i32 %psum_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1319 'load' 'psum_214_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%psum_215_load = load i32 %psum_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1320 'load' 'psum_215_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%psum_216_load = load i32 %psum_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1321 'load' 'psum_216_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%psum_217_load = load i32 %psum_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1322 'load' 'psum_217_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%psum_218_load = load i32 %psum_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1323 'load' 'psum_218_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.00ns)   --->   "%psum_219_load = load i32 %psum_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1324 'load' 'psum_219_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%psum_220_load = load i32 %psum_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1325 'load' 'psum_220_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%psum_221_load = load i32 %psum_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1326 'load' 'psum_221_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.00ns)   --->   "%psum_222_load = load i32 %psum_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1327 'load' 'psum_222_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1328 [1/1] (0.00ns)   --->   "%psum_223_load = load i32 %psum_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1328 'load' 'psum_223_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns)   --->   "%psum_224_load = load i32 %psum_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1329 'load' 'psum_224_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (0.00ns)   --->   "%psum_225_load = load i32 %psum_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1330 'load' 'psum_225_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%psum_226_load = load i32 %psum_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1331 'load' 'psum_226_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%psum_227_load = load i32 %psum_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1332 'load' 'psum_227_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (0.00ns)   --->   "%psum_228_load = load i32 %psum_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1333 'load' 'psum_228_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%psum_229_load = load i32 %psum_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1334 'load' 'psum_229_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.00ns)   --->   "%psum_230_load = load i32 %psum_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1335 'load' 'psum_230_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1336 [1/1] (0.00ns)   --->   "%psum_231_load = load i32 %psum_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1336 'load' 'psum_231_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1337 [1/1] (0.00ns)   --->   "%psum_232_load = load i32 %psum_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1337 'load' 'psum_232_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1338 [1/1] (0.00ns)   --->   "%psum_233_load = load i32 %psum_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1338 'load' 'psum_233_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1339 [1/1] (0.00ns)   --->   "%psum_234_load = load i32 %psum_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1339 'load' 'psum_234_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1340 [1/1] (0.00ns)   --->   "%psum_235_load = load i32 %psum_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1340 'load' 'psum_235_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/1] (0.00ns)   --->   "%psum_236_load = load i32 %psum_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1341 'load' 'psum_236_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1342 [1/1] (0.00ns)   --->   "%psum_237_load = load i32 %psum_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1342 'load' 'psum_237_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1343 [1/1] (0.00ns)   --->   "%psum_238_load = load i32 %psum_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1343 'load' 'psum_238_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%psum_239_load = load i32 %psum_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1344 'load' 'psum_239_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1345 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1346 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1347 [1/2] (0.59ns)   --->   "%input_data_0 = load i6 %data_l1_0257_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1347 'load' 'input_data_0' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 1348 [1/2] (0.59ns)   --->   "%data_l1_1258_i_load = load i6 %data_l1_1258_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1348 'load' 'data_l1_1258_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 1349 [1/1] (0.30ns)   --->   "%input_data_1 = select i1 %icmp_ln138, i8, i8 %data_l1_1258_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1349 'select' 'input_data_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1350 [1/2] (0.59ns)   --->   "%data_l1_2259_i_load = load i6 %data_l1_2259_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1350 'load' 'data_l1_2259_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 1351 [1/1] (0.30ns)   --->   "%input_data_2 = select i1 %tmp, i8, i8 %data_l1_2259_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1351 'select' 'input_data_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1352 [1/2] (0.59ns)   --->   "%data_l1_3260_i_load = load i6 %data_l1_3260_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1352 'load' 'data_l1_3260_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 1353 [1/1] (0.30ns)   --->   "%input_data_3 = select i1 %tmp_1, i8, i8 %data_l1_3260_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1353 'select' 'input_data_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node input_data_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1354 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node input_data_4)   --->   "%xor_ln138 = xor i1 %tmp_2, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1355 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/2] (0.59ns)   --->   "%data_l1_4261_i_load = load i6 %data_l1_4261_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1356 'load' 'data_l1_4261_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1357 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_4 = and i1 %data_l1_4261_i_load, i1 %xor_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1357 'and' 'input_data_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node input_data_5)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_4, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1358 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node input_data_5)   --->   "%xor_ln138_1 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1359 'xor' 'xor_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1360 [1/2] (0.59ns)   --->   "%data_l1_5262_i_load = load i6 %data_l1_5262_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1360 'load' 'data_l1_5262_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1361 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_5 = and i1 %data_l1_5262_i_load, i1 %xor_ln138_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1361 'and' 'input_data_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node input_data_6)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_5, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1362 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node input_data_6)   --->   "%xor_ln138_2 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1363 'xor' 'xor_ln138_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1364 [1/2] (0.59ns)   --->   "%data_l1_6263_i_load = load i6 %data_l1_6263_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1364 'load' 'data_l1_6263_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1365 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_6 = and i1 %data_l1_6263_i_load, i1 %xor_ln138_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1365 'and' 'input_data_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node input_data_7)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_6, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1366 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node input_data_7)   --->   "%xor_ln138_3 = xor i1 %tmp_5, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1367 'xor' 'xor_ln138_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/2] (0.59ns)   --->   "%data_l1_7264_i_load = load i6 %data_l1_7264_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1368 'load' 'data_l1_7264_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1369 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_7 = and i1 %data_l1_7264_i_load, i1 %xor_ln138_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1369 'and' 'input_data_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node input_data_8)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_7, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1370 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node input_data_8)   --->   "%xor_ln138_4 = xor i1 %tmp_6, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1371 'xor' 'xor_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1372 [1/2] (0.59ns)   --->   "%data_l1_8265_i_load = load i6 %data_l1_8265_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1372 'load' 'data_l1_8265_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1373 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_8 = and i1 %data_l1_8265_i_load, i1 %xor_ln138_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1373 'and' 'input_data_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node input_data_9)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_8, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1374 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node input_data_9)   --->   "%xor_ln138_5 = xor i1 %tmp_7, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1375 'xor' 'xor_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1376 [1/2] (0.59ns)   --->   "%data_l1_9266_i_load = load i6 %data_l1_9266_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1376 'load' 'data_l1_9266_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1377 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_9 = and i1 %data_l1_9266_i_load, i1 %xor_ln138_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1377 'and' 'input_data_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node input_data_10)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_9, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1378 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node input_data_10)   --->   "%xor_ln138_6 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1379 'xor' 'xor_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/2] (0.59ns)   --->   "%data_l1_10267_i_load = load i6 %data_l1_10267_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1380 'load' 'data_l1_10267_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1381 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_10 = and i1 %data_l1_10267_i_load, i1 %xor_ln138_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1381 'and' 'input_data_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node input_data_11)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_10, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1382 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node input_data_11)   --->   "%xor_ln138_7 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1383 'xor' 'xor_ln138_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1384 [1/2] (0.59ns)   --->   "%data_l1_11268_i_load = load i6 %data_l1_11268_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1384 'load' 'data_l1_11268_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1385 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_11 = and i1 %data_l1_11268_i_load, i1 %xor_ln138_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1385 'and' 'input_data_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node input_data_12)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_11, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1386 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node input_data_12)   --->   "%xor_ln138_8 = xor i1 %tmp_10, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1387 'xor' 'xor_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/2] (0.59ns)   --->   "%data_l1_12269_i_load = load i6 %data_l1_12269_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1388 'load' 'data_l1_12269_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1389 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_12 = and i1 %data_l1_12269_i_load, i1 %xor_ln138_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1389 'and' 'input_data_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node input_data_13)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_12, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1390 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node input_data_13)   --->   "%xor_ln138_9 = xor i1 %tmp_11, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1391 'xor' 'xor_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/2] (0.59ns)   --->   "%data_l1_13270_i_load = load i6 %data_l1_13270_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1392 'load' 'data_l1_13270_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_13 = and i1 %data_l1_13270_i_load, i1 %xor_ln138_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1393 'and' 'input_data_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node input_data_14)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_13, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1394 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node input_data_14)   --->   "%xor_ln138_10 = xor i1 %tmp_12, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1395 'xor' 'xor_ln138_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1396 [1/2] (0.59ns)   --->   "%data_l1_14271_i_load = load i6 %data_l1_14271_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1396 'load' 'data_l1_14271_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1397 [1/1] (0.12ns) (out node of the LUT)   --->   "%input_data_14 = and i1 %data_l1_14271_i_load, i1 %xor_ln138_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1397 'and' 'input_data_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/2] (0.59ns)   --->   "%data_l1_15272_i_load = load i6 %data_l1_15272_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1398 'load' 'data_l1_15272_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_4 : Operation 1399 [1/1] (0.12ns)   --->   "%input_data_15 = and i1 %data_l1_15272_i_load, i1 %xor_ln138_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1399 'and' 'input_data_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "%data_reg_15_15_1 = load i1 %data_reg_14_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1400 'load' 'data_reg_15_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_15_1, i1 %data_reg_15_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1401 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_15)   --->   "%select_ln156 = select i1 %data_reg_15_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1402 'select' 'select_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_15)   --->   "%and_ln156 = and i8 %select_ln156, i8 %p_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1403 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_15)   --->   "%sext_ln156_63 = sext i8 %and_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1404 'sext' 'sext_ln156_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1405 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_15 = add i32 %sext_ln156_63, i32 %psum_195_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1405 'add' 'output_reg_15_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%data_reg_15_14_1 = load i1 %data_reg_14_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1406 'load' 'data_reg_15_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_14_1, i1 %data_reg_15_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1407 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_14)   --->   "%select_ln156_1 = select i1 %data_reg_15_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1408 'select' 'select_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_14)   --->   "%and_ln156_1 = and i8 %select_ln156_1, i8 %p_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1409 'and' 'and_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_14)   --->   "%sext_ln156_64 = sext i8 %and_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1410 'sext' 'sext_ln156_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_14 = add i32 %sext_ln156_64, i32 %psum_211_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1411 'add' 'output_reg_15_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%data_reg_15_13_1 = load i1 %data_reg_14_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1412 'load' 'data_reg_15_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_13_1, i1 %data_reg_15_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1413 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_13)   --->   "%select_ln156_2 = select i1 %data_reg_15_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1414 'select' 'select_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_13)   --->   "%and_ln156_2 = and i8 %select_ln156_2, i8 %p_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1415 'and' 'and_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_13)   --->   "%sext_ln156_65 = sext i8 %and_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1416 'sext' 'sext_ln156_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_13 = add i32 %sext_ln156_65, i32 %psum_227_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1417 'add' 'output_reg_15_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%data_reg_15_12_1 = load i1 %data_reg_14_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1418 'load' 'data_reg_15_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_12_1, i1 %data_reg_15_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1419 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_12)   --->   "%select_ln156_3 = select i1 %data_reg_15_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1420 'select' 'select_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_12)   --->   "%and_ln156_3 = and i8 %select_ln156_3, i8 %p_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1421 'and' 'and_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_12)   --->   "%sext_ln156_66 = sext i8 %and_ln156_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1422 'sext' 'sext_ln156_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_12 = add i32 %sext_ln156_66, i32 %psum_239_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1423 'add' 'output_reg_15_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%data_reg_15_11_1 = load i1 %data_reg_14_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1424 'load' 'data_reg_15_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_11_1, i1 %data_reg_15_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1425 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_11)   --->   "%select_ln156_4 = select i1 %data_reg_15_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1426 'select' 'select_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_11)   --->   "%and_ln156_4 = and i8 %select_ln156_4, i8 %p_read_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1427 'and' 'and_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_11)   --->   "%sext_ln156_67 = sext i8 %and_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1428 'sext' 'sext_ln156_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_11 = add i32 %sext_ln156_67, i32 %psum_238_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1429 'add' 'output_reg_15_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%data_reg_15_10_1 = load i1 %data_reg_14_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1430 'load' 'data_reg_15_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_10_1, i1 %data_reg_15_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1431 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_10)   --->   "%select_ln156_5 = select i1 %data_reg_15_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1432 'select' 'select_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_10)   --->   "%and_ln156_5 = and i8 %select_ln156_5, i8 %p_read_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1433 'and' 'and_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_10)   --->   "%sext_ln156_68 = sext i8 %and_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1434 'sext' 'sext_ln156_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1435 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_10 = add i32 %sext_ln156_68, i32 %psum_237_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1435 'add' 'output_reg_15_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1436 [1/1] (0.00ns)   --->   "%data_reg_15_9_1 = load i1 %data_reg_14_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1436 'load' 'data_reg_15_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_9_1, i1 %data_reg_15_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1437 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_9)   --->   "%select_ln156_6 = select i1 %data_reg_15_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1438 'select' 'select_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_9)   --->   "%and_ln156_6 = and i8 %select_ln156_6, i8 %p_read_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1439 'and' 'and_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_9)   --->   "%sext_ln156_69 = sext i8 %and_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1440 'sext' 'sext_ln156_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1441 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_9 = add i32 %sext_ln156_69, i32 %psum_236_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1441 'add' 'output_reg_15_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1442 [1/1] (0.00ns)   --->   "%data_reg_15_8_1 = load i1 %data_reg_14_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1442 'load' 'data_reg_15_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_8_1, i1 %data_reg_15_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1443 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_8)   --->   "%select_ln156_7 = select i1 %data_reg_15_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1444 'select' 'select_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_8)   --->   "%and_ln156_7 = and i8 %select_ln156_7, i8 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1445 'and' 'and_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_8)   --->   "%sext_ln156_70 = sext i8 %and_ln156_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1446 'sext' 'sext_ln156_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_8 = add i32 %sext_ln156_70, i32 %psum_235_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1447 'add' 'output_reg_15_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%data_reg_15_7_1 = load i1 %data_reg_14_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1448 'load' 'data_reg_15_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_7_1, i1 %data_reg_15_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1449 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_7)   --->   "%select_ln156_8 = select i1 %data_reg_15_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1450 'select' 'select_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_7)   --->   "%and_ln156_8 = and i8 %select_ln156_8, i8 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1451 'and' 'and_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_7)   --->   "%sext_ln156_71 = sext i8 %and_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1452 'sext' 'sext_ln156_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_7 = add i32 %sext_ln156_71, i32 %psum_234_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1453 'add' 'output_reg_15_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns)   --->   "%data_reg_15_6_1 = load i1 %data_reg_14_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1454 'load' 'data_reg_15_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1455 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_6_1, i1 %data_reg_15_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1455 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_6)   --->   "%select_ln156_9 = select i1 %data_reg_15_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1456 'select' 'select_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_6)   --->   "%and_ln156_9 = and i8 %select_ln156_9, i8 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1457 'and' 'and_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_6)   --->   "%sext_ln156_72 = sext i8 %and_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1458 'sext' 'sext_ln156_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_6 = add i32 %sext_ln156_72, i32 %psum_233_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1459 'add' 'output_reg_15_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%data_reg_15_5_1 = load i1 %data_reg_14_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1460 'load' 'data_reg_15_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_5_1, i1 %data_reg_15_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1461 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_5)   --->   "%select_ln156_10 = select i1 %data_reg_15_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1462 'select' 'select_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_5)   --->   "%and_ln156_10 = and i8 %select_ln156_10, i8 %p_read_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1463 'and' 'and_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_5)   --->   "%sext_ln156_73 = sext i8 %and_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1464 'sext' 'sext_ln156_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1465 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_5 = add i32 %sext_ln156_73, i32 %psum_232_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1465 'add' 'output_reg_15_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1466 [1/1] (0.00ns)   --->   "%data_reg_15_4_1 = load i1 %data_reg_14_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1466 'load' 'data_reg_15_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_15_4_1, i1 %data_reg_15_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1467 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_4)   --->   "%select_ln156_11 = select i1 %data_reg_15_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1468 'select' 'select_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_4)   --->   "%and_ln156_11 = and i8 %select_ln156_11, i8 %p_read_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1469 'and' 'and_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node output_reg_15_4)   --->   "%sext_ln156_74 = sext i8 %and_ln156_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1470 'sext' 'sext_ln156_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1471 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_15_4 = add i32 %sext_ln156_74, i32 %psum_231_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1471 'add' 'output_reg_15_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1472 [1/2] (0.00ns) (grouped into DSP with root node output_reg_15_3)   --->   "%mul_ln156 = mul i16 %sext_ln156_75, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1472 'mul' 'mul_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1473 [1/1] (0.00ns) (grouped into DSP with root node output_reg_15_3)   --->   "%sext_ln156_76 = sext i16 %mul_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1473 'sext' 'sext_ln156_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_15_3 = add i32 %sext_ln156_76, i32 %psum_230_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1474 'add' 'output_reg_15_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1475 [1/2] (0.00ns) (grouped into DSP with root node output_reg_15_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_77, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1475 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1476 [1/1] (0.00ns) (grouped into DSP with root node output_reg_15_2)   --->   "%sext_ln156_78 = sext i16 %mul_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1476 'sext' 'sext_ln156_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1477 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_15_2 = add i32 %sext_ln156_78, i32 %psum_229_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1477 'add' 'output_reg_15_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1478 [1/2] (0.00ns) (grouped into DSP with root node output_reg_15_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_79, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1478 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1479 [1/1] (0.00ns) (grouped into DSP with root node output_reg_15_1)   --->   "%sext_ln156_80 = sext i16 %mul_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1479 'sext' 'sext_ln156_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_15_1 = add i32 %sext_ln156_80, i32 %psum_228_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1480 'add' 'output_reg_15_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1481 [1/1] (0.00ns)   --->   "%data_reg_15_0_1 = load i8 %data_reg_14_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1481 'load' 'data_reg_15_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_15_0_1, i8 %data_reg_15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1482 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln156_81 = sext i8 %data_reg_15_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1483 'sext' 'sext_ln156_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (1.55ns)   --->   "%output_reg_15_0 = mul i16 %sext_ln156_81, i16 %sext_ln156_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1484 'mul' 'output_reg_15_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i16 %output_reg_15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1485 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%data_reg_14_15_1 = load i1 %data_reg_13_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1486 'load' 'data_reg_14_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_15_1, i1 %data_reg_14_15, i1 %data_reg_15_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1487 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_15)   --->   "%select_ln156_12 = select i1 %data_reg_14_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1488 'select' 'select_ln156_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_15)   --->   "%and_ln156_12 = and i8 %select_ln156_12, i8 %p_read_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1489 'and' 'and_ln156_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_15)   --->   "%sext_ln156_82 = sext i8 %and_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1490 'sext' 'sext_ln156_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_15 = add i32 %sext_ln156_82, i32 %psum_226_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1491 'add' 'output_reg_14_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (0.00ns)   --->   "%data_reg_14_14_1 = load i1 %data_reg_13_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1492 'load' 'data_reg_14_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_14_1, i1 %data_reg_14_14, i1 %data_reg_15_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1493 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_14)   --->   "%select_ln156_13 = select i1 %data_reg_14_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1494 'select' 'select_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_14)   --->   "%and_ln156_13 = and i8 %select_ln156_13, i8 %p_read_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1495 'and' 'and_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_14)   --->   "%sext_ln156_83 = sext i8 %and_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1496 'sext' 'sext_ln156_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_14 = add i32 %sext_ln156_83, i32 %psum_225_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1497 'add' 'output_reg_14_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%data_reg_14_13_1 = load i1 %data_reg_13_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1498 'load' 'data_reg_14_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_13_1, i1 %data_reg_14_13, i1 %data_reg_15_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1499 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_13)   --->   "%select_ln156_14 = select i1 %data_reg_14_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1500 'select' 'select_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_13)   --->   "%and_ln156_14 = and i8 %select_ln156_14, i8 %p_read_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1501 'and' 'and_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_13)   --->   "%sext_ln156_84 = sext i8 %and_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1502 'sext' 'sext_ln156_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_13 = add i32 %sext_ln156_84, i32 %psum_224_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1503 'add' 'output_reg_14_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1504 [1/1] (0.00ns)   --->   "%data_reg_14_12_1 = load i1 %data_reg_13_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1504 'load' 'data_reg_14_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_12_1, i1 %data_reg_14_12, i1 %data_reg_15_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1505 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_12)   --->   "%select_ln156_15 = select i1 %data_reg_14_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1506 'select' 'select_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_12)   --->   "%and_ln156_15 = and i8 %select_ln156_15, i8 %p_read_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1507 'and' 'and_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_12)   --->   "%sext_ln156_85 = sext i8 %and_ln156_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1508 'sext' 'sext_ln156_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_12 = add i32 %sext_ln156_85, i32 %psum_223_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1509 'add' 'output_reg_14_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%data_reg_14_11_1 = load i1 %data_reg_13_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1510 'load' 'data_reg_14_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_11_1, i1 %data_reg_14_11, i1 %data_reg_15_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1511 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_11)   --->   "%select_ln156_16 = select i1 %data_reg_14_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1512 'select' 'select_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_11)   --->   "%and_ln156_16 = and i8 %select_ln156_16, i8 %p_read_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1513 'and' 'and_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_11)   --->   "%sext_ln156_86 = sext i8 %and_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1514 'sext' 'sext_ln156_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1515 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_11 = add i32 %sext_ln156_86, i32 %psum_222_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1515 'add' 'output_reg_14_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%data_reg_14_10_1 = load i1 %data_reg_13_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1516 'load' 'data_reg_14_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_10_1, i1 %data_reg_14_10, i1 %data_reg_15_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1517 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_10)   --->   "%select_ln156_17 = select i1 %data_reg_14_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1518 'select' 'select_ln156_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_10)   --->   "%and_ln156_17 = and i8 %select_ln156_17, i8 %p_read_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1519 'and' 'and_ln156_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_10)   --->   "%sext_ln156_87 = sext i8 %and_ln156_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1520 'sext' 'sext_ln156_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1521 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_10 = add i32 %sext_ln156_87, i32 %psum_221_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1521 'add' 'output_reg_14_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1522 [1/1] (0.00ns)   --->   "%data_reg_14_9_1 = load i1 %data_reg_13_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1522 'load' 'data_reg_14_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_9_1, i1 %data_reg_14_9, i1 %data_reg_15_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1523 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_9)   --->   "%select_ln156_18 = select i1 %data_reg_14_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1524 'select' 'select_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_9)   --->   "%and_ln156_18 = and i8 %select_ln156_18, i8 %p_read_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1525 'and' 'and_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_9)   --->   "%sext_ln156_88 = sext i8 %and_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1526 'sext' 'sext_ln156_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1527 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_9 = add i32 %sext_ln156_88, i32 %psum_220_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1527 'add' 'output_reg_14_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%data_reg_14_8_1 = load i1 %data_reg_13_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1528 'load' 'data_reg_14_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_8_1, i1 %data_reg_14_8, i1 %data_reg_15_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1529 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_8)   --->   "%select_ln156_19 = select i1 %data_reg_14_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1530 'select' 'select_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_8)   --->   "%and_ln156_19 = and i8 %select_ln156_19, i8 %p_read_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1531 'and' 'and_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_8)   --->   "%sext_ln156_89 = sext i8 %and_ln156_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1532 'sext' 'sext_ln156_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1533 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_8 = add i32 %sext_ln156_89, i32 %psum_219_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1533 'add' 'output_reg_14_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1534 [1/1] (0.00ns)   --->   "%data_reg_14_7_1 = load i1 %data_reg_13_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1534 'load' 'data_reg_14_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_7_1, i1 %data_reg_14_7, i1 %data_reg_15_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1535 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_7)   --->   "%select_ln156_20 = select i1 %data_reg_14_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1536 'select' 'select_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_7)   --->   "%and_ln156_20 = and i8 %select_ln156_20, i8 %p_read_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1537 'and' 'and_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_7)   --->   "%sext_ln156_90 = sext i8 %and_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1538 'sext' 'sext_ln156_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_7 = add i32 %sext_ln156_90, i32 %psum_218_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1539 'add' 'output_reg_14_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%data_reg_14_6_1 = load i1 %data_reg_13_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1540 'load' 'data_reg_14_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_6_1, i1 %data_reg_14_6, i1 %data_reg_15_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1541 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_6)   --->   "%select_ln156_21 = select i1 %data_reg_14_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1542 'select' 'select_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_6)   --->   "%and_ln156_21 = and i8 %select_ln156_21, i8 %p_read_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1543 'and' 'and_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_6)   --->   "%sext_ln156_91 = sext i8 %and_ln156_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1544 'sext' 'sext_ln156_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_6 = add i32 %sext_ln156_91, i32 %psum_217_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1545 'add' 'output_reg_14_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1546 [1/1] (0.00ns)   --->   "%data_reg_14_5_1 = load i1 %data_reg_13_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1546 'load' 'data_reg_14_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1547 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_5_1, i1 %data_reg_14_5, i1 %data_reg_15_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1547 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_5)   --->   "%select_ln156_22 = select i1 %data_reg_14_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1548 'select' 'select_ln156_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_5)   --->   "%and_ln156_22 = and i8 %select_ln156_22, i8 %p_read_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1549 'and' 'and_ln156_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_5)   --->   "%sext_ln156_92 = sext i8 %and_ln156_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1550 'sext' 'sext_ln156_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_5 = add i32 %sext_ln156_92, i32 %psum_216_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1551 'add' 'output_reg_14_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%data_reg_14_4_1 = load i1 %data_reg_13_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1552 'load' 'data_reg_14_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_14_4_1, i1 %data_reg_14_4, i1 %data_reg_15_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1553 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_4)   --->   "%select_ln156_23 = select i1 %data_reg_14_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1554 'select' 'select_ln156_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_4)   --->   "%and_ln156_23 = and i8 %select_ln156_23, i8 %p_read_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1555 'and' 'and_ln156_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node output_reg_14_4)   --->   "%sext_ln156_93 = sext i8 %and_ln156_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1556 'sext' 'sext_ln156_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1557 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_14_4 = add i32 %sext_ln156_93, i32 %psum_215_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1557 'add' 'output_reg_14_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1558 [1/2] (0.00ns) (grouped into DSP with root node output_reg_14_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_94, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1558 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1559 [1/1] (0.00ns) (grouped into DSP with root node output_reg_14_3)   --->   "%sext_ln156_95 = sext i16 %mul_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1559 'sext' 'sext_ln156_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_14_3 = add i32 %sext_ln156_95, i32 %psum_214_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1560 'add' 'output_reg_14_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1561 [1/2] (0.00ns) (grouped into DSP with root node output_reg_14_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_96, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1561 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1562 [1/1] (0.00ns) (grouped into DSP with root node output_reg_14_2)   --->   "%sext_ln156_97 = sext i16 %mul_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1562 'sext' 'sext_ln156_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_14_2 = add i32 %sext_ln156_97, i32 %psum_213_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1563 'add' 'output_reg_14_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1564 [1/2] (0.00ns) (grouped into DSP with root node output_reg_14_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_98, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1564 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1565 [1/1] (0.00ns) (grouped into DSP with root node output_reg_14_1)   --->   "%sext_ln156_99 = sext i16 %mul_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1565 'sext' 'sext_ln156_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1566 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_14_1 = add i32 %sext_ln156_99, i32 %psum_212_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1566 'add' 'output_reg_14_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1567 [1/1] (0.00ns)   --->   "%data_reg_14_0_1 = load i8 %data_reg_13_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1567 'load' 'data_reg_14_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_14_0_1, i8 %data_reg_14_0, i8 %data_reg_15_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1568 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln156_100 = sext i8 %data_reg_14_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1569 'sext' 'sext_ln156_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (1.55ns)   --->   "%output_reg_14_0 = mul i16 %sext_ln156_100, i16 %sext_ln156_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1570 'mul' 'output_reg_14_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i16 %output_reg_14_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1571 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (0.00ns)   --->   "%data_reg_13_15_1 = load i1 %data_reg_12_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1572 'load' 'data_reg_13_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_15_1, i1 %data_reg_13_15, i1 %data_reg_14_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1573 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_15)   --->   "%select_ln156_24 = select i1 %data_reg_13_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1574 'select' 'select_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_15)   --->   "%and_ln156_24 = and i8 %select_ln156_24, i8 %p_read_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1575 'and' 'and_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_15)   --->   "%sext_ln156_101 = sext i8 %and_ln156_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1576 'sext' 'sext_ln156_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_15 = add i32 %sext_ln156_101, i32 %psum_210_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1577 'add' 'output_reg_13_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%data_reg_13_14_1 = load i1 %data_reg_12_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1578 'load' 'data_reg_13_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_14_1, i1 %data_reg_13_14, i1 %data_reg_14_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1579 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_14)   --->   "%select_ln156_25 = select i1 %data_reg_13_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1580 'select' 'select_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_14)   --->   "%and_ln156_25 = and i8 %select_ln156_25, i8 %p_read_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1581 'and' 'and_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_14)   --->   "%sext_ln156_102 = sext i8 %and_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1582 'sext' 'sext_ln156_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_14 = add i32 %sext_ln156_102, i32 %psum_209_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1583 'add' 'output_reg_13_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%data_reg_13_13_1 = load i1 %data_reg_12_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1584 'load' 'data_reg_13_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_13_1, i1 %data_reg_13_13, i1 %data_reg_14_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1585 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_13)   --->   "%select_ln156_26 = select i1 %data_reg_13_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1586 'select' 'select_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_13)   --->   "%and_ln156_26 = and i8 %select_ln156_26, i8 %p_read_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1587 'and' 'and_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_13)   --->   "%sext_ln156_103 = sext i8 %and_ln156_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1588 'sext' 'sext_ln156_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_13 = add i32 %sext_ln156_103, i32 %psum_208_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1589 'add' 'output_reg_13_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%data_reg_13_12_1 = load i1 %data_reg_12_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1590 'load' 'data_reg_13_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_12_1, i1 %data_reg_13_12, i1 %data_reg_14_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1591 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_12)   --->   "%select_ln156_27 = select i1 %data_reg_13_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1592 'select' 'select_ln156_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_12)   --->   "%and_ln156_27 = and i8 %select_ln156_27, i8 %p_read_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1593 'and' 'and_ln156_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_12)   --->   "%sext_ln156_104 = sext i8 %and_ln156_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1594 'sext' 'sext_ln156_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_12 = add i32 %sext_ln156_104, i32 %psum_207_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1595 'add' 'output_reg_13_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%data_reg_13_11_1 = load i1 %data_reg_12_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1596 'load' 'data_reg_13_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_11_1, i1 %data_reg_13_11, i1 %data_reg_14_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1597 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_11)   --->   "%select_ln156_28 = select i1 %data_reg_13_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1598 'select' 'select_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_11)   --->   "%and_ln156_28 = and i8 %select_ln156_28, i8 %p_read_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1599 'and' 'and_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_11)   --->   "%sext_ln156_105 = sext i8 %and_ln156_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1600 'sext' 'sext_ln156_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_11 = add i32 %sext_ln156_105, i32 %psum_206_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1601 'add' 'output_reg_13_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%data_reg_13_10_1 = load i1 %data_reg_12_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1602 'load' 'data_reg_13_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_10_1, i1 %data_reg_13_10, i1 %data_reg_14_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1603 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_10)   --->   "%select_ln156_29 = select i1 %data_reg_13_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1604 'select' 'select_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_10)   --->   "%and_ln156_29 = and i8 %select_ln156_29, i8 %p_read_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1605 'and' 'and_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_10)   --->   "%sext_ln156_106 = sext i8 %and_ln156_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1606 'sext' 'sext_ln156_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_10 = add i32 %sext_ln156_106, i32 %psum_205_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1607 'add' 'output_reg_13_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%data_reg_13_9_1 = load i1 %data_reg_12_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1608 'load' 'data_reg_13_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_9_1, i1 %data_reg_13_9, i1 %data_reg_14_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1609 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_9)   --->   "%select_ln156_30 = select i1 %data_reg_13_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1610 'select' 'select_ln156_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_9)   --->   "%and_ln156_30 = and i8 %select_ln156_30, i8 %p_read_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1611 'and' 'and_ln156_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_9)   --->   "%sext_ln156_107 = sext i8 %and_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1612 'sext' 'sext_ln156_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_9 = add i32 %sext_ln156_107, i32 %psum_204_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1613 'add' 'output_reg_13_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns)   --->   "%data_reg_13_8_1 = load i1 %data_reg_12_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1614 'load' 'data_reg_13_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_8_1, i1 %data_reg_13_8, i1 %data_reg_14_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1615 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_8)   --->   "%select_ln156_31 = select i1 %data_reg_13_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1616 'select' 'select_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_8)   --->   "%and_ln156_31 = and i8 %select_ln156_31, i8 %p_read_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1617 'and' 'and_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_8)   --->   "%sext_ln156_108 = sext i8 %and_ln156_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1618 'sext' 'sext_ln156_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_8 = add i32 %sext_ln156_108, i32 %psum_203_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1619 'add' 'output_reg_13_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%data_reg_13_7_1 = load i1 %data_reg_12_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1620 'load' 'data_reg_13_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_7_1, i1 %data_reg_13_7, i1 %data_reg_14_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1621 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_7)   --->   "%select_ln156_32 = select i1 %data_reg_13_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1622 'select' 'select_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_7)   --->   "%and_ln156_32 = and i8 %select_ln156_32, i8 %p_read_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1623 'and' 'and_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_7)   --->   "%sext_ln156_109 = sext i8 %and_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1624 'sext' 'sext_ln156_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_7 = add i32 %sext_ln156_109, i32 %psum_202_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1625 'add' 'output_reg_13_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%data_reg_13_6_1 = load i1 %data_reg_12_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1626 'load' 'data_reg_13_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_6_1, i1 %data_reg_13_6, i1 %data_reg_14_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1627 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_6)   --->   "%select_ln156_33 = select i1 %data_reg_13_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1628 'select' 'select_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_6)   --->   "%and_ln156_33 = and i8 %select_ln156_33, i8 %p_read_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1629 'and' 'and_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_6)   --->   "%sext_ln156_110 = sext i8 %and_ln156_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1630 'sext' 'sext_ln156_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_6 = add i32 %sext_ln156_110, i32 %psum_201_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1631 'add' 'output_reg_13_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%data_reg_13_5_1 = load i1 %data_reg_12_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1632 'load' 'data_reg_13_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_5_1, i1 %data_reg_13_5, i1 %data_reg_14_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1633 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_5)   --->   "%select_ln156_34 = select i1 %data_reg_13_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1634 'select' 'select_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_5)   --->   "%and_ln156_34 = and i8 %select_ln156_34, i8 %p_read_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1635 'and' 'and_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_5)   --->   "%sext_ln156_111 = sext i8 %and_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1636 'sext' 'sext_ln156_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_5 = add i32 %sext_ln156_111, i32 %psum_200_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1637 'add' 'output_reg_13_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/1] (0.00ns)   --->   "%data_reg_13_4_1 = load i1 %data_reg_12_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1638 'load' 'data_reg_13_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_13_4_1, i1 %data_reg_13_4, i1 %data_reg_14_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1639 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_4)   --->   "%select_ln156_35 = select i1 %data_reg_13_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1640 'select' 'select_ln156_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_4)   --->   "%and_ln156_35 = and i8 %select_ln156_35, i8 %p_read_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1641 'and' 'and_ln156_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node output_reg_13_4)   --->   "%sext_ln156_112 = sext i8 %and_ln156_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1642 'sext' 'sext_ln156_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_13_4 = add i32 %sext_ln156_112, i32 %psum_199_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1643 'add' 'output_reg_13_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/2] (0.00ns) (grouped into DSP with root node output_reg_13_3)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_113, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1644 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1645 [1/1] (0.00ns) (grouped into DSP with root node output_reg_13_3)   --->   "%sext_ln156_114 = sext i16 %mul_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1645 'sext' 'sext_ln156_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_13_3 = add i32 %sext_ln156_114, i32 %psum_198_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1646 'add' 'output_reg_13_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1647 [1/2] (0.00ns) (grouped into DSP with root node output_reg_13_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_115, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1647 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1648 [1/1] (0.00ns) (grouped into DSP with root node output_reg_13_2)   --->   "%sext_ln156_116 = sext i16 %mul_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1648 'sext' 'sext_ln156_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_13_2 = add i32 %sext_ln156_116, i32 %psum_197_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1649 'add' 'output_reg_13_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1650 [1/2] (0.00ns) (grouped into DSP with root node output_reg_13_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_117, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1650 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1651 [1/1] (0.00ns) (grouped into DSP with root node output_reg_13_1)   --->   "%sext_ln156_118 = sext i16 %mul_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1651 'sext' 'sext_ln156_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_13_1 = add i32 %sext_ln156_118, i32 %psum_196_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1652 'add' 'output_reg_13_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%data_reg_13_0_1 = load i8 %data_reg_12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1653 'load' 'data_reg_13_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_13_0_1, i8 %data_reg_13_0, i8 %data_reg_14_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1654 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln156_119 = sext i8 %data_reg_13_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1655 'sext' 'sext_ln156_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1656 [1/1] (1.55ns)   --->   "%output_reg_13_0 = mul i16 %sext_ln156_119, i16 %sext_ln156_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1656 'mul' 'output_reg_13_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln155_2 = sext i16 %output_reg_13_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1657 'sext' 'sext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%data_reg_12_15_1 = load i1 %data_reg_11_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1658 'load' 'data_reg_12_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_15_1, i1 %data_reg_12_15, i1 %data_reg_13_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1659 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_15)   --->   "%select_ln156_36 = select i1 %data_reg_12_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1660 'select' 'select_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_15)   --->   "%and_ln156_36 = and i8 %select_ln156_36, i8 %p_read_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1661 'and' 'and_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_15)   --->   "%sext_ln156_120 = sext i8 %and_ln156_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1662 'sext' 'sext_ln156_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_15 = add i32 %sext_ln156_120, i32 %psum_194_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1663 'add' 'output_reg_12_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%data_reg_12_14_1 = load i1 %data_reg_11_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1664 'load' 'data_reg_12_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_14_1, i1 %data_reg_12_14, i1 %data_reg_13_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1665 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_14)   --->   "%select_ln156_37 = select i1 %data_reg_12_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1666 'select' 'select_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_14)   --->   "%and_ln156_37 = and i8 %select_ln156_37, i8 %p_read_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1667 'and' 'and_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_14)   --->   "%sext_ln156_121 = sext i8 %and_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1668 'sext' 'sext_ln156_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_14 = add i32 %sext_ln156_121, i32 %psum_193_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1669 'add' 'output_reg_12_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%data_reg_12_13_1 = load i1 %data_reg_11_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1670 'load' 'data_reg_12_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_13_1, i1 %data_reg_12_13, i1 %data_reg_13_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1671 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_13)   --->   "%select_ln156_38 = select i1 %data_reg_12_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1672 'select' 'select_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_13)   --->   "%and_ln156_38 = and i8 %select_ln156_38, i8 %p_read_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1673 'and' 'and_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_13)   --->   "%sext_ln156_122 = sext i8 %and_ln156_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1674 'sext' 'sext_ln156_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_13 = add i32 %sext_ln156_122, i32 %psum_192_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1675 'add' 'output_reg_12_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%data_reg_12_12_1 = load i1 %data_reg_11_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1676 'load' 'data_reg_12_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_12_1, i1 %data_reg_12_12, i1 %data_reg_13_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1677 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_12)   --->   "%select_ln156_39 = select i1 %data_reg_12_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1678 'select' 'select_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_12)   --->   "%and_ln156_39 = and i8 %select_ln156_39, i8 %p_read_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1679 'and' 'and_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_12)   --->   "%sext_ln156_123 = sext i8 %and_ln156_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1680 'sext' 'sext_ln156_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_12 = add i32 %sext_ln156_123, i32 %psum_191_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1681 'add' 'output_reg_12_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%data_reg_12_11_1 = load i1 %data_reg_11_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1682 'load' 'data_reg_12_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_11_1, i1 %data_reg_12_11, i1 %data_reg_13_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1683 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_11)   --->   "%select_ln156_40 = select i1 %data_reg_12_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1684 'select' 'select_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_11)   --->   "%and_ln156_40 = and i8 %select_ln156_40, i8 %p_read_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1685 'and' 'and_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_11)   --->   "%sext_ln156_124 = sext i8 %and_ln156_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1686 'sext' 'sext_ln156_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_11 = add i32 %sext_ln156_124, i32 %psum_190_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1687 'add' 'output_reg_12_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%data_reg_12_10_1 = load i1 %data_reg_11_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1688 'load' 'data_reg_12_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_10_1, i1 %data_reg_12_10, i1 %data_reg_13_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1689 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_10)   --->   "%select_ln156_41 = select i1 %data_reg_12_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1690 'select' 'select_ln156_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_10)   --->   "%and_ln156_41 = and i8 %select_ln156_41, i8 %p_read_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1691 'and' 'and_ln156_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_10)   --->   "%sext_ln156_125 = sext i8 %and_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1692 'sext' 'sext_ln156_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_10 = add i32 %sext_ln156_125, i32 %psum_189_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1693 'add' 'output_reg_12_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1694 [1/1] (0.00ns)   --->   "%data_reg_12_9_1 = load i1 %data_reg_11_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1694 'load' 'data_reg_12_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_9_1, i1 %data_reg_12_9, i1 %data_reg_13_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1695 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_9)   --->   "%select_ln156_42 = select i1 %data_reg_12_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1696 'select' 'select_ln156_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_9)   --->   "%and_ln156_42 = and i8 %select_ln156_42, i8 %p_read_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1697 'and' 'and_ln156_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_9)   --->   "%sext_ln156_126 = sext i8 %and_ln156_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1698 'sext' 'sext_ln156_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_9 = add i32 %sext_ln156_126, i32 %psum_188_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1699 'add' 'output_reg_12_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%data_reg_12_8_1 = load i1 %data_reg_11_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1700 'load' 'data_reg_12_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_8_1, i1 %data_reg_12_8, i1 %data_reg_13_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1701 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_8)   --->   "%select_ln156_43 = select i1 %data_reg_12_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1702 'select' 'select_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_8)   --->   "%and_ln156_43 = and i8 %select_ln156_43, i8 %p_read_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1703 'and' 'and_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_8)   --->   "%sext_ln156_127 = sext i8 %and_ln156_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1704 'sext' 'sext_ln156_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_8 = add i32 %sext_ln156_127, i32 %psum_187_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1705 'add' 'output_reg_12_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%data_reg_12_7_1 = load i1 %data_reg_11_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1706 'load' 'data_reg_12_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_7_1, i1 %data_reg_12_7, i1 %data_reg_13_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1707 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_7)   --->   "%select_ln156_44 = select i1 %data_reg_12_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1708 'select' 'select_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_7)   --->   "%and_ln156_44 = and i8 %select_ln156_44, i8 %p_read_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1709 'and' 'and_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_7)   --->   "%sext_ln156_128 = sext i8 %and_ln156_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1710 'sext' 'sext_ln156_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_7 = add i32 %sext_ln156_128, i32 %psum_186_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1711 'add' 'output_reg_12_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1712 [1/1] (0.00ns)   --->   "%data_reg_12_6_1 = load i1 %data_reg_11_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1712 'load' 'data_reg_12_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_6_1, i1 %data_reg_12_6, i1 %data_reg_13_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1713 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_6)   --->   "%select_ln156_45 = select i1 %data_reg_12_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1714 'select' 'select_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_6)   --->   "%and_ln156_45 = and i8 %select_ln156_45, i8 %p_read_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1715 'and' 'and_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_6)   --->   "%sext_ln156_129 = sext i8 %and_ln156_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1716 'sext' 'sext_ln156_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_6 = add i32 %sext_ln156_129, i32 %psum_185_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1717 'add' 'output_reg_12_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%data_reg_12_5_1 = load i1 %data_reg_11_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1718 'load' 'data_reg_12_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_5_1, i1 %data_reg_12_5, i1 %data_reg_13_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1719 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_5)   --->   "%select_ln156_46 = select i1 %data_reg_12_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1720 'select' 'select_ln156_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_5)   --->   "%and_ln156_46 = and i8 %select_ln156_46, i8 %p_read_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1721 'and' 'and_ln156_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_5)   --->   "%sext_ln156_130 = sext i8 %and_ln156_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1722 'sext' 'sext_ln156_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_5 = add i32 %sext_ln156_130, i32 %psum_184_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1723 'add' 'output_reg_12_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%data_reg_12_4_1 = load i1 %data_reg_11_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1724 'load' 'data_reg_12_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_12_4_1, i1 %data_reg_12_4, i1 %data_reg_13_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1725 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_4)   --->   "%select_ln156_47 = select i1 %data_reg_12_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1726 'select' 'select_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_4)   --->   "%and_ln156_47 = and i8 %select_ln156_47, i8 %p_read_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1727 'and' 'and_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node output_reg_12_4)   --->   "%sext_ln156_131 = sext i8 %and_ln156_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1728 'sext' 'sext_ln156_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_12_4 = add i32 %sext_ln156_131, i32 %psum_183_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1729 'add' 'output_reg_12_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/2] (0.00ns) (grouped into DSP with root node output_reg_12_3)   --->   "%mul_ln156_12 = mul i16 %sext_ln156_132, i16 %sext_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1730 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1731 [1/1] (0.00ns) (grouped into DSP with root node output_reg_12_3)   --->   "%sext_ln156_133 = sext i16 %mul_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1731 'sext' 'sext_ln156_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1732 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_12_3 = add i32 %sext_ln156_133, i32 %psum_150_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1732 'add' 'output_reg_12_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1733 [1/2] (0.00ns) (grouped into DSP with root node output_reg_12_2)   --->   "%mul_ln156_13 = mul i16 %sext_ln156_134, i16 %sext_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1733 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1734 [1/1] (0.00ns) (grouped into DSP with root node output_reg_12_2)   --->   "%sext_ln156_135 = sext i16 %mul_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1734 'sext' 'sext_ln156_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_12_2 = add i32 %sext_ln156_135, i32 %psum_166_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1735 'add' 'output_reg_12_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1736 [1/2] (0.00ns) (grouped into DSP with root node output_reg_12_1)   --->   "%mul_ln156_14 = mul i16 %sext_ln156_136, i16 %sext_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1736 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1737 [1/1] (0.00ns) (grouped into DSP with root node output_reg_12_1)   --->   "%sext_ln156_137 = sext i16 %mul_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1737 'sext' 'sext_ln156_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_12_1 = add i32 %sext_ln156_137, i32 %psum_182_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1738 'add' 'output_reg_12_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1739 [1/1] (0.00ns)   --->   "%data_reg_12_0_1 = load i8 %data_reg_11_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1739 'load' 'data_reg_12_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1740 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_12_0_1, i8 %data_reg_12_0, i8 %data_reg_13_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1740 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln156_138 = sext i8 %data_reg_12_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1741 'sext' 'sext_ln156_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1742 [1/1] (1.55ns)   --->   "%output_reg_12_0 = mul i16 %sext_ln156_138, i16 %sext_ln156_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1742 'mul' 'output_reg_12_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln155_3 = sext i16 %output_reg_12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1743 'sext' 'sext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%data_reg_11_15_1 = load i1 %data_reg_10_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1744 'load' 'data_reg_11_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_15_1, i1 %data_reg_11_15, i1 %data_reg_12_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1745 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_15)   --->   "%select_ln156_48 = select i1 %data_reg_11_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1746 'select' 'select_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_15)   --->   "%and_ln156_48 = and i8 %select_ln156_48, i8 %p_read_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1747 'and' 'and_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_15)   --->   "%sext_ln156_139 = sext i8 %and_ln156_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1748 'sext' 'sext_ln156_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1749 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_15 = add i32 %sext_ln156_139, i32 %psum_181_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1749 'add' 'output_reg_11_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1750 [1/1] (0.00ns)   --->   "%data_reg_11_14_1 = load i1 %data_reg_10_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1750 'load' 'data_reg_11_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1751 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_14_1, i1 %data_reg_11_14, i1 %data_reg_12_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1751 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_14)   --->   "%select_ln156_49 = select i1 %data_reg_11_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1752 'select' 'select_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_14)   --->   "%and_ln156_49 = and i8 %select_ln156_49, i8 %p_read_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1753 'and' 'and_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_14)   --->   "%sext_ln156_140 = sext i8 %and_ln156_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1754 'sext' 'sext_ln156_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_14 = add i32 %sext_ln156_140, i32 %psum_180_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1755 'add' 'output_reg_11_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%data_reg_11_13_1 = load i1 %data_reg_10_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1756 'load' 'data_reg_11_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_13_1, i1 %data_reg_11_13, i1 %data_reg_12_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1757 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_13)   --->   "%select_ln156_50 = select i1 %data_reg_11_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1758 'select' 'select_ln156_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_13)   --->   "%and_ln156_50 = and i8 %select_ln156_50, i8 %p_read_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1759 'and' 'and_ln156_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_13)   --->   "%sext_ln156_141 = sext i8 %and_ln156_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1760 'sext' 'sext_ln156_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_13 = add i32 %sext_ln156_141, i32 %psum_179_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1761 'add' 'output_reg_11_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1762 [1/1] (0.00ns)   --->   "%data_reg_11_12_1 = load i1 %data_reg_10_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1762 'load' 'data_reg_11_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1763 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_12_1, i1 %data_reg_11_12, i1 %data_reg_12_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1763 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_12)   --->   "%select_ln156_51 = select i1 %data_reg_11_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1764 'select' 'select_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_12)   --->   "%and_ln156_51 = and i8 %select_ln156_51, i8 %p_read_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1765 'and' 'and_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_12)   --->   "%sext_ln156_142 = sext i8 %and_ln156_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1766 'sext' 'sext_ln156_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_12 = add i32 %sext_ln156_142, i32 %psum_178_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1767 'add' 'output_reg_11_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1768 [1/1] (0.00ns)   --->   "%data_reg_11_11_1 = load i1 %data_reg_10_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1768 'load' 'data_reg_11_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_11_1, i1 %data_reg_11_11, i1 %data_reg_12_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1769 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_11)   --->   "%select_ln156_52 = select i1 %data_reg_11_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1770 'select' 'select_ln156_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_11)   --->   "%and_ln156_52 = and i8 %select_ln156_52, i8 %p_read_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1771 'and' 'and_ln156_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_11)   --->   "%sext_ln156_143 = sext i8 %and_ln156_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1772 'sext' 'sext_ln156_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_11 = add i32 %sext_ln156_143, i32 %psum_177_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1773 'add' 'output_reg_11_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%data_reg_11_10_1 = load i1 %data_reg_10_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1774 'load' 'data_reg_11_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_10_1, i1 %data_reg_11_10, i1 %data_reg_12_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1775 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_10)   --->   "%select_ln156_53 = select i1 %data_reg_11_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1776 'select' 'select_ln156_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_10)   --->   "%and_ln156_53 = and i8 %select_ln156_53, i8 %p_read_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1777 'and' 'and_ln156_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_10)   --->   "%sext_ln156_144 = sext i8 %and_ln156_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1778 'sext' 'sext_ln156_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_10 = add i32 %sext_ln156_144, i32 %psum_176_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1779 'add' 'output_reg_11_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%data_reg_11_9_1 = load i1 %data_reg_10_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1780 'load' 'data_reg_11_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_9_1, i1 %data_reg_11_9, i1 %data_reg_12_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1781 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_9)   --->   "%select_ln156_54 = select i1 %data_reg_11_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1782 'select' 'select_ln156_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_9)   --->   "%and_ln156_54 = and i8 %select_ln156_54, i8 %p_read_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1783 'and' 'and_ln156_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_9)   --->   "%sext_ln156_145 = sext i8 %and_ln156_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1784 'sext' 'sext_ln156_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1785 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_9 = add i32 %sext_ln156_145, i32 %psum_175_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1785 'add' 'output_reg_11_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1786 [1/1] (0.00ns)   --->   "%data_reg_11_8_1 = load i1 %data_reg_10_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1786 'load' 'data_reg_11_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_8_1, i1 %data_reg_11_8, i1 %data_reg_12_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1787 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_8)   --->   "%select_ln156_55 = select i1 %data_reg_11_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1788 'select' 'select_ln156_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_8)   --->   "%and_ln156_55 = and i8 %select_ln156_55, i8 %p_read_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1789 'and' 'and_ln156_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_8)   --->   "%sext_ln156_146 = sext i8 %and_ln156_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1790 'sext' 'sext_ln156_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_8 = add i32 %sext_ln156_146, i32 %psum_174_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1791 'add' 'output_reg_11_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%data_reg_11_7_1 = load i1 %data_reg_10_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1792 'load' 'data_reg_11_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_7_1, i1 %data_reg_11_7, i1 %data_reg_12_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1793 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_7)   --->   "%select_ln156_56 = select i1 %data_reg_11_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1794 'select' 'select_ln156_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_7)   --->   "%and_ln156_56 = and i8 %select_ln156_56, i8 %p_read_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1795 'and' 'and_ln156_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_7)   --->   "%sext_ln156_147 = sext i8 %and_ln156_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1796 'sext' 'sext_ln156_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_7 = add i32 %sext_ln156_147, i32 %psum_173_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1797 'add' 'output_reg_11_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%data_reg_11_6_1 = load i1 %data_reg_10_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1798 'load' 'data_reg_11_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_6_1, i1 %data_reg_11_6, i1 %data_reg_12_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1799 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_6)   --->   "%select_ln156_57 = select i1 %data_reg_11_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1800 'select' 'select_ln156_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_6)   --->   "%and_ln156_57 = and i8 %select_ln156_57, i8 %p_read_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1801 'and' 'and_ln156_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_6)   --->   "%sext_ln156_148 = sext i8 %and_ln156_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1802 'sext' 'sext_ln156_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_6 = add i32 %sext_ln156_148, i32 %psum_172_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1803 'add' 'output_reg_11_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1804 [1/1] (0.00ns)   --->   "%data_reg_11_5_1 = load i1 %data_reg_10_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1804 'load' 'data_reg_11_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_5_1, i1 %data_reg_11_5, i1 %data_reg_12_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1805 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_5)   --->   "%select_ln156_58 = select i1 %data_reg_11_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1806 'select' 'select_ln156_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_5)   --->   "%and_ln156_58 = and i8 %select_ln156_58, i8 %p_read_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1807 'and' 'and_ln156_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_5)   --->   "%sext_ln156_149 = sext i8 %and_ln156_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1808 'sext' 'sext_ln156_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_5 = add i32 %sext_ln156_149, i32 %psum_171_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1809 'add' 'output_reg_11_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1810 [1/1] (0.00ns)   --->   "%data_reg_11_4_1 = load i1 %data_reg_10_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1810 'load' 'data_reg_11_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_11_4_1, i1 %data_reg_11_4, i1 %data_reg_12_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1811 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_4)   --->   "%select_ln156_59 = select i1 %data_reg_11_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1812 'select' 'select_ln156_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_4)   --->   "%and_ln156_59 = and i8 %select_ln156_59, i8 %p_read_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1813 'and' 'and_ln156_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node output_reg_11_4)   --->   "%sext_ln156_150 = sext i8 %and_ln156_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1814 'sext' 'sext_ln156_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_11_4 = add i32 %sext_ln156_150, i32 %psum_170_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1815 'add' 'output_reg_11_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1816 [1/2] (0.00ns) (grouped into DSP with root node output_reg_11_3)   --->   "%mul_ln156_16 = mul i16 %sext_ln156_151, i16 %sext_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1816 'mul' 'mul_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1817 [1/1] (0.00ns) (grouped into DSP with root node output_reg_11_3)   --->   "%sext_ln156_152 = sext i16 %mul_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1817 'sext' 'sext_ln156_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1818 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_11_3 = add i32 %sext_ln156_152, i32 %psum_169_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1818 'add' 'output_reg_11_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1819 [1/2] (0.00ns) (grouped into DSP with root node output_reg_11_2)   --->   "%mul_ln156_17 = mul i16 %sext_ln156_153, i16 %sext_ln156_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1819 'mul' 'mul_ln156_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1820 [1/1] (0.00ns) (grouped into DSP with root node output_reg_11_2)   --->   "%sext_ln156_154 = sext i16 %mul_ln156_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1820 'sext' 'sext_ln156_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_11_2 = add i32 %sext_ln156_154, i32 %psum_168_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1821 'add' 'output_reg_11_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1822 [1/2] (0.00ns) (grouped into DSP with root node output_reg_11_1)   --->   "%mul_ln156_18 = mul i16 %sext_ln156_155, i16 %sext_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1822 'mul' 'mul_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1823 [1/1] (0.00ns) (grouped into DSP with root node output_reg_11_1)   --->   "%sext_ln156_156 = sext i16 %mul_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1823 'sext' 'sext_ln156_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1824 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_11_1 = add i32 %sext_ln156_156, i32 %psum_167_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1824 'add' 'output_reg_11_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1825 [1/1] (0.00ns)   --->   "%data_reg_11_0_1 = load i8 %data_reg_10_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1825 'load' 'data_reg_11_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_11_0_1, i8 %data_reg_11_0, i8 %data_reg_12_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1826 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln156_157 = sext i8 %data_reg_11_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1827 'sext' 'sext_ln156_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1828 [1/1] (1.55ns)   --->   "%output_reg_11_0 = mul i16 %sext_ln156_157, i16 %sext_ln156_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1828 'mul' 'output_reg_11_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln155_4 = sext i16 %output_reg_11_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1829 'sext' 'sext_ln155_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.00ns)   --->   "%data_reg_10_15_1 = load i1 %data_reg_9_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1830 'load' 'data_reg_10_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_15_1, i1 %data_reg_10_15, i1 %data_reg_11_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1831 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_15)   --->   "%select_ln156_60 = select i1 %data_reg_10_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1832 'select' 'select_ln156_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_15)   --->   "%and_ln156_60 = and i8 %select_ln156_60, i8 %p_read_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1833 'and' 'and_ln156_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_15)   --->   "%sext_ln156_158 = sext i8 %and_ln156_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1834 'sext' 'sext_ln156_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_15 = add i32 %sext_ln156_158, i32 %psum_165_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1835 'add' 'output_reg_10_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%data_reg_10_14_1 = load i1 %data_reg_9_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1836 'load' 'data_reg_10_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_14_1, i1 %data_reg_10_14, i1 %data_reg_11_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1837 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_14)   --->   "%select_ln156_61 = select i1 %data_reg_10_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1838 'select' 'select_ln156_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_14)   --->   "%and_ln156_61 = and i8 %select_ln156_61, i8 %p_read_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1839 'and' 'and_ln156_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_14)   --->   "%sext_ln156_159 = sext i8 %and_ln156_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1840 'sext' 'sext_ln156_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_14 = add i32 %sext_ln156_159, i32 %psum_164_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1841 'add' 'output_reg_10_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%data_reg_10_13_1 = load i1 %data_reg_9_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1842 'load' 'data_reg_10_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_13_1, i1 %data_reg_10_13, i1 %data_reg_11_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1843 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_13)   --->   "%select_ln156_62 = select i1 %data_reg_10_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1844 'select' 'select_ln156_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_13)   --->   "%and_ln156_62 = and i8 %select_ln156_62, i8 %p_read_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1845 'and' 'and_ln156_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_13)   --->   "%sext_ln156_160 = sext i8 %and_ln156_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1846 'sext' 'sext_ln156_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_13 = add i32 %sext_ln156_160, i32 %psum_163_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1847 'add' 'output_reg_10_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%data_reg_10_12_1 = load i1 %data_reg_9_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1848 'load' 'data_reg_10_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_12_1, i1 %data_reg_10_12, i1 %data_reg_11_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1849 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_12)   --->   "%select_ln156_63 = select i1 %data_reg_10_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1850 'select' 'select_ln156_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_12)   --->   "%and_ln156_63 = and i8 %select_ln156_63, i8 %p_read_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1851 'and' 'and_ln156_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_12)   --->   "%sext_ln156_161 = sext i8 %and_ln156_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1852 'sext' 'sext_ln156_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_12 = add i32 %sext_ln156_161, i32 %psum_162_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1853 'add' 'output_reg_10_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1854 [1/1] (0.00ns)   --->   "%data_reg_10_11_1 = load i1 %data_reg_9_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1854 'load' 'data_reg_10_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_11_1, i1 %data_reg_10_11, i1 %data_reg_11_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1855 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_11)   --->   "%select_ln156_64 = select i1 %data_reg_10_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1856 'select' 'select_ln156_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_11)   --->   "%and_ln156_64 = and i8 %select_ln156_64, i8 %p_read_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1857 'and' 'and_ln156_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_11)   --->   "%sext_ln156_162 = sext i8 %and_ln156_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1858 'sext' 'sext_ln156_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_11 = add i32 %sext_ln156_162, i32 %psum_161_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1859 'add' 'output_reg_10_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (0.00ns)   --->   "%data_reg_10_10_1 = load i1 %data_reg_9_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1860 'load' 'data_reg_10_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_10_1, i1 %data_reg_10_10, i1 %data_reg_11_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1861 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_10)   --->   "%select_ln156_65 = select i1 %data_reg_10_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1862 'select' 'select_ln156_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_10)   --->   "%and_ln156_65 = and i8 %select_ln156_65, i8 %p_read_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1863 'and' 'and_ln156_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_10)   --->   "%sext_ln156_163 = sext i8 %and_ln156_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1864 'sext' 'sext_ln156_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1865 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_10 = add i32 %sext_ln156_163, i32 %psum_160_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1865 'add' 'output_reg_10_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%data_reg_10_9_1 = load i1 %data_reg_9_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1866 'load' 'data_reg_10_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_9_1, i1 %data_reg_10_9, i1 %data_reg_11_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1867 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_9)   --->   "%select_ln156_66 = select i1 %data_reg_10_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1868 'select' 'select_ln156_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_9)   --->   "%and_ln156_66 = and i8 %select_ln156_66, i8 %p_read_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1869 'and' 'and_ln156_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_9)   --->   "%sext_ln156_164 = sext i8 %and_ln156_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1870 'sext' 'sext_ln156_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_9 = add i32 %sext_ln156_164, i32 %psum_159_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1871 'add' 'output_reg_10_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns)   --->   "%data_reg_10_8_1 = load i1 %data_reg_9_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1872 'load' 'data_reg_10_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1873 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_8_1, i1 %data_reg_10_8, i1 %data_reg_11_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1873 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_8)   --->   "%select_ln156_67 = select i1 %data_reg_10_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1874 'select' 'select_ln156_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_8)   --->   "%and_ln156_67 = and i8 %select_ln156_67, i8 %p_read_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1875 'and' 'and_ln156_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_8)   --->   "%sext_ln156_165 = sext i8 %and_ln156_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1876 'sext' 'sext_ln156_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1877 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_8 = add i32 %sext_ln156_165, i32 %psum_158_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1877 'add' 'output_reg_10_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1878 [1/1] (0.00ns)   --->   "%data_reg_10_7_1 = load i1 %data_reg_9_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1878 'load' 'data_reg_10_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1879 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_7_1, i1 %data_reg_10_7, i1 %data_reg_11_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1879 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_7)   --->   "%select_ln156_68 = select i1 %data_reg_10_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1880 'select' 'select_ln156_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_7)   --->   "%and_ln156_68 = and i8 %select_ln156_68, i8 %p_read_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1881 'and' 'and_ln156_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_7)   --->   "%sext_ln156_166 = sext i8 %and_ln156_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1882 'sext' 'sext_ln156_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1883 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_7 = add i32 %sext_ln156_166, i32 %psum_157_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1883 'add' 'output_reg_10_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns)   --->   "%data_reg_10_6_1 = load i1 %data_reg_9_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1884 'load' 'data_reg_10_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_6_1, i1 %data_reg_10_6, i1 %data_reg_11_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1885 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_6)   --->   "%select_ln156_69 = select i1 %data_reg_10_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1886 'select' 'select_ln156_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_6)   --->   "%and_ln156_69 = and i8 %select_ln156_69, i8 %p_read_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1887 'and' 'and_ln156_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_6)   --->   "%sext_ln156_167 = sext i8 %and_ln156_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1888 'sext' 'sext_ln156_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1889 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_6 = add i32 %sext_ln156_167, i32 %psum_156_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1889 'add' 'output_reg_10_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1890 [1/1] (0.00ns)   --->   "%data_reg_10_5_1 = load i1 %data_reg_9_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1890 'load' 'data_reg_10_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_5_1, i1 %data_reg_10_5, i1 %data_reg_11_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1891 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_5)   --->   "%select_ln156_70 = select i1 %data_reg_10_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1892 'select' 'select_ln156_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_5)   --->   "%and_ln156_70 = and i8 %select_ln156_70, i8 %p_read_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1893 'and' 'and_ln156_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_5)   --->   "%sext_ln156_168 = sext i8 %and_ln156_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1894 'sext' 'sext_ln156_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_5 = add i32 %sext_ln156_168, i32 %psum_155_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1895 'add' 'output_reg_10_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns)   --->   "%data_reg_10_4_1 = load i1 %data_reg_9_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1896 'load' 'data_reg_10_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_10_4_1, i1 %data_reg_10_4, i1 %data_reg_11_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1897 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_4)   --->   "%select_ln156_71 = select i1 %data_reg_10_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1898 'select' 'select_ln156_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_4)   --->   "%and_ln156_71 = and i8 %select_ln156_71, i8 %p_read_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1899 'and' 'and_ln156_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node output_reg_10_4)   --->   "%sext_ln156_169 = sext i8 %and_ln156_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1900 'sext' 'sext_ln156_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1901 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_10_4 = add i32 %sext_ln156_169, i32 %psum_154_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1901 'add' 'output_reg_10_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1902 [1/2] (0.00ns) (grouped into DSP with root node output_reg_10_3)   --->   "%mul_ln156_20 = mul i16 %sext_ln156_170, i16 %sext_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1902 'mul' 'mul_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1903 [1/1] (0.00ns) (grouped into DSP with root node output_reg_10_3)   --->   "%sext_ln156_171 = sext i16 %mul_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1903 'sext' 'sext_ln156_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1904 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_10_3 = add i32 %sext_ln156_171, i32 %psum_153_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1904 'add' 'output_reg_10_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1905 [1/2] (0.00ns) (grouped into DSP with root node output_reg_10_2)   --->   "%mul_ln156_21 = mul i16 %sext_ln156_172, i16 %sext_ln156_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1905 'mul' 'mul_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1906 [1/1] (0.00ns) (grouped into DSP with root node output_reg_10_2)   --->   "%sext_ln156_173 = sext i16 %mul_ln156_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1906 'sext' 'sext_ln156_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1907 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_10_2 = add i32 %sext_ln156_173, i32 %psum_152_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1907 'add' 'output_reg_10_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1908 [1/2] (0.00ns) (grouped into DSP with root node output_reg_10_1)   --->   "%mul_ln156_22 = mul i16 %sext_ln156_174, i16 %sext_ln156_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1908 'mul' 'mul_ln156_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1909 [1/1] (0.00ns) (grouped into DSP with root node output_reg_10_1)   --->   "%sext_ln156_175 = sext i16 %mul_ln156_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1909 'sext' 'sext_ln156_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1910 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_10_1 = add i32 %sext_ln156_175, i32 %psum_151_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1910 'add' 'output_reg_10_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1911 [1/1] (0.00ns)   --->   "%data_reg_10_0_1 = load i8 %data_reg_9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1911 'load' 'data_reg_10_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1912 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_10_0_1, i8 %data_reg_10_0, i8 %data_reg_11_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1912 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln156_176 = sext i8 %data_reg_10_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1913 'sext' 'sext_ln156_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1914 [1/1] (1.55ns)   --->   "%output_reg_10_0 = mul i16 %sext_ln156_176, i16 %sext_ln156_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1914 'mul' 'output_reg_10_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln155_5 = sext i16 %output_reg_10_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1915 'sext' 'sext_ln155_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1916 [1/1] (0.00ns)   --->   "%data_reg_9_15_1 = load i1 %data_reg_8_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1916 'load' 'data_reg_9_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1917 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_15_1, i1 %data_reg_9_15, i1 %data_reg_10_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1917 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_15)   --->   "%select_ln156_72 = select i1 %data_reg_9_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1918 'select' 'select_ln156_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_15)   --->   "%and_ln156_72 = and i8 %select_ln156_72, i8 %p_read_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1919 'and' 'and_ln156_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_15)   --->   "%sext_ln156_177 = sext i8 %and_ln156_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1920 'sext' 'sext_ln156_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1921 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_15 = add i32 %sext_ln156_177, i32 %psum_149_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1921 'add' 'output_reg_9_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1922 [1/1] (0.00ns)   --->   "%data_reg_9_14_1 = load i1 %data_reg_8_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1922 'load' 'data_reg_9_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_14_1, i1 %data_reg_9_14, i1 %data_reg_10_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1923 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_14)   --->   "%select_ln156_73 = select i1 %data_reg_9_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1924 'select' 'select_ln156_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_14)   --->   "%and_ln156_73 = and i8 %select_ln156_73, i8 %p_read_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1925 'and' 'and_ln156_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_14)   --->   "%sext_ln156_178 = sext i8 %and_ln156_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1926 'sext' 'sext_ln156_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_14 = add i32 %sext_ln156_178, i32 %psum_148_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1927 'add' 'output_reg_9_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1928 [1/1] (0.00ns)   --->   "%data_reg_9_13_1 = load i1 %data_reg_8_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1928 'load' 'data_reg_9_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_13_1, i1 %data_reg_9_13, i1 %data_reg_10_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1929 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_13)   --->   "%select_ln156_74 = select i1 %data_reg_9_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1930 'select' 'select_ln156_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_13)   --->   "%and_ln156_74 = and i8 %select_ln156_74, i8 %p_read_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1931 'and' 'and_ln156_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_13)   --->   "%sext_ln156_179 = sext i8 %and_ln156_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1932 'sext' 'sext_ln156_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_13 = add i32 %sext_ln156_179, i32 %psum_147_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1933 'add' 'output_reg_9_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%data_reg_9_12_1 = load i1 %data_reg_8_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1934 'load' 'data_reg_9_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_12_1, i1 %data_reg_9_12, i1 %data_reg_10_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1935 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_12)   --->   "%select_ln156_75 = select i1 %data_reg_9_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1936 'select' 'select_ln156_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_12)   --->   "%and_ln156_75 = and i8 %select_ln156_75, i8 %p_read_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1937 'and' 'and_ln156_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_12)   --->   "%sext_ln156_180 = sext i8 %and_ln156_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1938 'sext' 'sext_ln156_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_12 = add i32 %sext_ln156_180, i32 %psum_146_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1939 'add' 'output_reg_9_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1940 [1/1] (0.00ns)   --->   "%data_reg_9_11_1 = load i1 %data_reg_8_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1940 'load' 'data_reg_9_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_11_1, i1 %data_reg_9_11, i1 %data_reg_10_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1941 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_11)   --->   "%select_ln156_76 = select i1 %data_reg_9_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1942 'select' 'select_ln156_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_11)   --->   "%and_ln156_76 = and i8 %select_ln156_76, i8 %p_read_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1943 'and' 'and_ln156_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_11)   --->   "%sext_ln156_181 = sext i8 %and_ln156_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1944 'sext' 'sext_ln156_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1945 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_11 = add i32 %sext_ln156_181, i32 %psum_145_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1945 'add' 'output_reg_9_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1946 [1/1] (0.00ns)   --->   "%data_reg_9_10_1 = load i1 %data_reg_8_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1946 'load' 'data_reg_9_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1947 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_10_1, i1 %data_reg_9_10, i1 %data_reg_10_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1947 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_10)   --->   "%select_ln156_77 = select i1 %data_reg_9_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1948 'select' 'select_ln156_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_10)   --->   "%and_ln156_77 = and i8 %select_ln156_77, i8 %p_read_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1949 'and' 'and_ln156_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_10)   --->   "%sext_ln156_182 = sext i8 %and_ln156_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1950 'sext' 'sext_ln156_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_10 = add i32 %sext_ln156_182, i32 %psum_144_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1951 'add' 'output_reg_9_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1952 [1/1] (0.00ns)   --->   "%data_reg_9_9_1 = load i1 %data_reg_8_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1952 'load' 'data_reg_9_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1953 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_9_1, i1 %data_reg_9_9, i1 %data_reg_10_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1953 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_9)   --->   "%select_ln156_78 = select i1 %data_reg_9_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1954 'select' 'select_ln156_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_9)   --->   "%and_ln156_78 = and i8 %select_ln156_78, i8 %p_read_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1955 'and' 'and_ln156_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_9)   --->   "%sext_ln156_183 = sext i8 %and_ln156_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1956 'sext' 'sext_ln156_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1957 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_9 = add i32 %sext_ln156_183, i32 %psum_143_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1957 'add' 'output_reg_9_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1958 [1/1] (0.00ns)   --->   "%data_reg_9_8_1 = load i1 %data_reg_8_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1958 'load' 'data_reg_9_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1959 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_8_1, i1 %data_reg_9_8, i1 %data_reg_10_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1959 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_8)   --->   "%select_ln156_79 = select i1 %data_reg_9_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1960 'select' 'select_ln156_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_8)   --->   "%and_ln156_79 = and i8 %select_ln156_79, i8 %p_read_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1961 'and' 'and_ln156_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_8)   --->   "%sext_ln156_184 = sext i8 %and_ln156_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1962 'sext' 'sext_ln156_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1963 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_8 = add i32 %sext_ln156_184, i32 %psum_142_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1963 'add' 'output_reg_9_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1964 [1/1] (0.00ns)   --->   "%data_reg_9_7_1 = load i1 %data_reg_8_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1964 'load' 'data_reg_9_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_7_1, i1 %data_reg_9_7, i1 %data_reg_10_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1965 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_7)   --->   "%select_ln156_80 = select i1 %data_reg_9_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1966 'select' 'select_ln156_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_7)   --->   "%and_ln156_80 = and i8 %select_ln156_80, i8 %p_read_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1967 'and' 'and_ln156_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_7)   --->   "%sext_ln156_185 = sext i8 %and_ln156_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1968 'sext' 'sext_ln156_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1969 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_7 = add i32 %sext_ln156_185, i32 %psum_141_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1969 'add' 'output_reg_9_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1970 [1/1] (0.00ns)   --->   "%data_reg_9_6_1 = load i1 %data_reg_8_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1970 'load' 'data_reg_9_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1971 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_6_1, i1 %data_reg_9_6, i1 %data_reg_10_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1971 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_6)   --->   "%select_ln156_81 = select i1 %data_reg_9_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1972 'select' 'select_ln156_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_6)   --->   "%and_ln156_81 = and i8 %select_ln156_81, i8 %p_read_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1973 'and' 'and_ln156_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_6)   --->   "%sext_ln156_186 = sext i8 %and_ln156_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1974 'sext' 'sext_ln156_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1975 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_6 = add i32 %sext_ln156_186, i32 %psum_140_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1975 'add' 'output_reg_9_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1976 [1/1] (0.00ns)   --->   "%data_reg_9_5_1 = load i1 %data_reg_8_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1976 'load' 'data_reg_9_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1977 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_5_1, i1 %data_reg_9_5, i1 %data_reg_10_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1977 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_5)   --->   "%select_ln156_82 = select i1 %data_reg_9_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1978 'select' 'select_ln156_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_5)   --->   "%and_ln156_82 = and i8 %select_ln156_82, i8 %p_read_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1979 'and' 'and_ln156_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_5)   --->   "%sext_ln156_187 = sext i8 %and_ln156_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1980 'sext' 'sext_ln156_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_5 = add i32 %sext_ln156_187, i32 %psum_139_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1981 'add' 'output_reg_9_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1982 [1/1] (0.00ns)   --->   "%data_reg_9_4_1 = load i1 %data_reg_8_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1982 'load' 'data_reg_9_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1983 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_9_4_1, i1 %data_reg_9_4, i1 %data_reg_10_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1983 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_4)   --->   "%select_ln156_83 = select i1 %data_reg_9_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1984 'select' 'select_ln156_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_4)   --->   "%and_ln156_83 = and i8 %select_ln156_83, i8 %p_read_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1985 'and' 'and_ln156_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node output_reg_9_4)   --->   "%sext_ln156_188 = sext i8 %and_ln156_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1986 'sext' 'sext_ln156_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1987 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_9_4 = add i32 %sext_ln156_188, i32 %psum_138_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1987 'add' 'output_reg_9_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1988 [1/2] (0.00ns) (grouped into DSP with root node output_reg_9_3)   --->   "%mul_ln156_24 = mul i16 %sext_ln156_189, i16 %sext_ln156_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1988 'mul' 'mul_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1989 [1/1] (0.00ns) (grouped into DSP with root node output_reg_9_3)   --->   "%sext_ln156_190 = sext i16 %mul_ln156_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1989 'sext' 'sext_ln156_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1990 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_9_3 = add i32 %sext_ln156_190, i32 %psum_137_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1990 'add' 'output_reg_9_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1991 [1/2] (0.00ns) (grouped into DSP with root node output_reg_9_2)   --->   "%mul_ln156_25 = mul i16 %sext_ln156_191, i16 %sext_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1991 'mul' 'mul_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1992 [1/1] (0.00ns) (grouped into DSP with root node output_reg_9_2)   --->   "%sext_ln156_192 = sext i16 %mul_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1992 'sext' 'sext_ln156_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1993 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_9_2 = add i32 %sext_ln156_192, i32 %psum_136_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1993 'add' 'output_reg_9_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1994 [1/2] (0.00ns) (grouped into DSP with root node output_reg_9_1)   --->   "%mul_ln156_26 = mul i16 %sext_ln156_193, i16 %sext_ln156_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1994 'mul' 'mul_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1995 [1/1] (0.00ns) (grouped into DSP with root node output_reg_9_1)   --->   "%sext_ln156_194 = sext i16 %mul_ln156_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1995 'sext' 'sext_ln156_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1996 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_9_1 = add i32 %sext_ln156_194, i32 %psum_135_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1996 'add' 'output_reg_9_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1997 [1/1] (0.00ns)   --->   "%data_reg_9_0_1 = load i8 %data_reg_8_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1997 'load' 'data_reg_9_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1998 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_9_0_1, i8 %data_reg_9_0, i8 %data_reg_10_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1998 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln156_195 = sext i8 %data_reg_9_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 1999 'sext' 'sext_ln156_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2000 [1/1] (1.55ns)   --->   "%output_reg_9_0 = mul i16 %sext_ln156_195, i16 %sext_ln156_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2000 'mul' 'output_reg_9_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln155_6 = sext i16 %output_reg_9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2001 'sext' 'sext_ln155_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2002 [1/1] (0.00ns)   --->   "%data_reg_8_15_1 = load i1 %data_reg_7_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2002 'load' 'data_reg_8_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2003 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_15_1, i1 %data_reg_8_15, i1 %data_reg_9_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2003 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%select_ln156_84 = select i1 %data_reg_8_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2004 'select' 'select_ln156_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%and_ln156_84 = and i8 %select_ln156_84, i8 %p_read_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2005 'and' 'and_ln156_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%sext_ln156_196 = sext i8 %and_ln156_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2006 'sext' 'sext_ln156_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2007 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156 = add i32 %sext_ln156_196, i32 %psum_134_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2007 'add' 'add_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2008 [1/1] (0.00ns)   --->   "%data_reg_8_14_1 = load i1 %data_reg_7_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2008 'load' 'data_reg_8_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2009 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_14_1, i1 %data_reg_8_14, i1 %data_reg_9_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2009 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_14)   --->   "%select_ln156_85 = select i1 %data_reg_8_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2010 'select' 'select_ln156_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_14)   --->   "%and_ln156_85 = and i8 %select_ln156_85, i8 %p_read_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2011 'and' 'and_ln156_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_14)   --->   "%sext_ln156_197 = sext i8 %and_ln156_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2012 'sext' 'sext_ln156_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_14 = add i32 %sext_ln156_197, i32 %psum_133_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2013 'add' 'output_reg_8_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2014 [1/1] (0.00ns)   --->   "%data_reg_8_13_1 = load i1 %data_reg_7_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2014 'load' 'data_reg_8_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2015 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_13_1, i1 %data_reg_8_13, i1 %data_reg_9_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2015 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_13)   --->   "%select_ln156_86 = select i1 %data_reg_8_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2016 'select' 'select_ln156_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_13)   --->   "%and_ln156_86 = and i8 %select_ln156_86, i8 %p_read_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2017 'and' 'and_ln156_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_13)   --->   "%sext_ln156_198 = sext i8 %and_ln156_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2018 'sext' 'sext_ln156_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_13 = add i32 %sext_ln156_198, i32 %psum_132_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2019 'add' 'output_reg_8_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2020 [1/1] (0.00ns)   --->   "%data_reg_8_12_1 = load i1 %data_reg_7_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2020 'load' 'data_reg_8_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2021 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_12_1, i1 %data_reg_8_12, i1 %data_reg_9_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2021 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_12)   --->   "%select_ln156_87 = select i1 %data_reg_8_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2022 'select' 'select_ln156_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_12)   --->   "%and_ln156_87 = and i8 %select_ln156_87, i8 %p_read_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2023 'and' 'and_ln156_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_12)   --->   "%sext_ln156_199 = sext i8 %and_ln156_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2024 'sext' 'sext_ln156_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2025 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_12 = add i32 %sext_ln156_199, i32 %psum_131_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2025 'add' 'output_reg_8_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/1] (0.00ns)   --->   "%data_reg_8_11_1 = load i1 %data_reg_7_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2026 'load' 'data_reg_8_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2027 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_11_1, i1 %data_reg_8_11, i1 %data_reg_9_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2027 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_11)   --->   "%select_ln156_88 = select i1 %data_reg_8_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2028 'select' 'select_ln156_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_11)   --->   "%and_ln156_88 = and i8 %select_ln156_88, i8 %p_read_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2029 'and' 'and_ln156_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_11)   --->   "%sext_ln156_200 = sext i8 %and_ln156_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2030 'sext' 'sext_ln156_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2031 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_11 = add i32 %sext_ln156_200, i32 %psum_130_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2031 'add' 'output_reg_8_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2032 [1/1] (0.00ns)   --->   "%data_reg_8_10_1 = load i1 %data_reg_7_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2032 'load' 'data_reg_8_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2033 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_10_1, i1 %data_reg_8_10, i1 %data_reg_9_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2033 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_10)   --->   "%select_ln156_89 = select i1 %data_reg_8_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2034 'select' 'select_ln156_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_10)   --->   "%and_ln156_89 = and i8 %select_ln156_89, i8 %p_read_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2035 'and' 'and_ln156_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_10)   --->   "%sext_ln156_201 = sext i8 %and_ln156_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2036 'sext' 'sext_ln156_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2037 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_10 = add i32 %sext_ln156_201, i32 %psum_129_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2037 'add' 'output_reg_8_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2038 [1/1] (0.00ns)   --->   "%data_reg_8_9_1 = load i1 %data_reg_7_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2038 'load' 'data_reg_8_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2039 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_9_1, i1 %data_reg_8_9, i1 %data_reg_9_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2039 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_9)   --->   "%select_ln156_90 = select i1 %data_reg_8_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2040 'select' 'select_ln156_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_9)   --->   "%and_ln156_90 = and i8 %select_ln156_90, i8 %p_read_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2041 'and' 'and_ln156_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_9)   --->   "%sext_ln156_202 = sext i8 %and_ln156_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2042 'sext' 'sext_ln156_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2043 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_9 = add i32 %sext_ln156_202, i32 %psum_128_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2043 'add' 'output_reg_8_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2044 [1/1] (0.00ns)   --->   "%data_reg_8_8_1 = load i1 %data_reg_7_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2044 'load' 'data_reg_8_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2045 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_8_1, i1 %data_reg_8_8, i1 %data_reg_9_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2045 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_8)   --->   "%select_ln156_91 = select i1 %data_reg_8_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2046 'select' 'select_ln156_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_8)   --->   "%and_ln156_91 = and i8 %select_ln156_91, i8 %p_read_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2047 'and' 'and_ln156_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_8)   --->   "%sext_ln156_203 = sext i8 %and_ln156_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2048 'sext' 'sext_ln156_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2049 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_8 = add i32 %sext_ln156_203, i32 %psum_127_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2049 'add' 'output_reg_8_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2050 [1/1] (0.00ns)   --->   "%data_reg_8_7_1 = load i1 %data_reg_7_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2050 'load' 'data_reg_8_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2051 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_7_1, i1 %data_reg_8_7, i1 %data_reg_9_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2051 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_7)   --->   "%select_ln156_92 = select i1 %data_reg_8_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2052 'select' 'select_ln156_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_7)   --->   "%and_ln156_92 = and i8 %select_ln156_92, i8 %p_read_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2053 'and' 'and_ln156_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_7)   --->   "%sext_ln156_204 = sext i8 %and_ln156_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2054 'sext' 'sext_ln156_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2055 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_7 = add i32 %sext_ln156_204, i32 %psum_126_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2055 'add' 'output_reg_8_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2056 [1/1] (0.00ns)   --->   "%data_reg_8_6_1 = load i1 %data_reg_7_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2056 'load' 'data_reg_8_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2057 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_6_1, i1 %data_reg_8_6, i1 %data_reg_9_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2057 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_6)   --->   "%select_ln156_93 = select i1 %data_reg_8_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2058 'select' 'select_ln156_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_6)   --->   "%and_ln156_93 = and i8 %select_ln156_93, i8 %p_read_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2059 'and' 'and_ln156_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_6)   --->   "%sext_ln156_205 = sext i8 %and_ln156_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2060 'sext' 'sext_ln156_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2061 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_6 = add i32 %sext_ln156_205, i32 %psum_125_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2061 'add' 'output_reg_8_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2062 [1/1] (0.00ns)   --->   "%data_reg_8_5_1 = load i1 %data_reg_7_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2062 'load' 'data_reg_8_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2063 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_5_1, i1 %data_reg_8_5, i1 %data_reg_9_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2063 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_5)   --->   "%select_ln156_94 = select i1 %data_reg_8_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2064 'select' 'select_ln156_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_5)   --->   "%and_ln156_94 = and i8 %select_ln156_94, i8 %p_read_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2065 'and' 'and_ln156_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_5)   --->   "%sext_ln156_206 = sext i8 %and_ln156_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2066 'sext' 'sext_ln156_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2067 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_5 = add i32 %sext_ln156_206, i32 %psum_124_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2067 'add' 'output_reg_8_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2068 [1/1] (0.00ns)   --->   "%data_reg_8_4_1 = load i1 %data_reg_7_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2068 'load' 'data_reg_8_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2069 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_8_4_1, i1 %data_reg_8_4, i1 %data_reg_9_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2069 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_4)   --->   "%select_ln156_95 = select i1 %data_reg_8_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2070 'select' 'select_ln156_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_4)   --->   "%and_ln156_95 = and i8 %select_ln156_95, i8 %p_read_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2071 'and' 'and_ln156_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node output_reg_8_4)   --->   "%sext_ln156_207 = sext i8 %and_ln156_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2072 'sext' 'sext_ln156_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2073 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_8_4 = add i32 %sext_ln156_207, i32 %psum_123_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2073 'add' 'output_reg_8_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2074 [1/2] (0.00ns) (grouped into DSP with root node output_reg_8_3)   --->   "%mul_ln156_28 = mul i16 %sext_ln156_208, i16 %sext_ln156_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2074 'mul' 'mul_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2075 [1/1] (0.00ns) (grouped into DSP with root node output_reg_8_3)   --->   "%sext_ln156_209 = sext i16 %mul_ln156_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2075 'sext' 'sext_ln156_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2076 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_8_3 = add i32 %sext_ln156_209, i32 %psum_122_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2076 'add' 'output_reg_8_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2077 [1/2] (0.00ns) (grouped into DSP with root node output_reg_8_2)   --->   "%mul_ln156_29 = mul i16 %sext_ln156_210, i16 %sext_ln156_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2077 'mul' 'mul_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2078 [1/1] (0.00ns) (grouped into DSP with root node output_reg_8_2)   --->   "%sext_ln156_211 = sext i16 %mul_ln156_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2078 'sext' 'sext_ln156_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2079 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_8_2 = add i32 %sext_ln156_211, i32 %psum_121_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2079 'add' 'output_reg_8_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2080 [1/2] (0.00ns) (grouped into DSP with root node output_reg_8_1)   --->   "%mul_ln156_30 = mul i16 %sext_ln156_212, i16 %sext_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2080 'mul' 'mul_ln156_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2081 [1/1] (0.00ns) (grouped into DSP with root node output_reg_8_1)   --->   "%sext_ln156_213 = sext i16 %mul_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2081 'sext' 'sext_ln156_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2082 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_8_1 = add i32 %sext_ln156_213, i32 %psum_120_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2082 'add' 'output_reg_8_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2083 [1/1] (0.00ns)   --->   "%data_reg_8_0_1 = load i8 %data_reg_7_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2083 'load' 'data_reg_8_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2084 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_8_0_1, i8 %data_reg_8_0, i8 %data_reg_9_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2084 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln156_214 = sext i8 %data_reg_8_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2085 'sext' 'sext_ln156_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2086 [1/1] (1.55ns)   --->   "%output_reg_8_0 = mul i16 %sext_ln156_214, i16 %sext_ln156_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2086 'mul' 'output_reg_8_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln155_7 = sext i16 %output_reg_8_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2087 'sext' 'sext_ln155_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2088 [1/1] (0.00ns)   --->   "%data_reg_7_15_1 = load i1 %data_reg_6_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2088 'load' 'data_reg_7_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2089 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_15_1, i1 %data_reg_7_15, i1 %data_reg_8_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2089 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_15)   --->   "%select_ln156_96 = select i1 %data_reg_7_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2090 'select' 'select_ln156_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_15)   --->   "%and_ln156_96 = and i8 %select_ln156_96, i8 %p_read_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2091 'and' 'and_ln156_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_15)   --->   "%sext_ln156_215 = sext i8 %and_ln156_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2092 'sext' 'sext_ln156_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2093 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_15 = add i32 %sext_ln156_215, i32 %psum_119_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2093 'add' 'add_ln156_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2094 [1/1] (0.00ns)   --->   "%data_reg_7_14_1 = load i1 %data_reg_6_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2094 'load' 'data_reg_7_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2095 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_14_1, i1 %data_reg_7_14, i1 %data_reg_8_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2095 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_14)   --->   "%select_ln156_97 = select i1 %data_reg_7_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2096 'select' 'select_ln156_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_14)   --->   "%and_ln156_97 = and i8 %select_ln156_97, i8 %p_read_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2097 'and' 'and_ln156_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_14)   --->   "%sext_ln156_216 = sext i8 %and_ln156_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2098 'sext' 'sext_ln156_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2099 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_14 = add i32 %sext_ln156_216, i32 %psum_118_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2099 'add' 'output_reg_7_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2100 [1/1] (0.00ns)   --->   "%data_reg_7_13_1 = load i1 %data_reg_6_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2100 'load' 'data_reg_7_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2101 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_13_1, i1 %data_reg_7_13, i1 %data_reg_8_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2101 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_13)   --->   "%select_ln156_98 = select i1 %data_reg_7_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2102 'select' 'select_ln156_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_13)   --->   "%and_ln156_98 = and i8 %select_ln156_98, i8 %p_read_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2103 'and' 'and_ln156_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_13)   --->   "%sext_ln156_217 = sext i8 %and_ln156_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2104 'sext' 'sext_ln156_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2105 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_13 = add i32 %sext_ln156_217, i32 %psum_117_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2105 'add' 'output_reg_7_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2106 [1/1] (0.00ns)   --->   "%data_reg_7_12_1 = load i1 %data_reg_6_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2106 'load' 'data_reg_7_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2107 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_12_1, i1 %data_reg_7_12, i1 %data_reg_8_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2107 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_12)   --->   "%select_ln156_99 = select i1 %data_reg_7_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2108 'select' 'select_ln156_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_12)   --->   "%and_ln156_99 = and i8 %select_ln156_99, i8 %p_read_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2109 'and' 'and_ln156_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_12)   --->   "%sext_ln156_218 = sext i8 %and_ln156_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2110 'sext' 'sext_ln156_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2111 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_12 = add i32 %sext_ln156_218, i32 %psum_116_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2111 'add' 'output_reg_7_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2112 [1/1] (0.00ns)   --->   "%data_reg_7_11_1 = load i1 %data_reg_6_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2112 'load' 'data_reg_7_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2113 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_11_1, i1 %data_reg_7_11, i1 %data_reg_8_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2113 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_11)   --->   "%select_ln156_100 = select i1 %data_reg_7_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2114 'select' 'select_ln156_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_11)   --->   "%and_ln156_100 = and i8 %select_ln156_100, i8 %p_read_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2115 'and' 'and_ln156_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_11)   --->   "%sext_ln156_219 = sext i8 %and_ln156_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2116 'sext' 'sext_ln156_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2117 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_11 = add i32 %sext_ln156_219, i32 %psum_115_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2117 'add' 'output_reg_7_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2118 [1/1] (0.00ns)   --->   "%data_reg_7_10_1 = load i1 %data_reg_6_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2118 'load' 'data_reg_7_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2119 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_10_1, i1 %data_reg_7_10, i1 %data_reg_8_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2119 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_10)   --->   "%select_ln156_101 = select i1 %data_reg_7_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2120 'select' 'select_ln156_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_10)   --->   "%and_ln156_101 = and i8 %select_ln156_101, i8 %p_read_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2121 'and' 'and_ln156_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_10)   --->   "%sext_ln156_220 = sext i8 %and_ln156_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2122 'sext' 'sext_ln156_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2123 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_10 = add i32 %sext_ln156_220, i32 %psum_114_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2123 'add' 'output_reg_7_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2124 [1/1] (0.00ns)   --->   "%data_reg_7_9_1 = load i1 %data_reg_6_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2124 'load' 'data_reg_7_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2125 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_9_1, i1 %data_reg_7_9, i1 %data_reg_8_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2125 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_9)   --->   "%select_ln156_102 = select i1 %data_reg_7_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2126 'select' 'select_ln156_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_9)   --->   "%and_ln156_102 = and i8 %select_ln156_102, i8 %p_read_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2127 'and' 'and_ln156_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_9)   --->   "%sext_ln156_221 = sext i8 %and_ln156_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2128 'sext' 'sext_ln156_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2129 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_9 = add i32 %sext_ln156_221, i32 %psum_113_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2129 'add' 'output_reg_7_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2130 [1/1] (0.00ns)   --->   "%data_reg_7_8_1 = load i1 %data_reg_6_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2130 'load' 'data_reg_7_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2131 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_8_1, i1 %data_reg_7_8, i1 %data_reg_8_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2131 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_8)   --->   "%select_ln156_103 = select i1 %data_reg_7_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2132 'select' 'select_ln156_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_8)   --->   "%and_ln156_103 = and i8 %select_ln156_103, i8 %p_read_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2133 'and' 'and_ln156_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_8)   --->   "%sext_ln156_222 = sext i8 %and_ln156_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2134 'sext' 'sext_ln156_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2135 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_8 = add i32 %sext_ln156_222, i32 %psum_112_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2135 'add' 'output_reg_7_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2136 [1/1] (0.00ns)   --->   "%data_reg_7_7_1 = load i1 %data_reg_6_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2136 'load' 'data_reg_7_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2137 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_7_1, i1 %data_reg_7_7, i1 %data_reg_8_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2137 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_7)   --->   "%select_ln156_104 = select i1 %data_reg_7_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2138 'select' 'select_ln156_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_7)   --->   "%and_ln156_104 = and i8 %select_ln156_104, i8 %p_read_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2139 'and' 'and_ln156_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_7)   --->   "%sext_ln156_223 = sext i8 %and_ln156_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2140 'sext' 'sext_ln156_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2141 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_7 = add i32 %sext_ln156_223, i32 %psum_111_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2141 'add' 'output_reg_7_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2142 [1/1] (0.00ns)   --->   "%data_reg_7_6_1 = load i1 %data_reg_6_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2142 'load' 'data_reg_7_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2143 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_6_1, i1 %data_reg_7_6, i1 %data_reg_8_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2143 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_6)   --->   "%select_ln156_105 = select i1 %data_reg_7_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2144 'select' 'select_ln156_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_6)   --->   "%and_ln156_105 = and i8 %select_ln156_105, i8 %p_read_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2145 'and' 'and_ln156_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_6)   --->   "%sext_ln156_224 = sext i8 %and_ln156_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2146 'sext' 'sext_ln156_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2147 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_6 = add i32 %sext_ln156_224, i32 %psum_110_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2147 'add' 'output_reg_7_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2148 [1/1] (0.00ns)   --->   "%data_reg_7_5_1 = load i1 %data_reg_6_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2148 'load' 'data_reg_7_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2149 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_5_1, i1 %data_reg_7_5, i1 %data_reg_8_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2149 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_5)   --->   "%select_ln156_106 = select i1 %data_reg_7_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2150 'select' 'select_ln156_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_5)   --->   "%and_ln156_106 = and i8 %select_ln156_106, i8 %p_read_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2151 'and' 'and_ln156_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_5)   --->   "%sext_ln156_225 = sext i8 %and_ln156_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2152 'sext' 'sext_ln156_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2153 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_5 = add i32 %sext_ln156_225, i32 %psum_109_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2153 'add' 'output_reg_7_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2154 [1/1] (0.00ns)   --->   "%data_reg_7_4_1 = load i1 %data_reg_6_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2154 'load' 'data_reg_7_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2155 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_7_4_1, i1 %data_reg_7_4, i1 %data_reg_8_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2155 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_4)   --->   "%select_ln156_107 = select i1 %data_reg_7_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2156 'select' 'select_ln156_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_4)   --->   "%and_ln156_107 = and i8 %select_ln156_107, i8 %p_read_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2157 'and' 'and_ln156_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node output_reg_7_4)   --->   "%sext_ln156_226 = sext i8 %and_ln156_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2158 'sext' 'sext_ln156_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2159 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_7_4 = add i32 %sext_ln156_226, i32 %psum_108_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2159 'add' 'output_reg_7_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2160 [1/2] (0.00ns) (grouped into DSP with root node output_reg_7_3)   --->   "%mul_ln156_32 = mul i16 %sext_ln156_227, i16 %sext_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2160 'mul' 'mul_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2161 [1/1] (0.00ns) (grouped into DSP with root node output_reg_7_3)   --->   "%sext_ln156_228 = sext i16 %mul_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2161 'sext' 'sext_ln156_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2162 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_7_3 = add i32 %sext_ln156_228, i32 %psum_107_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2162 'add' 'output_reg_7_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2163 [1/2] (0.00ns) (grouped into DSP with root node output_reg_7_2)   --->   "%mul_ln156_33 = mul i16 %sext_ln156_229, i16 %sext_ln156_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2163 'mul' 'mul_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2164 [1/1] (0.00ns) (grouped into DSP with root node output_reg_7_2)   --->   "%sext_ln156_230 = sext i16 %mul_ln156_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2164 'sext' 'sext_ln156_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2165 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_7_2 = add i32 %sext_ln156_230, i32 %psum_106_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2165 'add' 'output_reg_7_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2166 [1/2] (0.00ns) (grouped into DSP with root node output_reg_7_1)   --->   "%mul_ln156_34 = mul i16 %sext_ln156_231, i16 %sext_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2166 'mul' 'mul_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2167 [1/1] (0.00ns) (grouped into DSP with root node output_reg_7_1)   --->   "%sext_ln156_232 = sext i16 %mul_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2167 'sext' 'sext_ln156_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2168 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_7_1 = add i32 %sext_ln156_232, i32 %psum_105_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2168 'add' 'output_reg_7_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2169 [1/1] (0.00ns)   --->   "%data_reg_7_0_1 = load i8 %data_reg_6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2169 'load' 'data_reg_7_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2170 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_7_0_1, i8 %data_reg_7_0, i8 %data_reg_8_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2170 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln156_233 = sext i8 %data_reg_7_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2171 'sext' 'sext_ln156_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2172 [1/1] (1.55ns)   --->   "%output_reg_7_0 = mul i16 %sext_ln156_233, i16 %sext_ln156_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2172 'mul' 'output_reg_7_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln155_8 = sext i16 %output_reg_7_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2173 'sext' 'sext_ln155_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2174 [1/1] (0.00ns)   --->   "%data_reg_6_15_1 = load i1 %data_reg_5_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2174 'load' 'data_reg_6_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2175 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_15_1, i1 %data_reg_6_15, i1 %data_reg_7_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2175 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_30)   --->   "%select_ln156_108 = select i1 %data_reg_6_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2176 'select' 'select_ln156_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_30)   --->   "%and_ln156_108 = and i8 %select_ln156_108, i8 %p_read_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2177 'and' 'and_ln156_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_30)   --->   "%sext_ln156_234 = sext i8 %and_ln156_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2178 'sext' 'sext_ln156_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2179 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_30 = add i32 %sext_ln156_234, i32 %psum_104_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2179 'add' 'add_ln156_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2180 [1/1] (0.00ns)   --->   "%data_reg_6_14_1 = load i1 %data_reg_5_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2180 'load' 'data_reg_6_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2181 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_14_1, i1 %data_reg_6_14, i1 %data_reg_7_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2181 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_14)   --->   "%select_ln156_109 = select i1 %data_reg_6_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2182 'select' 'select_ln156_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_14)   --->   "%and_ln156_109 = and i8 %select_ln156_109, i8 %p_read_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2183 'and' 'and_ln156_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_14)   --->   "%sext_ln156_235 = sext i8 %and_ln156_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2184 'sext' 'sext_ln156_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2185 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_14 = add i32 %sext_ln156_235, i32 %psum_103_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2185 'add' 'output_reg_6_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2186 [1/1] (0.00ns)   --->   "%data_reg_6_13_1 = load i1 %data_reg_5_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2186 'load' 'data_reg_6_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2187 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_13_1, i1 %data_reg_6_13, i1 %data_reg_7_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2187 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_13)   --->   "%select_ln156_110 = select i1 %data_reg_6_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2188 'select' 'select_ln156_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_13)   --->   "%and_ln156_110 = and i8 %select_ln156_110, i8 %p_read_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2189 'and' 'and_ln156_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_13)   --->   "%sext_ln156_236 = sext i8 %and_ln156_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2190 'sext' 'sext_ln156_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2191 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_13 = add i32 %sext_ln156_236, i32 %psum_102_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2191 'add' 'output_reg_6_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2192 [1/1] (0.00ns)   --->   "%data_reg_6_12_1 = load i1 %data_reg_5_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2192 'load' 'data_reg_6_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2193 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_12_1, i1 %data_reg_6_12, i1 %data_reg_7_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2193 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_12)   --->   "%select_ln156_111 = select i1 %data_reg_6_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2194 'select' 'select_ln156_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_12)   --->   "%and_ln156_111 = and i8 %select_ln156_111, i8 %p_read_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2195 'and' 'and_ln156_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_12)   --->   "%sext_ln156_237 = sext i8 %and_ln156_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2196 'sext' 'sext_ln156_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2197 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_12 = add i32 %sext_ln156_237, i32 %psum_101_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2197 'add' 'output_reg_6_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2198 [1/1] (0.00ns)   --->   "%data_reg_6_11_1 = load i1 %data_reg_5_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2198 'load' 'data_reg_6_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2199 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_11_1, i1 %data_reg_6_11, i1 %data_reg_7_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2199 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_11)   --->   "%select_ln156_112 = select i1 %data_reg_6_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2200 'select' 'select_ln156_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_11)   --->   "%and_ln156_112 = and i8 %select_ln156_112, i8 %p_read_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2201 'and' 'and_ln156_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_11)   --->   "%sext_ln156_238 = sext i8 %and_ln156_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2202 'sext' 'sext_ln156_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2203 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_11 = add i32 %sext_ln156_238, i32 %psum_100_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2203 'add' 'output_reg_6_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2204 [1/1] (0.00ns)   --->   "%data_reg_6_10_1 = load i1 %data_reg_5_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2204 'load' 'data_reg_6_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2205 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_10_1, i1 %data_reg_6_10, i1 %data_reg_7_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2205 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_10)   --->   "%select_ln156_113 = select i1 %data_reg_6_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2206 'select' 'select_ln156_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_10)   --->   "%and_ln156_113 = and i8 %select_ln156_113, i8 %p_read_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2207 'and' 'and_ln156_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_10)   --->   "%sext_ln156_239 = sext i8 %and_ln156_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2208 'sext' 'sext_ln156_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2209 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_10 = add i32 %sext_ln156_239, i32 %psum_99_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2209 'add' 'output_reg_6_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2210 [1/1] (0.00ns)   --->   "%data_reg_6_9_1 = load i1 %data_reg_5_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2210 'load' 'data_reg_6_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2211 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_9_1, i1 %data_reg_6_9, i1 %data_reg_7_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2211 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_9)   --->   "%select_ln156_114 = select i1 %data_reg_6_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2212 'select' 'select_ln156_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_9)   --->   "%and_ln156_114 = and i8 %select_ln156_114, i8 %p_read_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2213 'and' 'and_ln156_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_9)   --->   "%sext_ln156_240 = sext i8 %and_ln156_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2214 'sext' 'sext_ln156_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2215 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_9 = add i32 %sext_ln156_240, i32 %psum_98_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2215 'add' 'output_reg_6_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2216 [1/1] (0.00ns)   --->   "%data_reg_6_8_1 = load i1 %data_reg_5_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2216 'load' 'data_reg_6_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2217 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_8_1, i1 %data_reg_6_8, i1 %data_reg_7_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2217 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_8)   --->   "%select_ln156_115 = select i1 %data_reg_6_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2218 'select' 'select_ln156_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_8)   --->   "%and_ln156_115 = and i8 %select_ln156_115, i8 %p_read_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2219 'and' 'and_ln156_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_8)   --->   "%sext_ln156_241 = sext i8 %and_ln156_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2220 'sext' 'sext_ln156_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2221 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_8 = add i32 %sext_ln156_241, i32 %psum_97_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2221 'add' 'output_reg_6_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2222 [1/1] (0.00ns)   --->   "%data_reg_6_7_1 = load i1 %data_reg_5_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2222 'load' 'data_reg_6_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2223 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_7_1, i1 %data_reg_6_7, i1 %data_reg_7_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2223 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_7)   --->   "%select_ln156_116 = select i1 %data_reg_6_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2224 'select' 'select_ln156_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_7)   --->   "%and_ln156_116 = and i8 %select_ln156_116, i8 %p_read_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2225 'and' 'and_ln156_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_7)   --->   "%sext_ln156_242 = sext i8 %and_ln156_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2226 'sext' 'sext_ln156_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2227 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_7 = add i32 %sext_ln156_242, i32 %psum_96_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2227 'add' 'output_reg_6_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2228 [1/1] (0.00ns)   --->   "%data_reg_6_6_1 = load i1 %data_reg_5_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2228 'load' 'data_reg_6_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2229 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_6_1, i1 %data_reg_6_6, i1 %data_reg_7_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2229 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_6)   --->   "%select_ln156_117 = select i1 %data_reg_6_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2230 'select' 'select_ln156_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_6)   --->   "%and_ln156_117 = and i8 %select_ln156_117, i8 %p_read_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2231 'and' 'and_ln156_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_6)   --->   "%sext_ln156_243 = sext i8 %and_ln156_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2232 'sext' 'sext_ln156_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2233 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_6 = add i32 %sext_ln156_243, i32 %psum_95_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2233 'add' 'output_reg_6_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2234 [1/1] (0.00ns)   --->   "%data_reg_6_5_1 = load i1 %data_reg_5_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2234 'load' 'data_reg_6_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2235 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_5_1, i1 %data_reg_6_5, i1 %data_reg_7_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2235 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_5)   --->   "%select_ln156_118 = select i1 %data_reg_6_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2236 'select' 'select_ln156_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_5)   --->   "%and_ln156_118 = and i8 %select_ln156_118, i8 %p_read_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2237 'and' 'and_ln156_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_5)   --->   "%sext_ln156_244 = sext i8 %and_ln156_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2238 'sext' 'sext_ln156_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2239 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_5 = add i32 %sext_ln156_244, i32 %psum_94_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2239 'add' 'output_reg_6_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2240 [1/1] (0.00ns)   --->   "%data_reg_6_4_1 = load i1 %data_reg_5_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2240 'load' 'data_reg_6_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2241 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_6_4_1, i1 %data_reg_6_4, i1 %data_reg_7_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2241 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_4)   --->   "%select_ln156_119 = select i1 %data_reg_6_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2242 'select' 'select_ln156_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_4)   --->   "%and_ln156_119 = and i8 %select_ln156_119, i8 %p_read_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2243 'and' 'and_ln156_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node output_reg_6_4)   --->   "%sext_ln156_245 = sext i8 %and_ln156_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2244 'sext' 'sext_ln156_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2245 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_6_4 = add i32 %sext_ln156_245, i32 %psum_93_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2245 'add' 'output_reg_6_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2246 [1/2] (0.00ns) (grouped into DSP with root node output_reg_6_3)   --->   "%mul_ln156_36 = mul i16 %sext_ln156_246, i16 %sext_ln156_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2246 'mul' 'mul_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2247 [1/1] (0.00ns) (grouped into DSP with root node output_reg_6_3)   --->   "%sext_ln156_247 = sext i16 %mul_ln156_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2247 'sext' 'sext_ln156_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2248 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_6_3 = add i32 %sext_ln156_247, i32 %psum_92_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2248 'add' 'output_reg_6_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2249 [1/2] (0.00ns) (grouped into DSP with root node output_reg_6_2)   --->   "%mul_ln156_37 = mul i16 %sext_ln156_248, i16 %sext_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2249 'mul' 'mul_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2250 [1/1] (0.00ns) (grouped into DSP with root node output_reg_6_2)   --->   "%sext_ln156_249 = sext i16 %mul_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2250 'sext' 'sext_ln156_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2251 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_6_2 = add i32 %sext_ln156_249, i32 %psum_91_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2251 'add' 'output_reg_6_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2252 [1/2] (0.00ns) (grouped into DSP with root node output_reg_6_1)   --->   "%mul_ln156_38 = mul i16 %sext_ln156_250, i16 %sext_ln156_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2252 'mul' 'mul_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2253 [1/1] (0.00ns) (grouped into DSP with root node output_reg_6_1)   --->   "%sext_ln156_251 = sext i16 %mul_ln156_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2253 'sext' 'sext_ln156_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2254 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_6_1 = add i32 %sext_ln156_251, i32 %psum_90_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2254 'add' 'output_reg_6_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2255 [1/1] (0.00ns)   --->   "%data_reg_6_0_1 = load i8 %data_reg_5_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2255 'load' 'data_reg_6_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2256 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_6_0_1, i8 %data_reg_6_0, i8 %data_reg_7_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2256 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln156_252 = sext i8 %data_reg_6_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2257 'sext' 'sext_ln156_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2258 [1/1] (1.55ns)   --->   "%output_reg_6_0 = mul i16 %sext_ln156_252, i16 %sext_ln156_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2258 'mul' 'output_reg_6_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln155_9 = sext i16 %output_reg_6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2259 'sext' 'sext_ln155_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2260 [1/1] (0.00ns)   --->   "%data_reg_5_15_1 = load i1 %data_reg_4_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2260 'load' 'data_reg_5_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2261 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_15_1, i1 %data_reg_5_15, i1 %data_reg_6_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2261 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_45)   --->   "%select_ln156_120 = select i1 %data_reg_5_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2262 'select' 'select_ln156_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_45)   --->   "%and_ln156_120 = and i8 %select_ln156_120, i8 %p_read_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2263 'and' 'and_ln156_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_45)   --->   "%sext_ln156_253 = sext i8 %and_ln156_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2264 'sext' 'sext_ln156_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2265 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_45 = add i32 %sext_ln156_253, i32 %psum_89_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2265 'add' 'add_ln156_45' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2266 [1/1] (0.00ns)   --->   "%data_reg_5_14_1 = load i1 %data_reg_4_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2266 'load' 'data_reg_5_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2267 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_14_1, i1 %data_reg_5_14, i1 %data_reg_6_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2267 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_14)   --->   "%select_ln156_121 = select i1 %data_reg_5_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2268 'select' 'select_ln156_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_14)   --->   "%and_ln156_121 = and i8 %select_ln156_121, i8 %p_read_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2269 'and' 'and_ln156_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_14)   --->   "%sext_ln156_254 = sext i8 %and_ln156_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2270 'sext' 'sext_ln156_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2271 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_14 = add i32 %sext_ln156_254, i32 %psum_88_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2271 'add' 'output_reg_5_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2272 [1/1] (0.00ns)   --->   "%data_reg_5_13_1 = load i1 %data_reg_4_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2272 'load' 'data_reg_5_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2273 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_13_1, i1 %data_reg_5_13, i1 %data_reg_6_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2273 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_13)   --->   "%select_ln156_122 = select i1 %data_reg_5_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2274 'select' 'select_ln156_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_13)   --->   "%and_ln156_122 = and i8 %select_ln156_122, i8 %p_read_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2275 'and' 'and_ln156_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_13)   --->   "%sext_ln156_255 = sext i8 %and_ln156_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2276 'sext' 'sext_ln156_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2277 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_13 = add i32 %sext_ln156_255, i32 %psum_87_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2277 'add' 'output_reg_5_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2278 [1/1] (0.00ns)   --->   "%data_reg_5_12_1 = load i1 %data_reg_4_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2278 'load' 'data_reg_5_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2279 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_12_1, i1 %data_reg_5_12, i1 %data_reg_6_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2279 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_12)   --->   "%select_ln156_123 = select i1 %data_reg_5_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2280 'select' 'select_ln156_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_12)   --->   "%and_ln156_123 = and i8 %select_ln156_123, i8 %p_read_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2281 'and' 'and_ln156_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_12)   --->   "%sext_ln156_256 = sext i8 %and_ln156_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2282 'sext' 'sext_ln156_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2283 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_12 = add i32 %sext_ln156_256, i32 %psum_86_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2283 'add' 'output_reg_5_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2284 [1/1] (0.00ns)   --->   "%data_reg_5_11_1 = load i1 %data_reg_4_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2284 'load' 'data_reg_5_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2285 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_11_1, i1 %data_reg_5_11, i1 %data_reg_6_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2285 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_11)   --->   "%select_ln156_124 = select i1 %data_reg_5_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2286 'select' 'select_ln156_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_11)   --->   "%and_ln156_124 = and i8 %select_ln156_124, i8 %p_read_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2287 'and' 'and_ln156_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_11)   --->   "%sext_ln156_257 = sext i8 %and_ln156_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2288 'sext' 'sext_ln156_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2289 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_11 = add i32 %sext_ln156_257, i32 %psum_85_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2289 'add' 'output_reg_5_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2290 [1/1] (0.00ns)   --->   "%data_reg_5_10_1 = load i1 %data_reg_4_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2290 'load' 'data_reg_5_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2291 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_10_1, i1 %data_reg_5_10, i1 %data_reg_6_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2291 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_10)   --->   "%select_ln156_125 = select i1 %data_reg_5_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2292 'select' 'select_ln156_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_10)   --->   "%and_ln156_125 = and i8 %select_ln156_125, i8 %p_read_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2293 'and' 'and_ln156_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_10)   --->   "%sext_ln156_258 = sext i8 %and_ln156_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2294 'sext' 'sext_ln156_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2295 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_10 = add i32 %sext_ln156_258, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2295 'add' 'output_reg_5_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2296 [1/1] (0.00ns)   --->   "%data_reg_5_9_1 = load i1 %data_reg_4_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2296 'load' 'data_reg_5_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2297 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_9_1, i1 %data_reg_5_9, i1 %data_reg_6_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2297 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_9)   --->   "%select_ln156_126 = select i1 %data_reg_5_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2298 'select' 'select_ln156_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_9)   --->   "%and_ln156_126 = and i8 %select_ln156_126, i8 %p_read_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2299 'and' 'and_ln156_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_9)   --->   "%sext_ln156_259 = sext i8 %and_ln156_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2300 'sext' 'sext_ln156_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2301 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_9 = add i32 %sext_ln156_259, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2301 'add' 'output_reg_5_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2302 [1/1] (0.00ns)   --->   "%data_reg_5_8_1 = load i1 %data_reg_4_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2302 'load' 'data_reg_5_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2303 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_8_1, i1 %data_reg_5_8, i1 %data_reg_6_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2303 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_8)   --->   "%select_ln156_127 = select i1 %data_reg_5_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2304 'select' 'select_ln156_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_8)   --->   "%and_ln156_127 = and i8 %select_ln156_127, i8 %p_read_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2305 'and' 'and_ln156_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_8)   --->   "%sext_ln156_260 = sext i8 %and_ln156_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2306 'sext' 'sext_ln156_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2307 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_8 = add i32 %sext_ln156_260, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2307 'add' 'output_reg_5_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2308 [1/1] (0.00ns)   --->   "%data_reg_5_7_1 = load i1 %data_reg_4_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2308 'load' 'data_reg_5_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2309 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_7_1, i1 %data_reg_5_7, i1 %data_reg_6_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2309 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_7)   --->   "%select_ln156_128 = select i1 %data_reg_5_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2310 'select' 'select_ln156_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_7)   --->   "%and_ln156_128 = and i8 %select_ln156_128, i8 %p_read_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2311 'and' 'and_ln156_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_7)   --->   "%sext_ln156_261 = sext i8 %and_ln156_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2312 'sext' 'sext_ln156_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2313 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_7 = add i32 %sext_ln156_261, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2313 'add' 'output_reg_5_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2314 [1/1] (0.00ns)   --->   "%data_reg_5_6_1 = load i1 %data_reg_4_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2314 'load' 'data_reg_5_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2315 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_6_1, i1 %data_reg_5_6, i1 %data_reg_6_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2315 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_6)   --->   "%select_ln156_129 = select i1 %data_reg_5_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2316 'select' 'select_ln156_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_6)   --->   "%and_ln156_129 = and i8 %select_ln156_129, i8 %p_read_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2317 'and' 'and_ln156_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_6)   --->   "%sext_ln156_262 = sext i8 %and_ln156_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2318 'sext' 'sext_ln156_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2319 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_6 = add i32 %sext_ln156_262, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2319 'add' 'output_reg_5_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2320 [1/1] (0.00ns)   --->   "%data_reg_5_5_1 = load i1 %data_reg_4_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2320 'load' 'data_reg_5_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2321 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_5_1, i1 %data_reg_5_5, i1 %data_reg_6_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2321 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_5)   --->   "%select_ln156_130 = select i1 %data_reg_5_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2322 'select' 'select_ln156_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_5)   --->   "%and_ln156_130 = and i8 %select_ln156_130, i8 %p_read_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2323 'and' 'and_ln156_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_5)   --->   "%sext_ln156_263 = sext i8 %and_ln156_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2324 'sext' 'sext_ln156_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2325 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_5 = add i32 %sext_ln156_263, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2325 'add' 'output_reg_5_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2326 [1/1] (0.00ns)   --->   "%data_reg_5_4_1 = load i1 %data_reg_4_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2326 'load' 'data_reg_5_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2327 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_5_4_1, i1 %data_reg_5_4, i1 %data_reg_6_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2327 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_4)   --->   "%select_ln156_131 = select i1 %data_reg_5_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2328 'select' 'select_ln156_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_4)   --->   "%and_ln156_131 = and i8 %select_ln156_131, i8 %p_read_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2329 'and' 'and_ln156_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node output_reg_5_4)   --->   "%sext_ln156_264 = sext i8 %and_ln156_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2330 'sext' 'sext_ln156_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2331 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_5_4 = add i32 %sext_ln156_264, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2331 'add' 'output_reg_5_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2332 [1/2] (0.00ns) (grouped into DSP with root node output_reg_5_3)   --->   "%mul_ln156_40 = mul i16 %sext_ln156_265, i16 %sext_ln156_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2332 'mul' 'mul_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2333 [1/1] (0.00ns) (grouped into DSP with root node output_reg_5_3)   --->   "%sext_ln156_266 = sext i16 %mul_ln156_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2333 'sext' 'sext_ln156_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2334 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_5_3 = add i32 %sext_ln156_266, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2334 'add' 'output_reg_5_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2335 [1/2] (0.00ns) (grouped into DSP with root node output_reg_5_2)   --->   "%mul_ln156_41 = mul i16 %sext_ln156_267, i16 %sext_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2335 'mul' 'mul_ln156_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2336 [1/1] (0.00ns) (grouped into DSP with root node output_reg_5_2)   --->   "%sext_ln156_268 = sext i16 %mul_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2336 'sext' 'sext_ln156_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2337 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_5_2 = add i32 %sext_ln156_268, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2337 'add' 'output_reg_5_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2338 [1/2] (0.00ns) (grouped into DSP with root node output_reg_5_1)   --->   "%mul_ln156_42 = mul i16 %sext_ln156_269, i16 %sext_ln156_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2338 'mul' 'mul_ln156_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2339 [1/1] (0.00ns) (grouped into DSP with root node output_reg_5_1)   --->   "%sext_ln156_270 = sext i16 %mul_ln156_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2339 'sext' 'sext_ln156_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2340 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_5_1 = add i32 %sext_ln156_270, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2340 'add' 'output_reg_5_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2341 [1/1] (0.00ns)   --->   "%data_reg_5_0_1 = load i8 %data_reg_4_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2341 'load' 'data_reg_5_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2342 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_5_0_1, i8 %data_reg_5_0, i8 %data_reg_6_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2342 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln156_271 = sext i8 %data_reg_5_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2343 'sext' 'sext_ln156_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2344 [1/1] (1.55ns)   --->   "%output_reg_5_0 = mul i16 %sext_ln156_271, i16 %sext_ln156_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2344 'mul' 'output_reg_5_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln155_10 = sext i16 %output_reg_5_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2345 'sext' 'sext_ln155_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2346 [1/1] (0.00ns)   --->   "%data_reg_4_15_1 = load i1 %data_reg_3_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2346 'load' 'data_reg_4_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2347 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_15_1, i1 %data_reg_4_15, i1 %data_reg_5_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2347 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_60)   --->   "%select_ln156_132 = select i1 %data_reg_4_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2348 'select' 'select_ln156_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_60)   --->   "%and_ln156_132 = and i8 %select_ln156_132, i8 %p_read_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2349 'and' 'and_ln156_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_60)   --->   "%sext_ln156_272 = sext i8 %and_ln156_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2350 'sext' 'sext_ln156_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2351 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_60 = add i32 %sext_ln156_272, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2351 'add' 'add_ln156_60' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2352 [1/1] (0.00ns)   --->   "%data_reg_4_14_1 = load i1 %data_reg_3_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2352 'load' 'data_reg_4_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2353 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_14_1, i1 %data_reg_4_14, i1 %data_reg_5_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2353 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_14)   --->   "%select_ln156_133 = select i1 %data_reg_4_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2354 'select' 'select_ln156_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_14)   --->   "%and_ln156_133 = and i8 %select_ln156_133, i8 %p_read_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2355 'and' 'and_ln156_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_14)   --->   "%sext_ln156_273 = sext i8 %and_ln156_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2356 'sext' 'sext_ln156_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2357 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_14 = add i32 %sext_ln156_273, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2357 'add' 'output_reg_4_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2358 [1/1] (0.00ns)   --->   "%data_reg_4_13_1 = load i1 %data_reg_3_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2358 'load' 'data_reg_4_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2359 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_13_1, i1 %data_reg_4_13, i1 %data_reg_5_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2359 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_13)   --->   "%select_ln156_134 = select i1 %data_reg_4_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2360 'select' 'select_ln156_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_13)   --->   "%and_ln156_134 = and i8 %select_ln156_134, i8 %p_read_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2361 'and' 'and_ln156_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_13)   --->   "%sext_ln156_274 = sext i8 %and_ln156_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2362 'sext' 'sext_ln156_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2363 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_13 = add i32 %sext_ln156_274, i32 %psum_12_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2363 'add' 'output_reg_4_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2364 [1/1] (0.00ns)   --->   "%data_reg_4_12_1 = load i1 %data_reg_3_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2364 'load' 'data_reg_4_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2365 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_12_1, i1 %data_reg_4_12, i1 %data_reg_5_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2365 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_12)   --->   "%select_ln156_135 = select i1 %data_reg_4_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2366 'select' 'select_ln156_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_12)   --->   "%and_ln156_135 = and i8 %select_ln156_135, i8 %p_read_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2367 'and' 'and_ln156_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_12)   --->   "%sext_ln156_275 = sext i8 %and_ln156_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2368 'sext' 'sext_ln156_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2369 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_12 = add i32 %sext_ln156_275, i32 %psum_13_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2369 'add' 'output_reg_4_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%data_reg_4_11_1 = load i1 %data_reg_3_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2370 'load' 'data_reg_4_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_11_1, i1 %data_reg_4_11, i1 %data_reg_5_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2371 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_11)   --->   "%select_ln156_136 = select i1 %data_reg_4_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2372 'select' 'select_ln156_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_11)   --->   "%and_ln156_136 = and i8 %select_ln156_136, i8 %p_read_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2373 'and' 'and_ln156_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_11)   --->   "%sext_ln156_276 = sext i8 %and_ln156_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2374 'sext' 'sext_ln156_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2375 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_11 = add i32 %sext_ln156_276, i32 %psum_14_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2375 'add' 'output_reg_4_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2376 [1/1] (0.00ns)   --->   "%data_reg_4_10_1 = load i1 %data_reg_3_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2376 'load' 'data_reg_4_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2377 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_10_1, i1 %data_reg_4_10, i1 %data_reg_5_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2377 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_10)   --->   "%select_ln156_137 = select i1 %data_reg_4_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2378 'select' 'select_ln156_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_10)   --->   "%and_ln156_137 = and i8 %select_ln156_137, i8 %p_read_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2379 'and' 'and_ln156_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_10)   --->   "%sext_ln156_277 = sext i8 %and_ln156_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2380 'sext' 'sext_ln156_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2381 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_10 = add i32 %sext_ln156_277, i32 %psum_15_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2381 'add' 'output_reg_4_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2382 [1/1] (0.00ns)   --->   "%data_reg_4_9_1 = load i1 %data_reg_3_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2382 'load' 'data_reg_4_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2383 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_9_1, i1 %data_reg_4_9, i1 %data_reg_5_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2383 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_9)   --->   "%select_ln156_138 = select i1 %data_reg_4_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2384 'select' 'select_ln156_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_9)   --->   "%and_ln156_138 = and i8 %select_ln156_138, i8 %p_read_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2385 'and' 'and_ln156_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_9)   --->   "%sext_ln156_278 = sext i8 %and_ln156_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2386 'sext' 'sext_ln156_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2387 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_9 = add i32 %sext_ln156_278, i32 %psum_84_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2387 'add' 'output_reg_4_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2388 [1/1] (0.00ns)   --->   "%data_reg_4_8_1 = load i1 %data_reg_3_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2388 'load' 'data_reg_4_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2389 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_8_1, i1 %data_reg_4_8, i1 %data_reg_5_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2389 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_8)   --->   "%select_ln156_139 = select i1 %data_reg_4_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2390 'select' 'select_ln156_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_8)   --->   "%and_ln156_139 = and i8 %select_ln156_139, i8 %p_read_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2391 'and' 'and_ln156_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_8)   --->   "%sext_ln156_279 = sext i8 %and_ln156_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2392 'sext' 'sext_ln156_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_8 = add i32 %sext_ln156_279, i32 %psum_83_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2393 'add' 'output_reg_4_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2394 [1/1] (0.00ns)   --->   "%data_reg_4_7_1 = load i1 %data_reg_3_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2394 'load' 'data_reg_4_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2395 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_7_1, i1 %data_reg_4_7, i1 %data_reg_5_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2395 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_7)   --->   "%select_ln156_140 = select i1 %data_reg_4_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2396 'select' 'select_ln156_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_7)   --->   "%and_ln156_140 = and i8 %select_ln156_140, i8 %p_read_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2397 'and' 'and_ln156_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_7)   --->   "%sext_ln156_280 = sext i8 %and_ln156_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2398 'sext' 'sext_ln156_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_7 = add i32 %sext_ln156_280, i32 %psum_82_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2399 'add' 'output_reg_4_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%data_reg_4_6_1 = load i1 %data_reg_3_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2400 'load' 'data_reg_4_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_6_1, i1 %data_reg_4_6, i1 %data_reg_5_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2401 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_6)   --->   "%select_ln156_141 = select i1 %data_reg_4_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2402 'select' 'select_ln156_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_6)   --->   "%and_ln156_141 = and i8 %select_ln156_141, i8 %p_read_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2403 'and' 'and_ln156_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_6)   --->   "%sext_ln156_281 = sext i8 %and_ln156_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2404 'sext' 'sext_ln156_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2405 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_6 = add i32 %sext_ln156_281, i32 %psum_81_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2405 'add' 'output_reg_4_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2406 [1/1] (0.00ns)   --->   "%data_reg_4_5_1 = load i1 %data_reg_3_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2406 'load' 'data_reg_4_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2407 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_5_1, i1 %data_reg_4_5, i1 %data_reg_5_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2407 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_5)   --->   "%select_ln156_142 = select i1 %data_reg_4_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2408 'select' 'select_ln156_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_5)   --->   "%and_ln156_142 = and i8 %select_ln156_142, i8 %p_read_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2409 'and' 'and_ln156_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_5)   --->   "%sext_ln156_282 = sext i8 %and_ln156_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2410 'sext' 'sext_ln156_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2411 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_5 = add i32 %sext_ln156_282, i32 %psum_80_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2411 'add' 'output_reg_4_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2412 [1/1] (0.00ns)   --->   "%data_reg_4_4_1 = load i1 %data_reg_3_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2412 'load' 'data_reg_4_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2413 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_4_4_1, i1 %data_reg_4_4, i1 %data_reg_5_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2413 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_4)   --->   "%select_ln156_143 = select i1 %data_reg_4_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2414 'select' 'select_ln156_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_4)   --->   "%and_ln156_143 = and i8 %select_ln156_143, i8 %p_read_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2415 'and' 'and_ln156_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node output_reg_4_4)   --->   "%sext_ln156_283 = sext i8 %and_ln156_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2416 'sext' 'sext_ln156_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2417 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_4_4 = add i32 %sext_ln156_283, i32 %psum_79_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2417 'add' 'output_reg_4_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2418 [1/2] (0.00ns) (grouped into DSP with root node output_reg_4_3)   --->   "%mul_ln156_44 = mul i16 %sext_ln156_284, i16 %sext_ln156_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2418 'mul' 'mul_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2419 [1/1] (0.00ns) (grouped into DSP with root node output_reg_4_3)   --->   "%sext_ln156_285 = sext i16 %mul_ln156_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2419 'sext' 'sext_ln156_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2420 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_4_3 = add i32 %sext_ln156_285, i32 %psum_78_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2420 'add' 'output_reg_4_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2421 [1/2] (0.00ns) (grouped into DSP with root node output_reg_4_2)   --->   "%mul_ln156_45 = mul i16 %sext_ln156_286, i16 %sext_ln156_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2421 'mul' 'mul_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2422 [1/1] (0.00ns) (grouped into DSP with root node output_reg_4_2)   --->   "%sext_ln156_287 = sext i16 %mul_ln156_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2422 'sext' 'sext_ln156_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_4_2 = add i32 %sext_ln156_287, i32 %psum_77_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2423 'add' 'output_reg_4_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2424 [1/2] (0.00ns) (grouped into DSP with root node output_reg_4_1)   --->   "%mul_ln156_46 = mul i16 %sext_ln156_288, i16 %sext_ln156_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2424 'mul' 'mul_ln156_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2425 [1/1] (0.00ns) (grouped into DSP with root node output_reg_4_1)   --->   "%sext_ln156_289 = sext i16 %mul_ln156_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2425 'sext' 'sext_ln156_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2426 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_4_1 = add i32 %sext_ln156_289, i32 %psum_76_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2426 'add' 'output_reg_4_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2427 [1/1] (0.00ns)   --->   "%data_reg_4_0_1 = load i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2427 'load' 'data_reg_4_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2428 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_4_0_1, i8 %data_reg_4_0, i8 %data_reg_5_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2428 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln156_290 = sext i8 %data_reg_4_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2429 'sext' 'sext_ln156_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (1.55ns)   --->   "%output_reg_4_0 = mul i16 %sext_ln156_290, i16 %sext_ln156_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2430 'mul' 'output_reg_4_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln155_11 = sext i16 %output_reg_4_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2431 'sext' 'sext_ln155_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (0.00ns)   --->   "%data_reg_3_15_1 = load i1 %data_reg_2_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2432 'load' 'data_reg_3_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2433 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_15_1, i1 %data_reg_3_15, i1 %data_reg_4_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2433 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_75)   --->   "%select_ln156_144 = select i1 %data_reg_3_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2434 'select' 'select_ln156_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_75)   --->   "%and_ln156_144 = and i8 %select_ln156_144, i8 %p_read_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2435 'and' 'and_ln156_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_75)   --->   "%sext_ln156_291 = sext i8 %and_ln156_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2436 'sext' 'sext_ln156_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2437 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_75 = add i32 %sext_ln156_291, i32 %psum_75_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2437 'add' 'add_ln156_75' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2438 [1/1] (0.00ns)   --->   "%data_reg_3_14_1 = load i1 %data_reg_2_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2438 'load' 'data_reg_3_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2439 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_14_1, i1 %data_reg_3_14, i1 %data_reg_4_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2439 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_14)   --->   "%select_ln156_145 = select i1 %data_reg_3_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2440 'select' 'select_ln156_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_14)   --->   "%and_ln156_145 = and i8 %select_ln156_145, i8 %p_read_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2441 'and' 'and_ln156_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_14)   --->   "%sext_ln156_292 = sext i8 %and_ln156_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2442 'sext' 'sext_ln156_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2443 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_14 = add i32 %sext_ln156_292, i32 %psum_74_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2443 'add' 'output_reg_3_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2444 [1/1] (0.00ns)   --->   "%data_reg_3_13_1 = load i1 %data_reg_2_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2444 'load' 'data_reg_3_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2445 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_13_1, i1 %data_reg_3_13, i1 %data_reg_4_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2445 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_13)   --->   "%select_ln156_146 = select i1 %data_reg_3_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2446 'select' 'select_ln156_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_13)   --->   "%and_ln156_146 = and i8 %select_ln156_146, i8 %p_read_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2447 'and' 'and_ln156_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_13)   --->   "%sext_ln156_293 = sext i8 %and_ln156_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2448 'sext' 'sext_ln156_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2449 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_13 = add i32 %sext_ln156_293, i32 %psum_73_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2449 'add' 'output_reg_3_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2450 [1/1] (0.00ns)   --->   "%data_reg_3_12_1 = load i1 %data_reg_2_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2450 'load' 'data_reg_3_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2451 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_12_1, i1 %data_reg_3_12, i1 %data_reg_4_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2451 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_12)   --->   "%select_ln156_147 = select i1 %data_reg_3_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2452 'select' 'select_ln156_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_12)   --->   "%and_ln156_147 = and i8 %select_ln156_147, i8 %p_read_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2453 'and' 'and_ln156_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_12)   --->   "%sext_ln156_294 = sext i8 %and_ln156_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2454 'sext' 'sext_ln156_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2455 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_12 = add i32 %sext_ln156_294, i32 %psum_72_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2455 'add' 'output_reg_3_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2456 [1/1] (0.00ns)   --->   "%data_reg_3_11_1 = load i1 %data_reg_2_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2456 'load' 'data_reg_3_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_11_1, i1 %data_reg_3_11, i1 %data_reg_4_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2457 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_11)   --->   "%select_ln156_148 = select i1 %data_reg_3_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2458 'select' 'select_ln156_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_11)   --->   "%and_ln156_148 = and i8 %select_ln156_148, i8 %p_read_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2459 'and' 'and_ln156_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_11)   --->   "%sext_ln156_295 = sext i8 %and_ln156_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2460 'sext' 'sext_ln156_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2461 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_11 = add i32 %sext_ln156_295, i32 %psum_71_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2461 'add' 'output_reg_3_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2462 [1/1] (0.00ns)   --->   "%data_reg_3_10_1 = load i1 %data_reg_2_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2462 'load' 'data_reg_3_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2463 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_10_1, i1 %data_reg_3_10, i1 %data_reg_4_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2463 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_10)   --->   "%select_ln156_149 = select i1 %data_reg_3_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2464 'select' 'select_ln156_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_10)   --->   "%and_ln156_149 = and i8 %select_ln156_149, i8 %p_read_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2465 'and' 'and_ln156_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_10)   --->   "%sext_ln156_296 = sext i8 %and_ln156_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2466 'sext' 'sext_ln156_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2467 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_10 = add i32 %sext_ln156_296, i32 %psum_70_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2467 'add' 'output_reg_3_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2468 [1/1] (0.00ns)   --->   "%data_reg_3_9_1 = load i1 %data_reg_2_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2468 'load' 'data_reg_3_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2469 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_9_1, i1 %data_reg_3_9, i1 %data_reg_4_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2469 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_9)   --->   "%select_ln156_150 = select i1 %data_reg_3_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2470 'select' 'select_ln156_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_9)   --->   "%and_ln156_150 = and i8 %select_ln156_150, i8 %p_read_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2471 'and' 'and_ln156_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_9)   --->   "%sext_ln156_297 = sext i8 %and_ln156_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2472 'sext' 'sext_ln156_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_9 = add i32 %sext_ln156_297, i32 %psum_69_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2473 'add' 'output_reg_3_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2474 [1/1] (0.00ns)   --->   "%data_reg_3_8_1 = load i1 %data_reg_2_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2474 'load' 'data_reg_3_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_8_1, i1 %data_reg_3_8, i1 %data_reg_4_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2475 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_8)   --->   "%select_ln156_151 = select i1 %data_reg_3_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2476 'select' 'select_ln156_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_8)   --->   "%and_ln156_151 = and i8 %select_ln156_151, i8 %p_read_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2477 'and' 'and_ln156_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_8)   --->   "%sext_ln156_298 = sext i8 %and_ln156_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2478 'sext' 'sext_ln156_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2479 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_8 = add i32 %sext_ln156_298, i32 %psum_68_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2479 'add' 'output_reg_3_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2480 [1/1] (0.00ns)   --->   "%data_reg_3_7_1 = load i1 %data_reg_2_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2480 'load' 'data_reg_3_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2481 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_7_1, i1 %data_reg_3_7, i1 %data_reg_4_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2481 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_7)   --->   "%select_ln156_152 = select i1 %data_reg_3_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2482 'select' 'select_ln156_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_7)   --->   "%and_ln156_152 = and i8 %select_ln156_152, i8 %p_read_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2483 'and' 'and_ln156_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_7)   --->   "%sext_ln156_299 = sext i8 %and_ln156_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2484 'sext' 'sext_ln156_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2485 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_7 = add i32 %sext_ln156_299, i32 %psum_67_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2485 'add' 'output_reg_3_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2486 [1/1] (0.00ns)   --->   "%data_reg_3_6_1 = load i1 %data_reg_2_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2486 'load' 'data_reg_3_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2487 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_6_1, i1 %data_reg_3_6, i1 %data_reg_4_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2487 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_6)   --->   "%select_ln156_153 = select i1 %data_reg_3_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2488 'select' 'select_ln156_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_6)   --->   "%and_ln156_153 = and i8 %select_ln156_153, i8 %p_read_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2489 'and' 'and_ln156_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_6)   --->   "%sext_ln156_300 = sext i8 %and_ln156_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2490 'sext' 'sext_ln156_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2491 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_6 = add i32 %sext_ln156_300, i32 %psum_66_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2491 'add' 'output_reg_3_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2492 [1/1] (0.00ns)   --->   "%data_reg_3_5_1 = load i1 %data_reg_2_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2492 'load' 'data_reg_3_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2493 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_5_1, i1 %data_reg_3_5, i1 %data_reg_4_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2493 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_5)   --->   "%select_ln156_154 = select i1 %data_reg_3_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2494 'select' 'select_ln156_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_5)   --->   "%and_ln156_154 = and i8 %select_ln156_154, i8 %p_read_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2495 'and' 'and_ln156_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_5)   --->   "%sext_ln156_301 = sext i8 %and_ln156_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2496 'sext' 'sext_ln156_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2497 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_5 = add i32 %sext_ln156_301, i32 %psum_65_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2497 'add' 'output_reg_3_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2498 [1/1] (0.00ns)   --->   "%data_reg_3_4_1 = load i1 %data_reg_2_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2498 'load' 'data_reg_3_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2499 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_3_4_1, i1 %data_reg_3_4, i1 %data_reg_4_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2499 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_4)   --->   "%select_ln156_155 = select i1 %data_reg_3_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2500 'select' 'select_ln156_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_4)   --->   "%and_ln156_155 = and i8 %select_ln156_155, i8 %p_read_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2501 'and' 'and_ln156_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node output_reg_3_4)   --->   "%sext_ln156_302 = sext i8 %and_ln156_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2502 'sext' 'sext_ln156_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2503 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_3_4 = add i32 %sext_ln156_302, i32 %psum_64_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2503 'add' 'output_reg_3_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2504 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_3)   --->   "%mul_ln156_48 = mul i16 %sext_ln156_303, i16 %sext_ln156_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2504 'mul' 'mul_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2505 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3)   --->   "%sext_ln156_304 = sext i16 %mul_ln156_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2505 'sext' 'sext_ln156_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2506 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_3 = add i32 %sext_ln156_304, i32 %psum_63_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2506 'add' 'output_reg_3_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2507 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_49 = mul i16 %sext_ln156_305, i16 %sext_ln156_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2507 'mul' 'mul_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2508 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%sext_ln156_306 = sext i16 %mul_ln156_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2508 'sext' 'sext_ln156_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2509 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2 = add i32 %sext_ln156_306, i32 %psum_62_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2509 'add' 'output_reg_3_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2510 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_50 = mul i16 %sext_ln156_307, i16 %sext_ln156_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2510 'mul' 'mul_ln156_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2511 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%sext_ln156_308 = sext i16 %mul_ln156_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2511 'sext' 'sext_ln156_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2512 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1 = add i32 %sext_ln156_308, i32 %psum_61_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2512 'add' 'output_reg_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2513 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2513 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2514 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0, i8 %data_reg_4_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2514 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln156_309 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2515 'sext' 'sext_ln156_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2516 [1/1] (1.55ns)   --->   "%output_reg_3_0 = mul i16 %sext_ln156_309, i16 %sext_ln156_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2516 'mul' 'output_reg_3_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln155_12 = sext i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2517 'sext' 'sext_ln155_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2518 [1/1] (0.00ns)   --->   "%data_reg_2_15_1 = load i1 %data_reg_1_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2518 'load' 'data_reg_2_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_15_1, i1 %data_reg_2_15, i1 %data_reg_3_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2519 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_90)   --->   "%select_ln156_156 = select i1 %data_reg_2_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2520 'select' 'select_ln156_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_90)   --->   "%and_ln156_156 = and i8 %select_ln156_156, i8 %p_read_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2521 'and' 'and_ln156_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_90)   --->   "%sext_ln156_310 = sext i8 %and_ln156_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2522 'sext' 'sext_ln156_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2523 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_90 = add i32 %sext_ln156_310, i32 %psum_60_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2523 'add' 'add_ln156_90' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2524 [1/1] (0.00ns)   --->   "%data_reg_2_14_1 = load i1 %data_reg_1_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2524 'load' 'data_reg_2_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2525 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_14_1, i1 %data_reg_2_14, i1 %data_reg_3_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2525 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_14)   --->   "%select_ln156_157 = select i1 %data_reg_2_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2526 'select' 'select_ln156_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_14)   --->   "%and_ln156_157 = and i8 %select_ln156_157, i8 %p_read_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2527 'and' 'and_ln156_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_14)   --->   "%sext_ln156_311 = sext i8 %and_ln156_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2528 'sext' 'sext_ln156_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2529 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_14 = add i32 %sext_ln156_311, i32 %psum_59_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2529 'add' 'output_reg_2_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2530 [1/1] (0.00ns)   --->   "%data_reg_2_13_1 = load i1 %data_reg_1_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2530 'load' 'data_reg_2_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2531 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_13_1, i1 %data_reg_2_13, i1 %data_reg_3_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2531 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_13)   --->   "%select_ln156_158 = select i1 %data_reg_2_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2532 'select' 'select_ln156_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_13)   --->   "%and_ln156_158 = and i8 %select_ln156_158, i8 %p_read_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2533 'and' 'and_ln156_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_13)   --->   "%sext_ln156_312 = sext i8 %and_ln156_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2534 'sext' 'sext_ln156_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2535 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_13 = add i32 %sext_ln156_312, i32 %psum_58_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2535 'add' 'output_reg_2_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2536 [1/1] (0.00ns)   --->   "%data_reg_2_12_1 = load i1 %data_reg_1_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2536 'load' 'data_reg_2_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2537 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_12_1, i1 %data_reg_2_12, i1 %data_reg_3_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2537 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_12)   --->   "%select_ln156_159 = select i1 %data_reg_2_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2538 'select' 'select_ln156_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_12)   --->   "%and_ln156_159 = and i8 %select_ln156_159, i8 %p_read_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2539 'and' 'and_ln156_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_12)   --->   "%sext_ln156_313 = sext i8 %and_ln156_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2540 'sext' 'sext_ln156_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2541 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_12 = add i32 %sext_ln156_313, i32 %psum_57_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2541 'add' 'output_reg_2_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2542 [1/1] (0.00ns)   --->   "%data_reg_2_11_1 = load i1 %data_reg_1_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2542 'load' 'data_reg_2_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2543 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_11_1, i1 %data_reg_2_11, i1 %data_reg_3_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2543 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_11)   --->   "%select_ln156_160 = select i1 %data_reg_2_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2544 'select' 'select_ln156_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_11)   --->   "%and_ln156_160 = and i8 %select_ln156_160, i8 %p_read_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2545 'and' 'and_ln156_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_11)   --->   "%sext_ln156_314 = sext i8 %and_ln156_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2546 'sext' 'sext_ln156_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2547 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_11 = add i32 %sext_ln156_314, i32 %psum_56_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2547 'add' 'output_reg_2_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2548 [1/1] (0.00ns)   --->   "%data_reg_2_10_1 = load i1 %data_reg_1_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2548 'load' 'data_reg_2_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2549 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_10_1, i1 %data_reg_2_10, i1 %data_reg_3_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2549 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_10)   --->   "%select_ln156_161 = select i1 %data_reg_2_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2550 'select' 'select_ln156_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_10)   --->   "%and_ln156_161 = and i8 %select_ln156_161, i8 %p_read_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2551 'and' 'and_ln156_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_10)   --->   "%sext_ln156_315 = sext i8 %and_ln156_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2552 'sext' 'sext_ln156_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2553 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_10 = add i32 %sext_ln156_315, i32 %psum_55_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2553 'add' 'output_reg_2_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2554 [1/1] (0.00ns)   --->   "%data_reg_2_9_1 = load i1 %data_reg_1_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2554 'load' 'data_reg_2_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2555 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_9_1, i1 %data_reg_2_9, i1 %data_reg_3_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2555 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_9)   --->   "%select_ln156_162 = select i1 %data_reg_2_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2556 'select' 'select_ln156_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_9)   --->   "%and_ln156_162 = and i8 %select_ln156_162, i8 %p_read_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2557 'and' 'and_ln156_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_9)   --->   "%sext_ln156_316 = sext i8 %and_ln156_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2558 'sext' 'sext_ln156_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2559 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_9 = add i32 %sext_ln156_316, i32 %psum_54_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2559 'add' 'output_reg_2_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2560 [1/1] (0.00ns)   --->   "%data_reg_2_8_1 = load i1 %data_reg_1_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2560 'load' 'data_reg_2_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2561 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_8_1, i1 %data_reg_2_8, i1 %data_reg_3_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2561 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_8)   --->   "%select_ln156_163 = select i1 %data_reg_2_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2562 'select' 'select_ln156_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_8)   --->   "%and_ln156_163 = and i8 %select_ln156_163, i8 %p_read_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2563 'and' 'and_ln156_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_8)   --->   "%sext_ln156_317 = sext i8 %and_ln156_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2564 'sext' 'sext_ln156_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2565 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_8 = add i32 %sext_ln156_317, i32 %psum_53_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2565 'add' 'output_reg_2_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2566 [1/1] (0.00ns)   --->   "%data_reg_2_7_1 = load i1 %data_reg_1_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2566 'load' 'data_reg_2_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2567 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_7_1, i1 %data_reg_2_7, i1 %data_reg_3_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2567 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_7)   --->   "%select_ln156_164 = select i1 %data_reg_2_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2568 'select' 'select_ln156_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_7)   --->   "%and_ln156_164 = and i8 %select_ln156_164, i8 %p_read_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2569 'and' 'and_ln156_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_7)   --->   "%sext_ln156_318 = sext i8 %and_ln156_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2570 'sext' 'sext_ln156_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2571 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_7 = add i32 %sext_ln156_318, i32 %psum_52_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2571 'add' 'output_reg_2_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2572 [1/1] (0.00ns)   --->   "%data_reg_2_6_1 = load i1 %data_reg_1_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2572 'load' 'data_reg_2_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2573 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_6_1, i1 %data_reg_2_6, i1 %data_reg_3_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2573 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_6)   --->   "%select_ln156_165 = select i1 %data_reg_2_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2574 'select' 'select_ln156_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_6)   --->   "%and_ln156_165 = and i8 %select_ln156_165, i8 %p_read_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2575 'and' 'and_ln156_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_6)   --->   "%sext_ln156_319 = sext i8 %and_ln156_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2576 'sext' 'sext_ln156_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2577 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_6 = add i32 %sext_ln156_319, i32 %psum_51_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2577 'add' 'output_reg_2_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2578 [1/1] (0.00ns)   --->   "%data_reg_2_5_1 = load i1 %data_reg_1_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2578 'load' 'data_reg_2_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2579 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_5_1, i1 %data_reg_2_5, i1 %data_reg_3_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2579 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_5)   --->   "%select_ln156_166 = select i1 %data_reg_2_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2580 'select' 'select_ln156_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_5)   --->   "%and_ln156_166 = and i8 %select_ln156_166, i8 %p_read_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2581 'and' 'and_ln156_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_5)   --->   "%sext_ln156_320 = sext i8 %and_ln156_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2582 'sext' 'sext_ln156_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2583 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_5 = add i32 %sext_ln156_320, i32 %psum_50_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2583 'add' 'output_reg_2_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2584 [1/1] (0.00ns)   --->   "%data_reg_2_4_1 = load i1 %data_reg_1_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2584 'load' 'data_reg_2_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2585 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_2_4_1, i1 %data_reg_2_4, i1 %data_reg_3_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2585 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_4)   --->   "%select_ln156_167 = select i1 %data_reg_2_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2586 'select' 'select_ln156_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_4)   --->   "%and_ln156_167 = and i8 %select_ln156_167, i8 %p_read_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2587 'and' 'and_ln156_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node output_reg_2_4)   --->   "%sext_ln156_321 = sext i8 %and_ln156_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2588 'sext' 'sext_ln156_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2589 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_2_4 = add i32 %sext_ln156_321, i32 %psum_49_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2589 'add' 'output_reg_2_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2590 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_3)   --->   "%mul_ln156_52 = mul i16 %sext_ln156_322, i16 %sext_ln156_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2590 'mul' 'mul_ln156_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2591 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3)   --->   "%sext_ln156_323 = sext i16 %mul_ln156_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2591 'sext' 'sext_ln156_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2592 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_3 = add i32 %sext_ln156_323, i32 %psum_48_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2592 'add' 'output_reg_2_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2593 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_53 = mul i16 %sext_ln156_324, i16 %sext_ln156_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2593 'mul' 'mul_ln156_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2594 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%sext_ln156_325 = sext i16 %mul_ln156_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2594 'sext' 'sext_ln156_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2595 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2 = add i32 %sext_ln156_325, i32 %psum_47_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2595 'add' 'output_reg_2_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2596 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_54 = mul i16 %sext_ln156_326, i16 %sext_ln156_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2596 'mul' 'mul_ln156_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2597 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%sext_ln156_327 = sext i16 %mul_ln156_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2597 'sext' 'sext_ln156_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2598 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1 = add i32 %sext_ln156_327, i32 %psum_46_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2598 'add' 'output_reg_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2599 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2599 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2600 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2600 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln156_328 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2601 'sext' 'sext_ln156_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2602 [1/1] (1.55ns)   --->   "%output_reg_2_0 = mul i16 %sext_ln156_328, i16 %sext_ln156_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2602 'mul' 'output_reg_2_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln155_13 = sext i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2603 'sext' 'sext_ln155_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2604 [1/1] (0.00ns)   --->   "%data_reg_1_15_1 = load i1 %data_reg_0_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2604 'load' 'data_reg_1_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_15_1, i1 %data_reg_1_15, i1 %data_reg_2_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2605 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_105)   --->   "%select_ln156_168 = select i1 %data_reg_1_15_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2606 'select' 'select_ln156_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_105)   --->   "%and_ln156_168 = and i8 %select_ln156_168, i8 %p_read_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2607 'and' 'and_ln156_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_105)   --->   "%sext_ln156_329 = sext i8 %and_ln156_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2608 'sext' 'sext_ln156_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2609 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_105 = add i32 %sext_ln156_329, i32 %psum_45_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2609 'add' 'add_ln156_105' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2610 [1/1] (0.00ns)   --->   "%data_reg_1_14_1 = load i1 %data_reg_0_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2610 'load' 'data_reg_1_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_14_1, i1 %data_reg_1_14, i1 %data_reg_2_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2611 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_14)   --->   "%select_ln156_169 = select i1 %data_reg_1_14_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2612 'select' 'select_ln156_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_14)   --->   "%and_ln156_169 = and i8 %select_ln156_169, i8 %p_read_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2613 'and' 'and_ln156_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_14)   --->   "%sext_ln156_330 = sext i8 %and_ln156_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2614 'sext' 'sext_ln156_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_14 = add i32 %sext_ln156_330, i32 %psum_44_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2615 'add' 'output_reg_1_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2616 [1/1] (0.00ns)   --->   "%data_reg_1_13_1 = load i1 %data_reg_0_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2616 'load' 'data_reg_1_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2617 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_13_1, i1 %data_reg_1_13, i1 %data_reg_2_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2617 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_13)   --->   "%select_ln156_170 = select i1 %data_reg_1_13_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2618 'select' 'select_ln156_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_13)   --->   "%and_ln156_170 = and i8 %select_ln156_170, i8 %p_read_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2619 'and' 'and_ln156_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_13)   --->   "%sext_ln156_331 = sext i8 %and_ln156_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2620 'sext' 'sext_ln156_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_13 = add i32 %sext_ln156_331, i32 %psum_43_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2621 'add' 'output_reg_1_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%data_reg_1_12_1 = load i1 %data_reg_0_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2622 'load' 'data_reg_1_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_12_1, i1 %data_reg_1_12, i1 %data_reg_2_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2623 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_12)   --->   "%select_ln156_171 = select i1 %data_reg_1_12_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2624 'select' 'select_ln156_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_12)   --->   "%and_ln156_171 = and i8 %select_ln156_171, i8 %p_read_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2625 'and' 'and_ln156_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_12)   --->   "%sext_ln156_332 = sext i8 %and_ln156_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2626 'sext' 'sext_ln156_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_12 = add i32 %sext_ln156_332, i32 %psum_42_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2627 'add' 'output_reg_1_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.00ns)   --->   "%data_reg_1_11_1 = load i1 %data_reg_0_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2628 'load' 'data_reg_1_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2629 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_11_1, i1 %data_reg_1_11, i1 %data_reg_2_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2629 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_11)   --->   "%select_ln156_172 = select i1 %data_reg_1_11_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2630 'select' 'select_ln156_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_11)   --->   "%and_ln156_172 = and i8 %select_ln156_172, i8 %p_read_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2631 'and' 'and_ln156_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_11)   --->   "%sext_ln156_333 = sext i8 %and_ln156_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2632 'sext' 'sext_ln156_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2633 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_11 = add i32 %sext_ln156_333, i32 %psum_41_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2633 'add' 'output_reg_1_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2634 [1/1] (0.00ns)   --->   "%data_reg_1_10_1 = load i1 %data_reg_0_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2634 'load' 'data_reg_1_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2635 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_10_1, i1 %data_reg_1_10, i1 %data_reg_2_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2635 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_10)   --->   "%select_ln156_173 = select i1 %data_reg_1_10_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2636 'select' 'select_ln156_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_10)   --->   "%and_ln156_173 = and i8 %select_ln156_173, i8 %p_read_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2637 'and' 'and_ln156_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_10)   --->   "%sext_ln156_334 = sext i8 %and_ln156_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2638 'sext' 'sext_ln156_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2639 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_10 = add i32 %sext_ln156_334, i32 %psum_40_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2639 'add' 'output_reg_1_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%data_reg_1_9_1 = load i1 %data_reg_0_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2640 'load' 'data_reg_1_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_9_1, i1 %data_reg_1_9, i1 %data_reg_2_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2641 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_9)   --->   "%select_ln156_174 = select i1 %data_reg_1_9_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2642 'select' 'select_ln156_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_9)   --->   "%and_ln156_174 = and i8 %select_ln156_174, i8 %p_read_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2643 'and' 'and_ln156_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_9)   --->   "%sext_ln156_335 = sext i8 %and_ln156_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2644 'sext' 'sext_ln156_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_9 = add i32 %sext_ln156_335, i32 %psum_39_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2645 'add' 'output_reg_1_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%data_reg_1_8_1 = load i1 %data_reg_0_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2646 'load' 'data_reg_1_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_8_1, i1 %data_reg_1_8, i1 %data_reg_2_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2647 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_8)   --->   "%select_ln156_175 = select i1 %data_reg_1_8_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2648 'select' 'select_ln156_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_8)   --->   "%and_ln156_175 = and i8 %select_ln156_175, i8 %p_read_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2649 'and' 'and_ln156_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_8)   --->   "%sext_ln156_336 = sext i8 %and_ln156_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2650 'sext' 'sext_ln156_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2651 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_8 = add i32 %sext_ln156_336, i32 %psum_38_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2651 'add' 'output_reg_1_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2652 [1/1] (0.00ns)   --->   "%data_reg_1_7_1 = load i1 %data_reg_0_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2652 'load' 'data_reg_1_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_7_1, i1 %data_reg_1_7, i1 %data_reg_2_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2653 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_7)   --->   "%select_ln156_176 = select i1 %data_reg_1_7_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2654 'select' 'select_ln156_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_7)   --->   "%and_ln156_176 = and i8 %select_ln156_176, i8 %p_read_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2655 'and' 'and_ln156_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_7)   --->   "%sext_ln156_337 = sext i8 %and_ln156_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2656 'sext' 'sext_ln156_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2657 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_7 = add i32 %sext_ln156_337, i32 %psum_37_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2657 'add' 'output_reg_1_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%data_reg_1_6_1 = load i1 %data_reg_0_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2658 'load' 'data_reg_1_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_6_1, i1 %data_reg_1_6, i1 %data_reg_2_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2659 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_6)   --->   "%select_ln156_177 = select i1 %data_reg_1_6_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2660 'select' 'select_ln156_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_6)   --->   "%and_ln156_177 = and i8 %select_ln156_177, i8 %p_read_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2661 'and' 'and_ln156_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_6)   --->   "%sext_ln156_338 = sext i8 %and_ln156_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2662 'sext' 'sext_ln156_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_6 = add i32 %sext_ln156_338, i32 %psum_36_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2663 'add' 'output_reg_1_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%data_reg_1_5_1 = load i1 %data_reg_0_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2664 'load' 'data_reg_1_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_5_1, i1 %data_reg_1_5, i1 %data_reg_2_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2665 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_5)   --->   "%select_ln156_178 = select i1 %data_reg_1_5_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2666 'select' 'select_ln156_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_5)   --->   "%and_ln156_178 = and i8 %select_ln156_178, i8 %p_read_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2667 'and' 'and_ln156_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_5)   --->   "%sext_ln156_339 = sext i8 %and_ln156_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2668 'sext' 'sext_ln156_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_5 = add i32 %sext_ln156_339, i32 %psum_35_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2669 'add' 'output_reg_1_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%data_reg_1_4_1 = load i1 %data_reg_0_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2670 'load' 'data_reg_1_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %data_reg_1_4_1, i1 %data_reg_1_4, i1 %data_reg_2_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2671 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_4)   --->   "%select_ln156_179 = select i1 %data_reg_1_4_1, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2672 'select' 'select_ln156_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_4)   --->   "%and_ln156_179 = and i8 %select_ln156_179, i8 %p_read_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2673 'and' 'and_ln156_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node output_reg_1_4)   --->   "%sext_ln156_340 = sext i8 %and_ln156_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2674 'sext' 'sext_ln156_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2675 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_1_4 = add i32 %sext_ln156_340, i32 %psum_34_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2675 'add' 'output_reg_1_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2676 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_3)   --->   "%mul_ln156_56 = mul i16 %sext_ln156_341, i16 %sext_ln156_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2676 'mul' 'mul_ln156_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2677 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3)   --->   "%sext_ln156_342 = sext i16 %mul_ln156_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2677 'sext' 'sext_ln156_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_3 = add i32 %sext_ln156_342, i32 %psum_33_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2678 'add' 'output_reg_1_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2679 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_57 = mul i16 %sext_ln156_343, i16 %sext_ln156_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2679 'mul' 'mul_ln156_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2680 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%sext_ln156_344 = sext i16 %mul_ln156_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2680 'sext' 'sext_ln156_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2681 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2 = add i32 %sext_ln156_344, i32 %psum_32_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2681 'add' 'output_reg_1_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2682 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_58 = mul i16 %sext_ln156_345, i16 %sext_ln156_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2682 'mul' 'mul_ln156_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2683 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%sext_ln156_346 = sext i16 %mul_ln156_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2683 'sext' 'sext_ln156_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1 = add i32 %sext_ln156_346, i32 %psum_31_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2684 'add' 'output_reg_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2685 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2685 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2686 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2686 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln156_347 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2687 'sext' 'sext_ln156_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (1.55ns)   --->   "%output_reg_1_0 = mul i16 %sext_ln156_347, i16 %sext_ln156_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2688 'mul' 'output_reg_1_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln155_14 = sext i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2689 'sext' 'sext_ln155_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_15, i1 %data_reg_0_15, i1 %data_reg_1_15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2690 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_120)   --->   "%select_ln156_180 = select i1 %input_data_15, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2691 'select' 'select_ln156_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_120)   --->   "%and_ln156_180 = and i8 %select_ln156_180, i8 %p_read_241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2692 'and' 'and_ln156_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_120)   --->   "%sext_ln156_348 = sext i8 %and_ln156_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2693 'sext' 'sext_ln156_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156_120 = add i32 %sext_ln156_348, i32 %psum_30_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2694 'add' 'add_ln156_120' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2695 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_14, i1 %data_reg_0_14, i1 %data_reg_1_14_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2695 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_14)   --->   "%select_ln156_181 = select i1 %input_data_14, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2696 'select' 'select_ln156_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_14)   --->   "%and_ln156_181 = and i8 %select_ln156_181, i8 %p_read_242" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2697 'and' 'and_ln156_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_14)   --->   "%sext_ln156_349 = sext i8 %and_ln156_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2698 'sext' 'sext_ln156_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_14 = add i32 %sext_ln156_349, i32 %psum_29_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2699 'add' 'output_reg_0_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2700 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_13, i1 %data_reg_0_13, i1 %data_reg_1_13_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2700 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_13)   --->   "%select_ln156_182 = select i1 %input_data_13, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2701 'select' 'select_ln156_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_13)   --->   "%and_ln156_182 = and i8 %select_ln156_182, i8 %p_read_243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2702 'and' 'and_ln156_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_13)   --->   "%sext_ln156_350 = sext i8 %and_ln156_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2703 'sext' 'sext_ln156_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2704 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_13 = add i32 %sext_ln156_350, i32 %psum_28_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2704 'add' 'output_reg_0_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2705 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_12, i1 %data_reg_0_12, i1 %data_reg_1_12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2705 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_12)   --->   "%select_ln156_183 = select i1 %input_data_12, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2706 'select' 'select_ln156_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_12)   --->   "%and_ln156_183 = and i8 %select_ln156_183, i8 %p_read_244" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2707 'and' 'and_ln156_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_12)   --->   "%sext_ln156_351 = sext i8 %and_ln156_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2708 'sext' 'sext_ln156_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2709 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_12 = add i32 %sext_ln156_351, i32 %psum_27_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2709 'add' 'output_reg_0_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2710 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_11, i1 %data_reg_0_11, i1 %data_reg_1_11_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2710 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_11)   --->   "%select_ln156_184 = select i1 %input_data_11, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2711 'select' 'select_ln156_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_11)   --->   "%and_ln156_184 = and i8 %select_ln156_184, i8 %p_read_245" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2712 'and' 'and_ln156_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_11)   --->   "%sext_ln156_352 = sext i8 %and_ln156_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2713 'sext' 'sext_ln156_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2714 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_11 = add i32 %sext_ln156_352, i32 %psum_26_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2714 'add' 'output_reg_0_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2715 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_10, i1 %data_reg_0_10, i1 %data_reg_1_10_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2715 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_10)   --->   "%select_ln156_185 = select i1 %input_data_10, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2716 'select' 'select_ln156_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_10)   --->   "%and_ln156_185 = and i8 %select_ln156_185, i8 %p_read_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2717 'and' 'and_ln156_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_10)   --->   "%sext_ln156_353 = sext i8 %and_ln156_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2718 'sext' 'sext_ln156_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_10 = add i32 %sext_ln156_353, i32 %psum_25_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2719 'add' 'output_reg_0_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2720 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_9, i1 %data_reg_0_9, i1 %data_reg_1_9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2720 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_9)   --->   "%select_ln156_186 = select i1 %input_data_9, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2721 'select' 'select_ln156_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_9)   --->   "%and_ln156_186 = and i8 %select_ln156_186, i8 %p_read_247" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2722 'and' 'and_ln156_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_9)   --->   "%sext_ln156_354 = sext i8 %and_ln156_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2723 'sext' 'sext_ln156_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2724 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_9 = add i32 %sext_ln156_354, i32 %psum_24_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2724 'add' 'output_reg_0_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2725 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_8, i1 %data_reg_0_8, i1 %data_reg_1_8_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2725 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_8)   --->   "%select_ln156_187 = select i1 %input_data_8, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2726 'select' 'select_ln156_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_8)   --->   "%and_ln156_187 = and i8 %select_ln156_187, i8 %p_read_248" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2727 'and' 'and_ln156_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_8)   --->   "%sext_ln156_355 = sext i8 %and_ln156_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2728 'sext' 'sext_ln156_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2729 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_8 = add i32 %sext_ln156_355, i32 %psum_23_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2729 'add' 'output_reg_0_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2730 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_7, i1 %data_reg_0_7, i1 %data_reg_1_7_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2730 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_7)   --->   "%select_ln156_188 = select i1 %input_data_7, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2731 'select' 'select_ln156_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_7)   --->   "%and_ln156_188 = and i8 %select_ln156_188, i8 %p_read_249" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2732 'and' 'and_ln156_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_7)   --->   "%sext_ln156_356 = sext i8 %and_ln156_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2733 'sext' 'sext_ln156_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2734 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_7 = add i32 %sext_ln156_356, i32 %psum_22_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2734 'add' 'output_reg_0_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2735 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_6, i1 %data_reg_0_6, i1 %data_reg_1_6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2735 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_6)   --->   "%select_ln156_189 = select i1 %input_data_6, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2736 'select' 'select_ln156_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_6)   --->   "%and_ln156_189 = and i8 %select_ln156_189, i8 %p_read_250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2737 'and' 'and_ln156_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_6)   --->   "%sext_ln156_357 = sext i8 %and_ln156_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2738 'sext' 'sext_ln156_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2739 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_6 = add i32 %sext_ln156_357, i32 %psum_21_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2739 'add' 'output_reg_0_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2740 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_5, i1 %data_reg_0_5, i1 %data_reg_1_5_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2740 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_5)   --->   "%select_ln156_190 = select i1 %input_data_5, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2741 'select' 'select_ln156_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_5)   --->   "%and_ln156_190 = and i8 %select_ln156_190, i8 %p_read_251" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2742 'and' 'and_ln156_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_5)   --->   "%sext_ln156_358 = sext i8 %and_ln156_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2743 'sext' 'sext_ln156_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2744 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_5 = add i32 %sext_ln156_358, i32 %psum_20_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2744 'add' 'output_reg_0_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/1] (0.00ns)   --->   "%store_ln150 = store i1 %input_data_4, i1 %data_reg_0_4, i1 %data_reg_1_4_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2745 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_4)   --->   "%select_ln156_191 = select i1 %input_data_4, i8, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2746 'select' 'select_ln156_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_4)   --->   "%and_ln156_191 = and i8 %select_ln156_191, i8 %p_read_252" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2747 'and' 'and_ln156_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node output_reg_0_4)   --->   "%sext_ln156_359 = sext i8 %and_ln156_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2748 'sext' 'sext_ln156_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2749 [1/1] (0.88ns) (out node of the LUT)   --->   "%output_reg_0_4 = add i32 %sext_ln156_359, i32 %psum_19_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2749 'add' 'output_reg_0_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2750 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %input_data_3, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2750 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln156_360 = sext i8 %input_data_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2751 'sext' 'sext_ln156_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2752 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_3)   --->   "%mul_ln156_60 = mul i16 %sext_ln156_360, i16 %sext_ln156_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2752 'mul' 'mul_ln156_60' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2753 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3)   --->   "%sext_ln156_361 = sext i16 %mul_ln156_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2753 'sext' 'sext_ln156_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2754 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_3 = add i32 %sext_ln156_361, i32 %psum_18_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2754 'add' 'output_reg_0_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2755 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %input_data_2, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2755 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln156_362 = sext i8 %input_data_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2756 'sext' 'sext_ln156_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2757 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2)   --->   "%mul_ln156_61 = mul i16 %sext_ln156_362, i16 %sext_ln156_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2757 'mul' 'mul_ln156_61' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2)   --->   "%sext_ln156_363 = sext i16 %mul_ln156_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2758 'sext' 'sext_ln156_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2759 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2 = add i32 %sext_ln156_363, i32 %psum_17_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2759 'add' 'output_reg_0_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2760 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %input_data_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2760 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln156_364 = sext i8 %input_data_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2761 'sext' 'sext_ln156_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2762 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1)   --->   "%mul_ln156_62 = mul i16 %sext_ln156_364, i16 %sext_ln156_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2762 'mul' 'mul_ln156_62' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2763 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1)   --->   "%sext_ln156_365 = sext i16 %mul_ln156_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2763 'sext' 'sext_ln156_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2764 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1 = add i32 %sext_ln156_365, i32 %psum_16_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2764 'add' 'output_reg_0_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2765 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %input_data_0, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2765 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln156_366 = sext i8 %input_data_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2766 'sext' 'sext_ln156_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2767 [1/1] (1.55ns)   --->   "%output_reg_0_0 = mul i16 %sext_ln156_366, i16 %sext_ln185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2767 'mul' 'output_reg_0_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln155_15 = sext i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2768 'sext' 'sext_ln155_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2769 [1/1] (0.87ns)   --->   "%sub49_i_i_i = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2769 'add' 'sub49_i_i_i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2770 [1/1] (0.87ns)   --->   "%add_ln163 = add i32, i32 %i_cast1_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2770 'add' 'add_ln163' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2771 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%xor_ln163 = xor i1 %tmp_14, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2772 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2773 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_ult  i32 %add_ln163, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2773 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2774 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163 = and i1 %icmp_ln163, i1 %xor_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2774 'and' 'and_ln163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2775 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163, void %bb741._crit_edge.i.i, void %bb740.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2775 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i32 %add_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2776 'zext' 'zext_ln168' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 2777 [1/1] (0.00ns)   --->   "%output_l1_15288_i_addr = getelementptr i32 %output_l1_15288_i, i64, i64 %zext_ln168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2777 'getelementptr' 'output_l1_15288_i_addr' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 2778 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_15_15, i6 %output_l1_15288_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2778 'store' 'store_ln168' <Predicate = (and_ln163)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2779 [1/1] (0.00ns)   --->   "%br_ln169 = br void %bb741._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2779 'br' 'br_ln169' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 2780 [1/1] (0.87ns)   --->   "%add_ln163_1 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2780 'add' 'add_ln163_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2781 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%xor_ln163_1 = xor i1 %tmp_15, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2782 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2783 [1/1] (0.85ns)   --->   "%icmp_ln163_1 = icmp_ult  i32 %add_ln163_1, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2783 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_1 = and i1 %icmp_ln163_1, i1 %xor_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2784 'and' 'and_ln163_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2785 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_1, void %._crit_edge.i.i, void %bb739.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2785 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i32 %add_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2786 'zext' 'zext_ln168_1' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 2787 [1/1] (0.00ns)   --->   "%output_l1_14287_i_addr = getelementptr i32 %output_l1_14287_i, i64, i64 %zext_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2787 'getelementptr' 'output_l1_14287_i_addr' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 2788 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_14_15, i6 %output_l1_14287_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2788 'store' 'store_ln168' <Predicate = (and_ln163_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2789 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2789 'br' 'br_ln169' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 2790 [1/1] (0.87ns)   --->   "%add_ln163_2 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2790 'add' 'add_ln163_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2791 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%xor_ln163_2 = xor i1 %tmp_16, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2792 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2793 [1/1] (0.85ns)   --->   "%icmp_ln163_2 = icmp_ult  i32 %add_ln163_2, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2793 'icmp' 'icmp_ln163_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_2 = and i1 %icmp_ln163_2, i1 %xor_ln163_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2794 'and' 'and_ln163_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2795 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_2, void %._crit_edge16.i.i, void %bb738.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2795 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i32 %add_ln163_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2796 'zext' 'zext_ln168_2' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 2797 [1/1] (0.00ns)   --->   "%output_l1_13286_i_addr = getelementptr i32 %output_l1_13286_i, i64, i64 %zext_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2797 'getelementptr' 'output_l1_13286_i_addr' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 2798 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_13_15, i6 %output_l1_13286_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2798 'store' 'store_ln168' <Predicate = (and_ln163_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2799 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2799 'br' 'br_ln169' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 2800 [1/1] (0.87ns)   --->   "%add_ln163_3 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2800 'add' 'add_ln163_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_3)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2801 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_3)   --->   "%xor_ln163_3 = xor i1 %tmp_17, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2802 'xor' 'xor_ln163_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.85ns)   --->   "%icmp_ln163_3 = icmp_ult  i32 %add_ln163_3, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2803 'icmp' 'icmp_ln163_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2804 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_3 = and i1 %icmp_ln163_3, i1 %xor_ln163_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2804 'and' 'and_ln163_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2805 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_3, void %._crit_edge17.i.i, void %bb737.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2805 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i32 %add_ln163_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2806 'zext' 'zext_ln168_3' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 2807 [1/1] (0.00ns)   --->   "%output_l1_12285_i_addr = getelementptr i32 %output_l1_12285_i, i64, i64 %zext_ln168_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2807 'getelementptr' 'output_l1_12285_i_addr' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 2808 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_12_15, i6 %output_l1_12285_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2808 'store' 'store_ln168' <Predicate = (and_ln163_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2809 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge17.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2809 'br' 'br_ln169' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 2810 [1/1] (0.87ns)   --->   "%add_ln163_4 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2810 'add' 'add_ln163_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_4)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_4, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2811 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_4)   --->   "%xor_ln163_4 = xor i1 %tmp_18, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2812 'xor' 'xor_ln163_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2813 [1/1] (0.85ns)   --->   "%icmp_ln163_4 = icmp_ult  i32 %add_ln163_4, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2813 'icmp' 'icmp_ln163_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_4 = and i1 %icmp_ln163_4, i1 %xor_ln163_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2814 'and' 'and_ln163_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2815 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_4, void %._crit_edge18.i.i, void %bb736.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2815 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2816 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i32 %add_ln163_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2816 'zext' 'zext_ln168_4' <Predicate = (and_ln163_4)> <Delay = 0.00>
ST_4 : Operation 2817 [1/1] (0.00ns)   --->   "%output_l1_11284_i_addr = getelementptr i32 %output_l1_11284_i, i64, i64 %zext_ln168_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2817 'getelementptr' 'output_l1_11284_i_addr' <Predicate = (and_ln163_4)> <Delay = 0.00>
ST_4 : Operation 2818 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_11_15, i6 %output_l1_11284_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2818 'store' 'store_ln168' <Predicate = (and_ln163_4)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2819 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge18.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2819 'br' 'br_ln169' <Predicate = (and_ln163_4)> <Delay = 0.00>
ST_4 : Operation 2820 [1/1] (0.87ns)   --->   "%add_ln163_5 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2820 'add' 'add_ln163_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_5)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_5, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2821 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_5)   --->   "%xor_ln163_5 = xor i1 %tmp_19, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2822 'xor' 'xor_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2823 [1/1] (0.85ns)   --->   "%icmp_ln163_5 = icmp_ult  i32 %add_ln163_5, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2823 'icmp' 'icmp_ln163_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2824 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_5 = and i1 %icmp_ln163_5, i1 %xor_ln163_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2824 'and' 'and_ln163_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2825 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_5, void %._crit_edge19.i.i, void %bb735.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2825 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i32 %add_ln163_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2826 'zext' 'zext_ln168_5' <Predicate = (and_ln163_5)> <Delay = 0.00>
ST_4 : Operation 2827 [1/1] (0.00ns)   --->   "%output_l1_10283_i_addr = getelementptr i32 %output_l1_10283_i, i64, i64 %zext_ln168_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2827 'getelementptr' 'output_l1_10283_i_addr' <Predicate = (and_ln163_5)> <Delay = 0.00>
ST_4 : Operation 2828 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_10_15, i6 %output_l1_10283_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2828 'store' 'store_ln168' <Predicate = (and_ln163_5)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2829 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge19.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2829 'br' 'br_ln169' <Predicate = (and_ln163_5)> <Delay = 0.00>
ST_4 : Operation 2830 [1/1] (0.87ns)   --->   "%add_ln163_6 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2830 'add' 'add_ln163_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_6)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_6, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2831 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_6)   --->   "%xor_ln163_6 = xor i1 %tmp_20, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2832 'xor' 'xor_ln163_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2833 [1/1] (0.85ns)   --->   "%icmp_ln163_6 = icmp_ult  i32 %add_ln163_6, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2833 'icmp' 'icmp_ln163_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_6 = and i1 %icmp_ln163_6, i1 %xor_ln163_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2834 'and' 'and_ln163_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2835 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_6, void %._crit_edge20.i.i, void %bb734.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2835 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i32 %add_ln163_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2836 'zext' 'zext_ln168_6' <Predicate = (and_ln163_6)> <Delay = 0.00>
ST_4 : Operation 2837 [1/1] (0.00ns)   --->   "%output_l1_9282_i_addr = getelementptr i32 %output_l1_9282_i, i64, i64 %zext_ln168_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2837 'getelementptr' 'output_l1_9282_i_addr' <Predicate = (and_ln163_6)> <Delay = 0.00>
ST_4 : Operation 2838 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %output_reg_9_15, i6 %output_l1_9282_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2838 'store' 'store_ln168' <Predicate = (and_ln163_6)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2839 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge20.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2839 'br' 'br_ln169' <Predicate = (and_ln163_6)> <Delay = 0.00>
ST_4 : Operation 2840 [1/1] (0.87ns)   --->   "%add_ln163_7 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2840 'add' 'add_ln163_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_7, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2841 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_7)   --->   "%xor_ln163_7 = xor i1 %tmp_21, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2842 'xor' 'xor_ln163_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2843 [1/1] (0.85ns)   --->   "%icmp_ln163_7 = icmp_ult  i32 %add_ln163_7, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2843 'icmp' 'icmp_ln163_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2844 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_7 = and i1 %icmp_ln163_7, i1 %xor_ln163_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2844 'and' 'and_ln163_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2845 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_7, void %._crit_edge21.i.i, void %bb733.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2845 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i32 %add_ln163_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2846 'zext' 'zext_ln168_7' <Predicate = (and_ln163_7)> <Delay = 0.00>
ST_4 : Operation 2847 [1/1] (0.00ns)   --->   "%output_l1_8281_i_addr = getelementptr i32 %output_l1_8281_i, i64, i64 %zext_ln168_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2847 'getelementptr' 'output_l1_8281_i_addr' <Predicate = (and_ln163_7)> <Delay = 0.00>
ST_4 : Operation 2848 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156, i6 %output_l1_8281_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2848 'store' 'store_ln168' <Predicate = (and_ln163_7)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2849 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge21.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2849 'br' 'br_ln169' <Predicate = (and_ln163_7)> <Delay = 0.00>
ST_4 : Operation 2850 [1/1] (0.87ns)   --->   "%add_ln163_8 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2850 'add' 'add_ln163_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_8)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_8, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2851 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_8)   --->   "%xor_ln163_8 = xor i1 %tmp_22, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2852 'xor' 'xor_ln163_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2853 [1/1] (0.85ns)   --->   "%icmp_ln163_8 = icmp_ult  i32 %add_ln163_8, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2853 'icmp' 'icmp_ln163_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_8 = and i1 %icmp_ln163_8, i1 %xor_ln163_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2854 'and' 'and_ln163_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2855 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_8, void %._crit_edge22.i.i, void %bb732.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2855 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i32 %add_ln163_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2856 'zext' 'zext_ln168_8' <Predicate = (and_ln163_8)> <Delay = 0.00>
ST_4 : Operation 2857 [1/1] (0.00ns)   --->   "%output_l1_7280_i_addr = getelementptr i32 %output_l1_7280_i, i64, i64 %zext_ln168_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2857 'getelementptr' 'output_l1_7280_i_addr' <Predicate = (and_ln163_8)> <Delay = 0.00>
ST_4 : Operation 2858 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_15, i6 %output_l1_7280_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2858 'store' 'store_ln168' <Predicate = (and_ln163_8)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2859 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge22.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2859 'br' 'br_ln169' <Predicate = (and_ln163_8)> <Delay = 0.00>
ST_4 : Operation 2860 [1/1] (0.87ns)   --->   "%add_ln163_9 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2860 'add' 'add_ln163_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_9)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_9, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2861 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_9)   --->   "%xor_ln163_9 = xor i1 %tmp_23, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2862 'xor' 'xor_ln163_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2863 [1/1] (0.85ns)   --->   "%icmp_ln163_9 = icmp_ult  i32 %add_ln163_9, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2863 'icmp' 'icmp_ln163_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_9 = and i1 %icmp_ln163_9, i1 %xor_ln163_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2864 'and' 'and_ln163_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2865 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_9, void %._crit_edge23.i.i, void %bb731.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2865 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln168_9 = zext i32 %add_ln163_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2866 'zext' 'zext_ln168_9' <Predicate = (and_ln163_9)> <Delay = 0.00>
ST_4 : Operation 2867 [1/1] (0.00ns)   --->   "%output_l1_6279_i_addr = getelementptr i32 %output_l1_6279_i, i64, i64 %zext_ln168_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2867 'getelementptr' 'output_l1_6279_i_addr' <Predicate = (and_ln163_9)> <Delay = 0.00>
ST_4 : Operation 2868 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_30, i6 %output_l1_6279_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2868 'store' 'store_ln168' <Predicate = (and_ln163_9)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2869 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge23.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2869 'br' 'br_ln169' <Predicate = (and_ln163_9)> <Delay = 0.00>
ST_4 : Operation 2870 [1/1] (0.87ns)   --->   "%add_ln163_10 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2870 'add' 'add_ln163_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_10)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_10, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2871 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_10)   --->   "%xor_ln163_10 = xor i1 %tmp_24, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2872 'xor' 'xor_ln163_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2873 [1/1] (0.85ns)   --->   "%icmp_ln163_10 = icmp_ult  i32 %add_ln163_10, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2873 'icmp' 'icmp_ln163_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_10 = and i1 %icmp_ln163_10, i1 %xor_ln163_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2874 'and' 'and_ln163_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2875 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_10, void %._crit_edge24.i.i, void %bb730.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2875 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln168_10 = zext i32 %add_ln163_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2876 'zext' 'zext_ln168_10' <Predicate = (and_ln163_10)> <Delay = 0.00>
ST_4 : Operation 2877 [1/1] (0.00ns)   --->   "%output_l1_5278_i_addr = getelementptr i32 %output_l1_5278_i, i64, i64 %zext_ln168_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2877 'getelementptr' 'output_l1_5278_i_addr' <Predicate = (and_ln163_10)> <Delay = 0.00>
ST_4 : Operation 2878 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_45, i6 %output_l1_5278_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2878 'store' 'store_ln168' <Predicate = (and_ln163_10)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2879 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge24.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2879 'br' 'br_ln169' <Predicate = (and_ln163_10)> <Delay = 0.00>
ST_4 : Operation 2880 [1/1] (0.87ns)   --->   "%add_ln163_11 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2880 'add' 'add_ln163_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_11)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_11, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2881 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_11)   --->   "%xor_ln163_11 = xor i1 %tmp_25, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2882 'xor' 'xor_ln163_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2883 [1/1] (0.85ns)   --->   "%icmp_ln163_11 = icmp_ult  i32 %add_ln163_11, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2883 'icmp' 'icmp_ln163_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_11 = and i1 %icmp_ln163_11, i1 %xor_ln163_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2884 'and' 'and_ln163_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2885 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_11, void %._crit_edge25.i.i, void %bb729.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2885 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln168_11 = zext i32 %add_ln163_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2886 'zext' 'zext_ln168_11' <Predicate = (and_ln163_11)> <Delay = 0.00>
ST_4 : Operation 2887 [1/1] (0.00ns)   --->   "%output_l1_4277_i_addr = getelementptr i32 %output_l1_4277_i, i64, i64 %zext_ln168_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2887 'getelementptr' 'output_l1_4277_i_addr' <Predicate = (and_ln163_11)> <Delay = 0.00>
ST_4 : Operation 2888 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_60, i6 %output_l1_4277_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2888 'store' 'store_ln168' <Predicate = (and_ln163_11)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2889 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge25.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2889 'br' 'br_ln169' <Predicate = (and_ln163_11)> <Delay = 0.00>
ST_4 : Operation 2890 [1/1] (0.87ns)   --->   "%add_ln163_12 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2890 'add' 'add_ln163_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_12)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_12, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2891 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_12)   --->   "%xor_ln163_12 = xor i1 %tmp_26, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2892 'xor' 'xor_ln163_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2893 [1/1] (0.85ns)   --->   "%icmp_ln163_12 = icmp_ult  i32 %add_ln163_12, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2893 'icmp' 'icmp_ln163_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2894 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_12 = and i1 %icmp_ln163_12, i1 %xor_ln163_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2894 'and' 'and_ln163_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2895 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_12, void %._crit_edge26.i.i, void %bb728.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2895 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln168_12 = zext i32 %add_ln163_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2896 'zext' 'zext_ln168_12' <Predicate = (and_ln163_12)> <Delay = 0.00>
ST_4 : Operation 2897 [1/1] (0.00ns)   --->   "%output_l1_3276_i_addr = getelementptr i32 %output_l1_3276_i, i64, i64 %zext_ln168_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2897 'getelementptr' 'output_l1_3276_i_addr' <Predicate = (and_ln163_12)> <Delay = 0.00>
ST_4 : Operation 2898 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_75, i6 %output_l1_3276_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2898 'store' 'store_ln168' <Predicate = (and_ln163_12)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2899 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2899 'br' 'br_ln169' <Predicate = (and_ln163_12)> <Delay = 0.00>
ST_4 : Operation 2900 [1/1] (0.87ns)   --->   "%add_ln163_13 = add i32 %i_cast1_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2900 'add' 'add_ln163_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_13)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_13, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2901 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_13)   --->   "%xor_ln163_13 = xor i1 %tmp_27, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2902 'xor' 'xor_ln163_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2903 [1/1] (0.85ns)   --->   "%icmp_ln163_13 = icmp_ult  i32 %add_ln163_13, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2903 'icmp' 'icmp_ln163_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2904 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_13 = and i1 %icmp_ln163_13, i1 %xor_ln163_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2904 'and' 'and_ln163_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2905 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_13, void %._crit_edge27.i.i, void %bb727.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2905 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln168_13 = zext i32 %add_ln163_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2906 'zext' 'zext_ln168_13' <Predicate = (and_ln163_13)> <Delay = 0.00>
ST_4 : Operation 2907 [1/1] (0.00ns)   --->   "%output_l1_2275_i_addr = getelementptr i32 %output_l1_2275_i, i64, i64 %zext_ln168_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2907 'getelementptr' 'output_l1_2275_i_addr' <Predicate = (and_ln163_13)> <Delay = 0.00>
ST_4 : Operation 2908 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_90, i6 %output_l1_2275_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2908 'store' 'store_ln168' <Predicate = (and_ln163_13)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2909 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge27.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2909 'br' 'br_ln169' <Predicate = (and_ln163_13)> <Delay = 0.00>
ST_4 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_14)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2910 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_14)   --->   "%xor_ln163_14 = xor i1 %tmp_28, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2911 'xor' 'xor_ln163_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2912 [1/1] (0.85ns)   --->   "%icmp_ln163_14 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2912 'icmp' 'icmp_ln163_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2913 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_14 = and i1 %icmp_ln163_14, i1 %xor_ln163_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2913 'and' 'and_ln163_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2914 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_14, void %._crit_edge28.i.i, void %bb726.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2914 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln168_14 = zext i32 %sub49_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2915 'zext' 'zext_ln168_14' <Predicate = (and_ln163_14)> <Delay = 0.00>
ST_4 : Operation 2916 [1/1] (0.00ns)   --->   "%output_l1_1274_i_addr = getelementptr i32 %output_l1_1274_i, i64, i64 %zext_ln168_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2916 'getelementptr' 'output_l1_1274_i_addr' <Predicate = (and_ln163_14)> <Delay = 0.00>
ST_4 : Operation 2917 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_105, i6 %output_l1_1274_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2917 'store' 'store_ln168' <Predicate = (and_ln163_14)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2918 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge28.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2918 'br' 'br_ln169' <Predicate = (and_ln163_14)> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (0.00ns)   --->   "%output_l1_0273_i_addr = getelementptr i32 %output_l1_0273_i, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2919 'getelementptr' 'output_l1_0273_i_addr' <Predicate = (and_ln163_15)> <Delay = 0.00>
ST_4 : Operation 2920 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_120, i6 %output_l1_0273_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2920 'store' 'store_ln168' <Predicate = (and_ln163_15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 2921 [1/1] (0.00ns)   --->   "%br_ln169 = br void %0_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2921 'br' 'br_ln169' <Predicate = (and_ln163_15)> <Delay = 0.00>
ST_4 : Operation 2922 [1/1] (0.00ns)   --->   "%speclatency_ln207 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2922 'speclatency' 'speclatency_ln207' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2923 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2923 'specregionend' 'rend_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_11, i32 %psum_239, i32 %psum_239_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2924 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2925 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_10, i32 %psum_238, i32 %psum_238_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2925 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2926 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_9, i32 %psum_237, i32 %psum_237_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2926 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2927 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_8, i32 %psum_236, i32 %psum_236_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2927 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2928 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_7, i32 %psum_235, i32 %psum_235_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2928 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2929 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_6, i32 %psum_234, i32 %psum_234_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2929 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2930 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_5, i32 %psum_233, i32 %psum_233_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2930 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2931 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_4, i32 %psum_232, i32 %psum_232_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2931 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2932 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_3, i32 %psum_231, i32 %psum_231_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2932 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2933 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_2, i32 %psum_230, i32 %psum_230_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2933 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2934 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_1, i32 %psum_229, i32 %psum_229_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2934 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2935 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155, i32 %psum_228, i32 %psum_228_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2935 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2936 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_12, i32 %psum_227, i32 %psum_227_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2936 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2937 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_14, i32 %psum_226, i32 %psum_226_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2937 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2938 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_13, i32 %psum_225, i32 %psum_225_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2938 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2939 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_12, i32 %psum_224, i32 %psum_224_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2939 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2940 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_11, i32 %psum_223, i32 %psum_223_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2940 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2941 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_10, i32 %psum_222, i32 %psum_222_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2941 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2942 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_9, i32 %psum_221, i32 %psum_221_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2942 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2943 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_8, i32 %psum_220, i32 %psum_220_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2943 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2944 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_7, i32 %psum_219, i32 %psum_219_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2944 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2945 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_6, i32 %psum_218, i32 %psum_218_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2945 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2946 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_5, i32 %psum_217, i32 %psum_217_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2946 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2947 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_4, i32 %psum_216, i32 %psum_216_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2947 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2948 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_3, i32 %psum_215, i32 %psum_215_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2948 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2949 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_2, i32 %psum_214, i32 %psum_214_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2949 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2950 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_14_1, i32 %psum_213, i32 %psum_213_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2950 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2951 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_1, i32 %psum_212, i32 %psum_212_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2951 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2952 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_13, i32 %psum_211, i32 %psum_211_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2952 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2953 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_14, i32 %psum_210, i32 %psum_210_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2953 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2954 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_13, i32 %psum_209, i32 %psum_209_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2954 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2955 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_12, i32 %psum_208, i32 %psum_208_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2955 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2956 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_11, i32 %psum_207, i32 %psum_207_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2956 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2957 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_10, i32 %psum_206, i32 %psum_206_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2957 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2958 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_9, i32 %psum_205, i32 %psum_205_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2958 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2959 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_8, i32 %psum_204, i32 %psum_204_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2959 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2960 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_7, i32 %psum_203, i32 %psum_203_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2960 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2961 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_6, i32 %psum_202, i32 %psum_202_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2961 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2962 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_5, i32 %psum_201, i32 %psum_201_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2962 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2963 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_4, i32 %psum_200, i32 %psum_200_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2963 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2964 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_3, i32 %psum_199, i32 %psum_199_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2964 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2965 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_2, i32 %psum_198, i32 %psum_198_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2965 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2966 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_13_1, i32 %psum_197, i32 %psum_197_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2966 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2967 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_2, i32 %psum_196, i32 %psum_196_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2967 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2968 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_15_14, i32 %psum_195, i32 %psum_195_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2968 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2969 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_14, i32 %psum_194, i32 %psum_194_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2969 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2970 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_13, i32 %psum_193, i32 %psum_193_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2970 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2971 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_12, i32 %psum_192, i32 %psum_192_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2971 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2972 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_11, i32 %psum_191, i32 %psum_191_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2972 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2973 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_10, i32 %psum_190, i32 %psum_190_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2973 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2974 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_9, i32 %psum_189, i32 %psum_189_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2974 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_8, i32 %psum_188, i32 %psum_188_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2975 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2976 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_7, i32 %psum_187, i32 %psum_187_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2976 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2977 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_6, i32 %psum_186, i32 %psum_186_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2977 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2978 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_5, i32 %psum_185, i32 %psum_185_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2978 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2979 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_4, i32 %psum_184, i32 %psum_184_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2979 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2980 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_3, i32 %psum_183, i32 %psum_183_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2980 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2981 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_3, i32 %psum_182, i32 %psum_182_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2981 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2982 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_14, i32 %psum_181, i32 %psum_181_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2982 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_13, i32 %psum_180, i32 %psum_180_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2983 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2984 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_12, i32 %psum_179, i32 %psum_179_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2984 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2985 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_11, i32 %psum_178, i32 %psum_178_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2985 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2986 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_10, i32 %psum_177, i32 %psum_177_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2986 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2987 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_9, i32 %psum_176, i32 %psum_176_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2987 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2988 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_8, i32 %psum_175, i32 %psum_175_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2988 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2989 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_7, i32 %psum_174, i32 %psum_174_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2989 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2990 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_6, i32 %psum_173, i32 %psum_173_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2990 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2991 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_5, i32 %psum_172, i32 %psum_172_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2991 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2992 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_4, i32 %psum_171, i32 %psum_171_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2992 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2993 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_3, i32 %psum_170, i32 %psum_170_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2993 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2994 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_2, i32 %psum_169, i32 %psum_169_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2994 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2995 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_11_1, i32 %psum_168, i32 %psum_168_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2995 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2996 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_4, i32 %psum_167, i32 %psum_167_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2996 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2997 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_1, i32 %psum_166, i32 %psum_166_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2997 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2998 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_14, i32 %psum_165, i32 %psum_165_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2998 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 2999 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_13, i32 %psum_164, i32 %psum_164_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 2999 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3000 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_12, i32 %psum_163, i32 %psum_163_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3000 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3001 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_11, i32 %psum_162, i32 %psum_162_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3001 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3002 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_10, i32 %psum_161, i32 %psum_161_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3002 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3003 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_9, i32 %psum_160, i32 %psum_160_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3003 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3004 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_8, i32 %psum_159, i32 %psum_159_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3004 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3005 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_7, i32 %psum_158, i32 %psum_158_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3005 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3006 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_6, i32 %psum_157, i32 %psum_157_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3006 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3007 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_5, i32 %psum_156, i32 %psum_156_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3007 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3008 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_4, i32 %psum_155, i32 %psum_155_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3008 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_3, i32 %psum_154, i32 %psum_154_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3009 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_2, i32 %psum_153, i32 %psum_153_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3010 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3011 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_10_1, i32 %psum_152, i32 %psum_152_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3011 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3012 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_5, i32 %psum_151, i32 %psum_151_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3012 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_12_2, i32 %psum_150, i32 %psum_150_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3013 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3014 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_14, i32 %psum_149, i32 %psum_149_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3014 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_13, i32 %psum_148, i32 %psum_148_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3015 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3016 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_12, i32 %psum_147, i32 %psum_147_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3016 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3017 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_11, i32 %psum_146, i32 %psum_146_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3017 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3018 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_10, i32 %psum_145, i32 %psum_145_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3018 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3019 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_9, i32 %psum_144, i32 %psum_144_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3019 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3020 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_8, i32 %psum_143, i32 %psum_143_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3020 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3021 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_7, i32 %psum_142, i32 %psum_142_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3021 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3022 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_6, i32 %psum_141, i32 %psum_141_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3022 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3023 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_5, i32 %psum_140, i32 %psum_140_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3023 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3024 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_4, i32 %psum_139, i32 %psum_139_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3024 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3025 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_3, i32 %psum_138, i32 %psum_138_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3025 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3026 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_2, i32 %psum_137, i32 %psum_137_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3026 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3027 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_9_1, i32 %psum_136, i32 %psum_136_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3027 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3028 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_6, i32 %psum_135, i32 %psum_135_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3028 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3029 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_14, i32 %psum_134, i32 %psum_134_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3029 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3030 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_13, i32 %psum_133, i32 %psum_133_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3030 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3031 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_12, i32 %psum_132, i32 %psum_132_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3031 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3032 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_11, i32 %psum_131, i32 %psum_131_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3032 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3033 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_10, i32 %psum_130, i32 %psum_130_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3033 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3034 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_9, i32 %psum_129, i32 %psum_129_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3034 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3035 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_8, i32 %psum_128, i32 %psum_128_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3035 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_7, i32 %psum_127, i32 %psum_127_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3036 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_6, i32 %psum_126, i32 %psum_126_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3037 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3038 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_5, i32 %psum_125, i32 %psum_125_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3038 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3039 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_4, i32 %psum_124, i32 %psum_124_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3039 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3040 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_3, i32 %psum_123, i32 %psum_123_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3040 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3041 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_2, i32 %psum_122, i32 %psum_122_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3041 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3042 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_8_1, i32 %psum_121, i32 %psum_121_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3042 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3043 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_7, i32 %psum_120, i32 %psum_120_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3043 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_14, i32 %psum_119, i32 %psum_119_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3044 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_13, i32 %psum_118, i32 %psum_118_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3045 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_12, i32 %psum_117, i32 %psum_117_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3046 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_11, i32 %psum_116, i32 %psum_116_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3047 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3048 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_10, i32 %psum_115, i32 %psum_115_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3048 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3049 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_9, i32 %psum_114, i32 %psum_114_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3049 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3050 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_8, i32 %psum_113, i32 %psum_113_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3050 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3051 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_7, i32 %psum_112, i32 %psum_112_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3051 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3052 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_6, i32 %psum_111, i32 %psum_111_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3052 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3053 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_5, i32 %psum_110, i32 %psum_110_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3053 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3054 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_4, i32 %psum_109, i32 %psum_109_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3054 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_3, i32 %psum_108, i32 %psum_108_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3055 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_2, i32 %psum_107, i32 %psum_107_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3056 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_7_1, i32 %psum_106, i32 %psum_106_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3057 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_8, i32 %psum_105, i32 %psum_105_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3058 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3059 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_14, i32 %psum_104, i32 %psum_104_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3059 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3060 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_13, i32 %psum_103, i32 %psum_103_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3060 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3061 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_12, i32 %psum_102, i32 %psum_102_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3061 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3062 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_11, i32 %psum_101, i32 %psum_101_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3062 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3063 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_10, i32 %psum_100, i32 %psum_100_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3063 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_9, i32 %psum_99, i32 %psum_99_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3064 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_8, i32 %psum_98, i32 %psum_98_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3065 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3066 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_7, i32 %psum_97, i32 %psum_97_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3066 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3067 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_6, i32 %psum_96, i32 %psum_96_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3067 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3068 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_5, i32 %psum_95, i32 %psum_95_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3068 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3069 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_4, i32 %psum_94, i32 %psum_94_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3069 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3070 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_3, i32 %psum_93, i32 %psum_93_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3070 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3071 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_2, i32 %psum_92, i32 %psum_92_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3071 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3072 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_6_1, i32 %psum_91, i32 %psum_91_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3072 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3073 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_9, i32 %psum_90, i32 %psum_90_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3073 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3074 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_14, i32 %psum_89, i32 %psum_89_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3074 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3075 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_13, i32 %psum_88, i32 %psum_88_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3075 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3076 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_12, i32 %psum_87, i32 %psum_87_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3076 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3077 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_11, i32 %psum_86, i32 %psum_86_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3077 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3078 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_10, i32 %psum_85, i32 %psum_85_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3078 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3079 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_8, i32 %psum_84, i32 %psum_84_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3079 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3080 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_7, i32 %psum_83, i32 %psum_83_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3080 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_6, i32 %psum_82, i32 %psum_82_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3081 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_5, i32 %psum_81, i32 %psum_81_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3082 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3083 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_4, i32 %psum_80, i32 %psum_80_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3083 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_3, i32 %psum_79, i32 %psum_79_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3084 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_2, i32 %psum_78, i32 %psum_78_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3085 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_1, i32 %psum_77, i32 %psum_77_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3086 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_11, i32 %psum_76, i32 %psum_76_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3087 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_14, i32 %psum_75, i32 %psum_75_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3088 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3089 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_13, i32 %psum_74, i32 %psum_74_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3089 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3090 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_12, i32 %psum_73, i32 %psum_73_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3090 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_11, i32 %psum_72, i32 %psum_72_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3091 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3092 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_10, i32 %psum_71, i32 %psum_71_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3092 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3093 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_9, i32 %psum_70, i32 %psum_70_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3093 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3094 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_8, i32 %psum_69, i32 %psum_69_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3094 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3095 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_7, i32 %psum_68, i32 %psum_68_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3095 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3096 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_6, i32 %psum_67, i32 %psum_67_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3096 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3097 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_5, i32 %psum_66, i32 %psum_66_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3097 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_4, i32 %psum_65, i32 %psum_65_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3098 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3099 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_3, i32 %psum_64, i32 %psum_64_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3099 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3100 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_2, i32 %psum_63, i32 %psum_63_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3100 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_1, i32 %psum_62, i32 %psum_62_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3101 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_12, i32 %psum_61, i32 %psum_61_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3102 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_14, i32 %psum_60, i32 %psum_60_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3103 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_13, i32 %psum_59, i32 %psum_59_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3104 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_12, i32 %psum_58, i32 %psum_58_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3105 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3106 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_11, i32 %psum_57, i32 %psum_57_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3106 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3107 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_10, i32 %psum_56, i32 %psum_56_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3107 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_9, i32 %psum_55, i32 %psum_55_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3108 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_8, i32 %psum_54, i32 %psum_54_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3109 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_7, i32 %psum_53, i32 %psum_53_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3110 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_6, i32 %psum_52, i32 %psum_52_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3111 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_5, i32 %psum_51, i32 %psum_51_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3112 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3113 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_4, i32 %psum_50, i32 %psum_50_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3113 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3114 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_3, i32 %psum_49, i32 %psum_49_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3114 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3115 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_2, i32 %psum_48, i32 %psum_48_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3115 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_1, i32 %psum_47, i32 %psum_47_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3116 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3117 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_13, i32 %psum_46, i32 %psum_46_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3117 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_14, i32 %psum_45, i32 %psum_45_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3118 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_13, i32 %psum_44, i32 %psum_44_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3119 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3120 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_12, i32 %psum_43, i32 %psum_43_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3120 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3121 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_11, i32 %psum_42, i32 %psum_42_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3121 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3122 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_10, i32 %psum_41, i32 %psum_41_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3122 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3123 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_9, i32 %psum_40, i32 %psum_40_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3123 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3124 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_8, i32 %psum_39, i32 %psum_39_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3124 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3125 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_7, i32 %psum_38, i32 %psum_38_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3125 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3126 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_6, i32 %psum_37, i32 %psum_37_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3126 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3127 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_5, i32 %psum_36, i32 %psum_36_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3127 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_4, i32 %psum_35, i32 %psum_35_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3128 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3129 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_3, i32 %psum_34, i32 %psum_34_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3129 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3130 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_2, i32 %psum_33, i32 %psum_33_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3130 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3131 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_1, i32 %psum_32, i32 %psum_32_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3131 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_14, i32 %psum_31, i32 %psum_31_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3132 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_14, i32 %psum_30, i32 %psum_30_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3133 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3134 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_13, i32 %psum_29, i32 %psum_29_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3134 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3135 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_12, i32 %psum_28, i32 %psum_28_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3135 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3136 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_11, i32 %psum_27, i32 %psum_27_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3136 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3137 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_10, i32 %psum_26, i32 %psum_26_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3137 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3138 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_9, i32 %psum_25, i32 %psum_25_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3138 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_8, i32 %psum_24, i32 %psum_24_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3139 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3140 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_7, i32 %psum_23, i32 %psum_23_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3140 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3141 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_6, i32 %psum_22, i32 %psum_22_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3141 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3142 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_5, i32 %psum_21, i32 %psum_21_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3142 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3143 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_4, i32 %psum_20, i32 %psum_20_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3143 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3144 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_3, i32 %psum_19, i32 %psum_19_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3144 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3145 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_2, i32 %psum_18, i32 %psum_18_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3145 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3146 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_1, i32 %psum_17, i32 %psum_17_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3146 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3147 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_15, i32 %psum_16, i32 %psum_16_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3147 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_9, i32 %psum_15, i32 %psum_15_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3148 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3149 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_10, i32 %psum_14, i32 %psum_14_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3149 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3150 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_11, i32 %psum_13, i32 %psum_13_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3150 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3151 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_12, i32 %psum_12, i32 %psum_12_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3151 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3152 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_13, i32 %psum_11, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3152 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3153 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_4_14, i32 %psum_10, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3153 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3154 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_10, i32 %psum_9, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3154 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3155 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_1, i32 %psum_8, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3155 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3156 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_2, i32 %psum_7, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3156 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3157 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_3, i32 %psum_6, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3157 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3158 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_4, i32 %psum_5, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3158 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3159 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_5, i32 %psum_4, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3159 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3160 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_6, i32 %psum_3, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3160 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3161 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_7, i32 %psum_2, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3161 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3162 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_8, i32 %psum_1, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3162 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3163 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_5_9, i32 %psum, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 3163 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 3164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3164 'br' 'br_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 3165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.51ns
The critical path consists of the following:
	fifo read on port 'param' [1044]  (1.46 ns)
	'mul' operation ('mul_ln276', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1050]  (3.17 ns)
	'add' operation ('add_ln276', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1051]  (0.88 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) with incoming values : ('add_ln185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1123]  (0 ns)
	'add' operation ('add_ln185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1125]  (1.15 ns)
	blocking operation 0.04 ns on control path)

 <State 3>: 1.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1133]  (0 ns)
	'add' operation ('add_ln138_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1482]  (0.874 ns)
	'icmp' operation ('icmp_ln163_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [3173]  (0.859 ns)
	'and' operation ('and_ln163_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [3174]  (0.122 ns)

 <State 4>: 3.43ns
The critical path consists of the following:
	'load' operation ('data_l1_3260_i_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) on array 'data_l1_3260_i' [1403]  (0.594 ns)
	'select' operation ('input_data[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [1404]  (0.303 ns)
	'mul' operation of DSP[2978] ('mul_ln156_60', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [2976]  (0.494 ns)
	'add' operation of DSP[2978] ('output_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [2978]  (2.04 ns)
	'store' operation ('store_ln156', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) of variable 'output_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394 on local variable 'psum' [3403]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
