#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9d96d30b80 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x7f9d96d70850_0 .var "addr", 31 0;
v0x7f9d96d70920_0 .net "bsy", 0 0, v0x7f9d96d6fdc0_0;  1 drivers
v0x7f9d96d709b0_0 .var "clk", 0 0;
v0x7f9d96d70ac0 .array "correct_out", 63 0, 31 0;
v0x7f9d96d70b50_0 .var "din", 31 0;
v0x7f9d96d70be0_0 .net "dout", 31 0, L_0x7f9d96d766f0;  1 drivers
v0x7f9d96d70c70_0 .var "error", 0 0;
v0x7f9d96d70d00_0 .var/i "i", 31 0;
v0x7f9d96d70db0 .array "in", 63 0, 31 0;
v0x7f9d96d70ed0_0 .var "rst_n", 0 0;
v0x7f9d96d70f80_0 .var "start_run", 0 0;
v0x7f9d96d71010_0 .var "wen", 0 0;
S_0x7f9d96d4c420 .scope module, "accelerator" "accelerator" 2 26, 3 5 0, S_0x7f9d96d30b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "start"
    .port_info 4 /INPUT 32 "addr"
    .port_info 5 /INPUT 32 "din"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "bsy"
L_0x7f9d96d71260 .functor AND 1, L_0x7f9d96d710a0, L_0x7f9d96d71160, C4<1>, C4<1>;
L_0x7f9d96d71410 .functor AND 1, L_0x7f9d96d71260, L_0x7f9d96d71370, C4<1>, C4<1>;
L_0x7f9d96d71a90 .functor AND 1, L_0x7f9d96d717b0, L_0x7f9d96d719b0, C4<1>, C4<1>;
L_0x7f9d96d71c70 .functor AND 1, L_0x7f9d96d71a90, L_0x7f9d96d71b80, C4<1>, C4<1>;
L_0x7f9d96d720f0 .functor AND 1, L_0x7f9d96d71e40, L_0x7f9d96d71fe0, C4<1>, C4<1>;
L_0x7f9d96d72080 .functor AND 1, L_0x7f9d96d720f0, L_0x7f9d96d72270, C4<1>, C4<1>;
L_0x7f9d96d72450 .functor OR 1, L_0x7f9d96d71c70, L_0x7f9d96d72080, C4<0>, C4<0>;
v0x7f9d96d6ea90_0 .net *"_s1", 0 0, L_0x7f9d96d710a0;  1 drivers
v0x7f9d96d6eb50_0 .net *"_s13", 0 0, L_0x7f9d96d716e0;  1 drivers
v0x7f9d96d6ebf0_0 .net *"_s15", 0 0, L_0x7f9d96d717b0;  1 drivers
v0x7f9d96d6ec80_0 .net *"_s17", 0 0, L_0x7f9d96d71890;  1 drivers
v0x7f9d96d6ed30_0 .net *"_s19", 0 0, L_0x7f9d96d719b0;  1 drivers
v0x7f9d96d6ee10_0 .net *"_s20", 0 0, L_0x7f9d96d71a90;  1 drivers
v0x7f9d96d6eeb0_0 .net *"_s23", 0 0, L_0x7f9d96d71b80;  1 drivers
v0x7f9d96d6ef60_0 .net *"_s24", 0 0, L_0x7f9d96d71c70;  1 drivers
v0x7f9d96d6f000_0 .net *"_s27", 0 0, L_0x7f9d96d71d20;  1 drivers
v0x7f9d96d6f110_0 .net *"_s29", 0 0, L_0x7f9d96d71e40;  1 drivers
v0x7f9d96d6f1b0_0 .net *"_s3", 0 0, L_0x7f9d96d71160;  1 drivers
v0x7f9d96d6f260_0 .net *"_s31", 0 0, L_0x7f9d96d71f40;  1 drivers
v0x7f9d96d6f310_0 .net *"_s33", 0 0, L_0x7f9d96d71fe0;  1 drivers
v0x7f9d96d6f3b0_0 .net *"_s34", 0 0, L_0x7f9d96d720f0;  1 drivers
v0x7f9d96d6f450_0 .net *"_s37", 0 0, L_0x7f9d96d721d0;  1 drivers
v0x7f9d96d6f500_0 .net *"_s39", 0 0, L_0x7f9d96d72270;  1 drivers
v0x7f9d96d6f5a0_0 .net *"_s4", 0 0, L_0x7f9d96d71260;  1 drivers
v0x7f9d96d6f730_0 .net *"_s40", 0 0, L_0x7f9d96d72080;  1 drivers
v0x7f9d96d6f7c0_0 .net *"_s42", 0 0, L_0x7f9d96d72450;  1 drivers
v0x7f9d96d6f850_0 .net *"_s47", 4 0, L_0x7f9d96d72660;  1 drivers
v0x7f9d96d6f8f0_0 .net *"_s48", 5 0, L_0x7f9d96d72790;  1 drivers
L_0x109089008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d6f9a0_0 .net *"_s51", 0 0, L_0x109089008;  1 drivers
v0x7f9d96d6fa50_0 .net *"_s53", 5 0, L_0x7f9d96d72830;  1 drivers
v0x7f9d96d6fb00_0 .net *"_s7", 0 0, L_0x7f9d96d71370;  1 drivers
v0x7f9d96d6fbb0_0 .net *"_s8", 0 0, L_0x7f9d96d71410;  1 drivers
v0x7f9d96d6fc50_0 .net "addr", 31 0, v0x7f9d96d70850_0;  1 drivers
v0x7f9d96d6fd00_0 .net "addr_in", 5 0, L_0x7f9d96d729b0;  1 drivers
v0x7f9d96d6fdc0_0 .var "bsy", 0 0;
v0x7f9d96d6fe50_0 .net "clk", 0 0, v0x7f9d96d709b0_0;  1 drivers
v0x7f9d96d6fee0_0 .var "cnt1", 7 0;
v0x7f9d96d6ff70_0 .var "cnt2", 7 0;
v0x7f9d96d70000_0 .net "cntx4", 0 0, L_0x7f9d96d72580;  1 drivers
v0x7f9d96d70090_0 .net "din", 31 0, v0x7f9d96d70b50_0;  1 drivers
v0x7f9d96d6f630_0 .net "din_in", 31 0, L_0x7f9d96d72ad0;  1 drivers
v0x7f9d96d70320_0 .net "dout", 31 0, L_0x7f9d96d766f0;  alias, 1 drivers
v0x7f9d96d70430_0 .net "mul_output", 31 0, L_0x7f9d96d72d40;  1 drivers
v0x7f9d96d704c0_0 .net "mul_output_2", 31 0, L_0x7f9d96d74a10;  1 drivers
v0x7f9d96d70550_0 .net "rst_n", 0 0, v0x7f9d96d70ed0_0;  1 drivers
v0x7f9d96d705e0_0 .net "start", 0 0, v0x7f9d96d70f80_0;  1 drivers
v0x7f9d96d70670_0 .net "wen", 0 0, v0x7f9d96d71010_0;  1 drivers
v0x7f9d96d70700_0 .net "wen_in", 0 0, L_0x7f9d96d71540;  1 drivers
E_0x7f9d96d59450/0 .event negedge, v0x7f9d96d70550_0;
E_0x7f9d96d59450/1 .event posedge, v0x7f9d96d67000_0;
E_0x7f9d96d59450 .event/or E_0x7f9d96d59450/0, E_0x7f9d96d59450/1;
L_0x7f9d96d710a0 .part v0x7f9d96d6ff70_0, 0, 1;
L_0x7f9d96d71160 .part v0x7f9d96d6ff70_0, 1, 1;
L_0x7f9d96d71370 .part v0x7f9d96d6ff70_0, 2, 1;
L_0x7f9d96d71540 .functor MUXZ 1, v0x7f9d96d71010_0, L_0x7f9d96d71410, v0x7f9d96d6fdc0_0, C4<>;
L_0x7f9d96d716e0 .part v0x7f9d96d6fee0_0, 0, 1;
L_0x7f9d96d717b0 .reduce/nor L_0x7f9d96d716e0;
L_0x7f9d96d71890 .part v0x7f9d96d6fee0_0, 1, 1;
L_0x7f9d96d719b0 .reduce/nor L_0x7f9d96d71890;
L_0x7f9d96d71b80 .part v0x7f9d96d6fee0_0, 2, 1;
L_0x7f9d96d71d20 .part v0x7f9d96d6fee0_0, 0, 1;
L_0x7f9d96d71e40 .reduce/nor L_0x7f9d96d71d20;
L_0x7f9d96d71f40 .part v0x7f9d96d6fee0_0, 1, 1;
L_0x7f9d96d71fe0 .reduce/nor L_0x7f9d96d71f40;
L_0x7f9d96d721d0 .part v0x7f9d96d6fee0_0, 2, 1;
L_0x7f9d96d72270 .reduce/nor L_0x7f9d96d721d0;
L_0x7f9d96d72580 .functor MUXZ 1, v0x7f9d96d71010_0, L_0x7f9d96d72450, v0x7f9d96d6fdc0_0, C4<>;
L_0x7f9d96d72660 .part v0x7f9d96d6fee0_0, 3, 5;
L_0x7f9d96d72790 .concat [ 5 1 0 0], L_0x7f9d96d72660, L_0x109089008;
L_0x7f9d96d72830 .part v0x7f9d96d70850_0, 2, 6;
L_0x7f9d96d729b0 .functor MUXZ 6, L_0x7f9d96d72830, L_0x7f9d96d72790, v0x7f9d96d6fdc0_0, C4<>;
L_0x7f9d96d72ad0 .functor MUXZ 32, v0x7f9d96d70b50_0, L_0x7f9d96d74a10, v0x7f9d96d6fdc0_0, C4<>;
S_0x7f9d96d4b830 .scope module, "memory" "mem" 3 80, 4 3 0, S_0x7f9d96d4c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addra"
    .port_info 1 /INPUT 1 "clka"
    .port_info 2 /INPUT 32 "dina"
    .port_info 3 /OUTPUT 32 "douta"
    .port_info 4 /INPUT 1 "ena"
    .port_info 5 /INPUT 1 "wea"
L_0x7f9d96d766f0 .functor BUFZ 32, L_0x7f9d96d76650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d96d326e0_0 .net *"_s0", 31 0, L_0x7f9d96d76650;  1 drivers
v0x7f9d96d66eb0_0 .var "addr_reg", 31 0;
v0x7f9d96d66f50_0 .net "addra", 5 0, L_0x7f9d96d729b0;  alias, 1 drivers
v0x7f9d96d67000_0 .net "clka", 0 0, v0x7f9d96d709b0_0;  alias, 1 drivers
v0x7f9d96d670a0_0 .net "dina", 31 0, L_0x7f9d96d72ad0;  alias, 1 drivers
v0x7f9d96d67190_0 .net "douta", 31 0, L_0x7f9d96d766f0;  alias, 1 drivers
L_0x109089200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d67240_0 .net "ena", 0 0, L_0x109089200;  1 drivers
v0x7f9d96d672e0 .array "mem", 63 0, 31 0;
v0x7f9d96d67380_0 .net "wea", 0 0, L_0x7f9d96d71540;  alias, 1 drivers
E_0x7f9d96d5b120 .event posedge, v0x7f9d96d67000_0;
L_0x7f9d96d76650 .array/port v0x7f9d96d672e0, v0x7f9d96d66eb0_0;
S_0x7f9d96d67510 .scope module, "mpy1" "fpu" 3 77, 5 4 0, S_0x7f9d96d4c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /INPUT 2 "opcode"
    .port_info 4 /OUTPUT 32 "dout"
L_0x7f9d96d73a60 .functor AND 1, L_0x7f9d96d737b0, L_0x7f9d96d739c0, C4<1>, C4<1>;
L_0x7f9d96d73ee0 .functor AND 1, L_0x7f9d96d73c70, L_0x7f9d96d73d30, C4<1>, C4<1>;
L_0x7f9d96d741d0 .functor AND 1, L_0x7f9d96d73f50, L_0x7f9d96d74130, C4<1>, C4<1>;
L_0x7f9d96d74500 .functor AND 1, L_0x7f9d96d742b0, L_0x7f9d96d74090, C4<1>, C4<1>;
v0x7f9d96d68ee0_0 .net "A", 31 0, L_0x7f9d96d766f0;  alias, 1 drivers
v0x7f9d96d68f70_0 .net "ADD", 0 0, L_0x7f9d96d73a60;  1 drivers
v0x7f9d96d69000_0 .net "B", 31 0, L_0x7f9d96d766f0;  alias, 1 drivers
v0x7f9d96d69090_0 .net "DIV", 0 0, L_0x7f9d96d741d0;  1 drivers
v0x7f9d96d69130_0 .net "MUL", 0 0, L_0x7f9d96d74500;  1 drivers
v0x7f9d96d69200_0 .net "SUB", 0 0, L_0x7f9d96d73ee0;  1 drivers
v0x7f9d96d69290_0 .net *"_s12", 22 0, L_0x7f9d96d72e60;  1 drivers
L_0x109089050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d69340_0 .net/2u *"_s17", 0 0, L_0x109089050;  1 drivers
v0x7f9d96d693f0_0 .net *"_s20", 22 0, L_0x7f9d96d73080;  1 drivers
L_0x109089098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d69500_0 .net/2u *"_s27", 0 0, L_0x109089098;  1 drivers
v0x7f9d96d695b0_0 .net *"_s3", 0 0, v0x7f9d96d6ade0_0;  1 drivers
v0x7f9d96d69660_0 .net *"_s30", 22 0, L_0x7f9d96d73480;  1 drivers
v0x7f9d96d69710_0 .net *"_s34", 0 0, L_0x7f9d96d736b0;  1 drivers
v0x7f9d96d697c0_0 .net *"_s36", 0 0, L_0x7f9d96d737b0;  1 drivers
v0x7f9d96d69860_0 .net *"_s38", 0 0, L_0x7f9d96d73870;  1 drivers
v0x7f9d96d69910_0 .net *"_s40", 0 0, L_0x7f9d96d739c0;  1 drivers
v0x7f9d96d699b0_0 .net *"_s44", 0 0, L_0x7f9d96d73b50;  1 drivers
v0x7f9d96d69b40_0 .net *"_s46", 0 0, L_0x7f9d96d73c70;  1 drivers
v0x7f9d96d69bd0_0 .net *"_s48", 0 0, L_0x7f9d96d73d30;  1 drivers
v0x7f9d96d69c70_0 .net *"_s52", 0 0, L_0x7f9d96d73f50;  1 drivers
v0x7f9d96d69d20_0 .net *"_s54", 0 0, L_0x7f9d96d73ff0;  1 drivers
v0x7f9d96d69dd0_0 .net *"_s56", 0 0, L_0x7f9d96d74130;  1 drivers
v0x7f9d96d69e70_0 .net *"_s60", 0 0, L_0x7f9d96d742b0;  1 drivers
v0x7f9d96d69f20_0 .net *"_s62", 0 0, L_0x7f9d96d74090;  1 drivers
v0x7f9d96d69fd0_0 .net *"_s7", 7 0, v0x7f9d96d6ac90_0;  1 drivers
v0x7f9d96d6a080_0 .net "a_exponent", 7 0, L_0x7f9d96d72fe0;  1 drivers
v0x7f9d96d6a130_0 .net "a_mantissa", 23 0, L_0x7f9d96d73220;  1 drivers
v0x7f9d96d6a1e0_0 .net "a_sign", 0 0, L_0x7f9d96d72f40;  1 drivers
v0x7f9d96d6a280_0 .var "adder_a_in", 31 0;
v0x7f9d96d6a330_0 .var "adder_b_in", 31 0;
o0x109057cf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d96d6a3e0_0 .net "adder_out", 31 0, o0x109057cf8;  0 drivers
v0x7f9d96d6a490_0 .net "b_exponent", 7 0, L_0x7f9d96d733e0;  1 drivers
v0x7f9d96d6a540_0 .net "b_mantissa", 23 0, L_0x7f9d96d73590;  1 drivers
v0x7f9d96d69a60_0 .net "b_sign", 0 0, L_0x7f9d96d73300;  1 drivers
v0x7f9d96d6a7d0_0 .net "clk", 0 0, v0x7f9d96d709b0_0;  alias, 1 drivers
v0x7f9d96d6a860_0 .var "divider_a_in", 31 0;
v0x7f9d96d6a8f0_0 .var "divider_b_in", 31 0;
o0x109057e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d96d6a980_0 .net "divider_out", 31 0, o0x109057e18;  0 drivers
v0x7f9d96d6aa10_0 .net "dout", 31 0, L_0x7f9d96d72d40;  alias, 1 drivers
v0x7f9d96d6aaa0_0 .var "multiplier_a_in", 31 0;
v0x7f9d96d6ab30_0 .var "multiplier_b_in", 31 0;
v0x7f9d96d6abe0_0 .net "multiplier_out", 31 0, L_0x7f9d96d74690;  1 drivers
v0x7f9d96d6ac90_0 .var "o_exponent", 7 0;
v0x7f9d96d6ad30_0 .var "o_mantissa", 24 0;
v0x7f9d96d6ade0_0 .var "o_sign", 0 0;
L_0x1090890e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d6ae80_0 .net "opcode", 1 0, L_0x1090890e0;  1 drivers
L_0x7f9d96d72d40 .concat8 [ 23 8 1 0], L_0x7f9d96d72e60, v0x7f9d96d6ac90_0, v0x7f9d96d6ade0_0;
L_0x7f9d96d72e60 .part v0x7f9d96d6ad30_0, 0, 23;
L_0x7f9d96d72f40 .part L_0x7f9d96d766f0, 31, 1;
L_0x7f9d96d72fe0 .part L_0x7f9d96d766f0, 23, 8;
L_0x7f9d96d73080 .part L_0x7f9d96d766f0, 0, 23;
L_0x7f9d96d73220 .concat [ 23 1 0 0], L_0x7f9d96d73080, L_0x109089050;
L_0x7f9d96d73300 .part L_0x7f9d96d766f0, 31, 1;
L_0x7f9d96d733e0 .part L_0x7f9d96d766f0, 23, 8;
L_0x7f9d96d73480 .part L_0x7f9d96d766f0, 0, 23;
L_0x7f9d96d73590 .concat [ 23 1 0 0], L_0x7f9d96d73480, L_0x109089098;
L_0x7f9d96d736b0 .part L_0x1090890e0, 1, 1;
L_0x7f9d96d737b0 .reduce/nor L_0x7f9d96d736b0;
L_0x7f9d96d73870 .part L_0x1090890e0, 0, 1;
L_0x7f9d96d739c0 .reduce/nor L_0x7f9d96d73870;
L_0x7f9d96d73b50 .part L_0x1090890e0, 1, 1;
L_0x7f9d96d73c70 .reduce/nor L_0x7f9d96d73b50;
L_0x7f9d96d73d30 .part L_0x1090890e0, 0, 1;
L_0x7f9d96d73f50 .part L_0x1090890e0, 1, 1;
L_0x7f9d96d73ff0 .part L_0x1090890e0, 0, 1;
L_0x7f9d96d74130 .reduce/nor L_0x7f9d96d73ff0;
L_0x7f9d96d742b0 .part L_0x1090890e0, 1, 1;
L_0x7f9d96d74090 .part L_0x1090890e0, 0, 1;
S_0x7f9d96d67740 .scope module, "M1" "multiplier" 5 70, 6 3 0, S_0x7f9d96d67510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x7f9d96d67fa0_0 .net *"_s12", 22 0, L_0x7f9d96d74810;  1 drivers
v0x7f9d96d68060_0 .net *"_s3", 0 0, v0x7f9d96d68c90_0;  1 drivers
v0x7f9d96d68100_0 .net *"_s7", 7 0, v0x7f9d96d68990_0;  1 drivers
v0x7f9d96d681b0_0 .net "a", 31 0, v0x7f9d96d6aaa0_0;  1 drivers
v0x7f9d96d68260_0 .var "a_exponent", 7 0;
v0x7f9d96d68350_0 .var "a_mantissa", 23 0;
v0x7f9d96d68400_0 .var "a_sign", 0 0;
v0x7f9d96d684a0_0 .net "b", 31 0, v0x7f9d96d6ab30_0;  1 drivers
v0x7f9d96d68550_0 .var "b_exponent", 7 0;
v0x7f9d96d68660_0 .var "b_mantissa", 23 0;
v0x7f9d96d68710_0 .var "b_sign", 0 0;
v0x7f9d96d687b0_0 .var "i_e", 7 0;
v0x7f9d96d68870_0 .var "i_m", 47 0;
v0x7f9d96d68900_0 .net "o_e", 7 0, v0x7f9d96d67dd0_0;  1 drivers
v0x7f9d96d68990_0 .var "o_exponent", 7 0;
v0x7f9d96d68a30_0 .net "o_m", 47 0, v0x7f9d96d67e90_0;  1 drivers
v0x7f9d96d68af0_0 .var "o_mantissa", 24 0;
v0x7f9d96d68c90_0 .var "o_sign", 0 0;
v0x7f9d96d68d30_0 .net "out", 31 0, L_0x7f9d96d74690;  alias, 1 drivers
v0x7f9d96d68de0_0 .var "product", 47 0;
E_0x7f9d96d67940/0 .event edge, v0x7f9d96d681b0_0, v0x7f9d96d684a0_0, v0x7f9d96d68400_0, v0x7f9d96d68710_0;
E_0x7f9d96d67940/1 .event edge, v0x7f9d96d68260_0, v0x7f9d96d68550_0, v0x7f9d96d68350_0, v0x7f9d96d68660_0;
E_0x7f9d96d67940/2 .event edge, v0x7f9d96d68de0_0, v0x7f9d96d68990_0, v0x7f9d96d67dd0_0, v0x7f9d96d67e90_0;
E_0x7f9d96d67940 .event/or E_0x7f9d96d67940/0, E_0x7f9d96d67940/1, E_0x7f9d96d67940/2;
L_0x7f9d96d74690 .concat8 [ 23 8 1 0], L_0x7f9d96d74810, v0x7f9d96d68990_0, v0x7f9d96d68c90_0;
L_0x7f9d96d74810 .part v0x7f9d96d68af0_0, 0, 23;
S_0x7f9d96d679d0 .scope module, "norm1" "multiplication_normaliser" 6 30, 7 1 0, S_0x7f9d96d67740;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in_e"
    .port_info 1 /INPUT 48 "in_m"
    .port_info 2 /OUTPUT 8 "out_e"
    .port_info 3 /OUTPUT 48 "out_m"
v0x7f9d96d67c60_0 .net "in_e", 7 0, v0x7f9d96d687b0_0;  1 drivers
v0x7f9d96d67d20_0 .net "in_m", 47 0, v0x7f9d96d68870_0;  1 drivers
v0x7f9d96d67dd0_0 .var "out_e", 7 0;
v0x7f9d96d67e90_0 .var "out_m", 47 0;
E_0x7f9d96d67c10 .event edge, v0x7f9d96d67d20_0, v0x7f9d96d67c60_0;
S_0x7f9d96d6afb0 .scope module, "mpy2" "fpu" 3 78, 5 4 0, S_0x7f9d96d4c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /INPUT 2 "opcode"
    .port_info 4 /OUTPUT 32 "dout"
L_0x7f9d96d757c0 .functor AND 1, L_0x7f9d96d75510, L_0x7f9d96d75720, C4<1>, C4<1>;
L_0x7f9d96d75c40 .functor AND 1, L_0x7f9d96d759d0, L_0x7f9d96d75a90, C4<1>, C4<1>;
L_0x7f9d96d75f30 .functor AND 1, L_0x7f9d96d75cb0, L_0x7f9d96d75e90, C4<1>, C4<1>;
L_0x7f9d96d76260 .functor AND 1, L_0x7f9d96d76010, L_0x7f9d96d75df0, C4<1>, C4<1>;
v0x7f9d96d6c9d0_0 .net "A", 31 0, L_0x7f9d96d766f0;  alias, 1 drivers
v0x7f9d96d6ca60_0 .net "ADD", 0 0, L_0x7f9d96d757c0;  1 drivers
v0x7f9d96d6caf0_0 .net "B", 31 0, L_0x7f9d96d72d40;  alias, 1 drivers
v0x7f9d96d6cb80_0 .net "DIV", 0 0, L_0x7f9d96d75f30;  1 drivers
v0x7f9d96d6cc10_0 .net "MUL", 0 0, L_0x7f9d96d76260;  1 drivers
v0x7f9d96d6cce0_0 .net "SUB", 0 0, L_0x7f9d96d75c40;  1 drivers
v0x7f9d96d6cd70_0 .net *"_s12", 22 0, L_0x7f9d96d74b70;  1 drivers
L_0x109089128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d6ce10_0 .net/2u *"_s17", 0 0, L_0x109089128;  1 drivers
v0x7f9d96d6cec0_0 .net *"_s20", 22 0, L_0x7f9d96d74e10;  1 drivers
L_0x109089170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d6cfd0_0 .net/2u *"_s27", 0 0, L_0x109089170;  1 drivers
v0x7f9d96d6d080_0 .net *"_s3", 0 0, v0x7f9d96d6e8c0_0;  1 drivers
v0x7f9d96d6d130_0 .net *"_s30", 22 0, L_0x7f9d96d751e0;  1 drivers
v0x7f9d96d6d1e0_0 .net *"_s34", 0 0, L_0x7f9d96d75410;  1 drivers
v0x7f9d96d6d290_0 .net *"_s36", 0 0, L_0x7f9d96d75510;  1 drivers
v0x7f9d96d6d330_0 .net *"_s38", 0 0, L_0x7f9d96d755d0;  1 drivers
v0x7f9d96d6d3e0_0 .net *"_s40", 0 0, L_0x7f9d96d75720;  1 drivers
v0x7f9d96d6d480_0 .net *"_s44", 0 0, L_0x7f9d96d758b0;  1 drivers
v0x7f9d96d6d610_0 .net *"_s46", 0 0, L_0x7f9d96d759d0;  1 drivers
v0x7f9d96d6d6a0_0 .net *"_s48", 0 0, L_0x7f9d96d75a90;  1 drivers
v0x7f9d96d6d740_0 .net *"_s52", 0 0, L_0x7f9d96d75cb0;  1 drivers
v0x7f9d96d6d7f0_0 .net *"_s54", 0 0, L_0x7f9d96d75d50;  1 drivers
v0x7f9d96d6d8a0_0 .net *"_s56", 0 0, L_0x7f9d96d75e90;  1 drivers
v0x7f9d96d6d940_0 .net *"_s60", 0 0, L_0x7f9d96d76010;  1 drivers
v0x7f9d96d6d9f0_0 .net *"_s62", 0 0, L_0x7f9d96d75df0;  1 drivers
v0x7f9d96d6daa0_0 .net *"_s7", 7 0, v0x7f9d96d6e770_0;  1 drivers
v0x7f9d96d6db50_0 .net "a_exponent", 7 0, L_0x7f9d96d74cf0;  1 drivers
v0x7f9d96d6dc00_0 .net "a_mantissa", 23 0, L_0x7f9d96d74ee0;  1 drivers
v0x7f9d96d6dcb0_0 .net "a_sign", 0 0, L_0x7f9d96d74c50;  1 drivers
v0x7f9d96d6dd50_0 .var "adder_a_in", 31 0;
v0x7f9d96d6de00_0 .var "adder_b_in", 31 0;
o0x109058a78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d96d6deb0_0 .net "adder_out", 31 0, o0x109058a78;  0 drivers
v0x7f9d96d6df60_0 .net "b_exponent", 7 0, L_0x7f9d96d75140;  1 drivers
v0x7f9d96d6e010_0 .net "b_mantissa", 23 0, L_0x7f9d96d752f0;  1 drivers
v0x7f9d96d6d530_0 .net "b_sign", 0 0, L_0x7f9d96d75020;  1 drivers
v0x7f9d96d6e2a0_0 .net "clk", 0 0, v0x7f9d96d709b0_0;  alias, 1 drivers
v0x7f9d96d6e330_0 .var "divider_a_in", 31 0;
v0x7f9d96d6e3c0_0 .var "divider_b_in", 31 0;
o0x109058b98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d96d6e450_0 .net "divider_out", 31 0, o0x109058b98;  0 drivers
v0x7f9d96d6e4e0_0 .net "dout", 31 0, L_0x7f9d96d74a10;  alias, 1 drivers
v0x7f9d96d6e570_0 .var "multiplier_a_in", 31 0;
v0x7f9d96d6e610_0 .var "multiplier_b_in", 31 0;
v0x7f9d96d6e6c0_0 .net "multiplier_out", 31 0, L_0x7f9d96d763f0;  1 drivers
v0x7f9d96d6e770_0 .var "o_exponent", 7 0;
v0x7f9d96d6e810_0 .var "o_mantissa", 24 0;
v0x7f9d96d6e8c0_0 .var "o_sign", 0 0;
L_0x1090891b8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f9d96d6e960_0 .net "opcode", 1 0, L_0x1090891b8;  1 drivers
L_0x7f9d96d74a10 .concat8 [ 23 8 1 0], L_0x7f9d96d74b70, v0x7f9d96d6e770_0, v0x7f9d96d6e8c0_0;
L_0x7f9d96d74b70 .part v0x7f9d96d6e810_0, 0, 23;
L_0x7f9d96d74c50 .part L_0x7f9d96d766f0, 31, 1;
L_0x7f9d96d74cf0 .part L_0x7f9d96d766f0, 23, 8;
L_0x7f9d96d74e10 .part L_0x7f9d96d766f0, 0, 23;
L_0x7f9d96d74ee0 .concat [ 23 1 0 0], L_0x7f9d96d74e10, L_0x109089128;
L_0x7f9d96d75020 .part L_0x7f9d96d72d40, 31, 1;
L_0x7f9d96d75140 .part L_0x7f9d96d72d40, 23, 8;
L_0x7f9d96d751e0 .part L_0x7f9d96d72d40, 0, 23;
L_0x7f9d96d752f0 .concat [ 23 1 0 0], L_0x7f9d96d751e0, L_0x109089170;
L_0x7f9d96d75410 .part L_0x1090891b8, 1, 1;
L_0x7f9d96d75510 .reduce/nor L_0x7f9d96d75410;
L_0x7f9d96d755d0 .part L_0x1090891b8, 0, 1;
L_0x7f9d96d75720 .reduce/nor L_0x7f9d96d755d0;
L_0x7f9d96d758b0 .part L_0x1090891b8, 1, 1;
L_0x7f9d96d759d0 .reduce/nor L_0x7f9d96d758b0;
L_0x7f9d96d75a90 .part L_0x1090891b8, 0, 1;
L_0x7f9d96d75cb0 .part L_0x1090891b8, 1, 1;
L_0x7f9d96d75d50 .part L_0x1090891b8, 0, 1;
L_0x7f9d96d75e90 .reduce/nor L_0x7f9d96d75d50;
L_0x7f9d96d76010 .part L_0x1090891b8, 1, 1;
L_0x7f9d96d75df0 .part L_0x1090891b8, 0, 1;
S_0x7f9d96d6b200 .scope module, "M1" "multiplier" 5 70, 6 3 0, S_0x7f9d96d6afb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x7f9d96d6ba90_0 .net *"_s12", 22 0, L_0x7f9d96d76570;  1 drivers
v0x7f9d96d6bb50_0 .net *"_s3", 0 0, v0x7f9d96d6c780_0;  1 drivers
v0x7f9d96d6bbf0_0 .net *"_s7", 7 0, v0x7f9d96d6c480_0;  1 drivers
v0x7f9d96d6bca0_0 .net "a", 31 0, v0x7f9d96d6e570_0;  1 drivers
v0x7f9d96d6bd50_0 .var "a_exponent", 7 0;
v0x7f9d96d6be40_0 .var "a_mantissa", 23 0;
v0x7f9d96d6bef0_0 .var "a_sign", 0 0;
v0x7f9d96d6bf90_0 .net "b", 31 0, v0x7f9d96d6e610_0;  1 drivers
v0x7f9d96d6c040_0 .var "b_exponent", 7 0;
v0x7f9d96d6c150_0 .var "b_mantissa", 23 0;
v0x7f9d96d6c200_0 .var "b_sign", 0 0;
v0x7f9d96d6c2a0_0 .var "i_e", 7 0;
v0x7f9d96d6c360_0 .var "i_m", 47 0;
v0x7f9d96d6c3f0_0 .net "o_e", 7 0, v0x7f9d96d6b8c0_0;  1 drivers
v0x7f9d96d6c480_0 .var "o_exponent", 7 0;
v0x7f9d96d6c520_0 .net "o_m", 47 0, v0x7f9d96d6b980_0;  1 drivers
v0x7f9d96d6c5e0_0 .var "o_mantissa", 24 0;
v0x7f9d96d6c780_0 .var "o_sign", 0 0;
v0x7f9d96d6c820_0 .net "out", 31 0, L_0x7f9d96d763f0;  alias, 1 drivers
v0x7f9d96d6c8d0_0 .var "product", 47 0;
E_0x7f9d96d6b420/0 .event edge, v0x7f9d96d6bca0_0, v0x7f9d96d6bf90_0, v0x7f9d96d6bef0_0, v0x7f9d96d6c200_0;
E_0x7f9d96d6b420/1 .event edge, v0x7f9d96d6bd50_0, v0x7f9d96d6c040_0, v0x7f9d96d6be40_0, v0x7f9d96d6c150_0;
E_0x7f9d96d6b420/2 .event edge, v0x7f9d96d6c8d0_0, v0x7f9d96d6c480_0, v0x7f9d96d6b8c0_0, v0x7f9d96d6b980_0;
E_0x7f9d96d6b420 .event/or E_0x7f9d96d6b420/0, E_0x7f9d96d6b420/1, E_0x7f9d96d6b420/2;
L_0x7f9d96d763f0 .concat8 [ 23 8 1 0], L_0x7f9d96d76570, v0x7f9d96d6c480_0, v0x7f9d96d6c780_0;
L_0x7f9d96d76570 .part v0x7f9d96d6c5e0_0, 0, 23;
S_0x7f9d96d6b4c0 .scope module, "norm1" "multiplication_normaliser" 6 30, 7 1 0, S_0x7f9d96d6b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in_e"
    .port_info 1 /INPUT 48 "in_m"
    .port_info 2 /OUTPUT 8 "out_e"
    .port_info 3 /OUTPUT 48 "out_m"
v0x7f9d96d6b750_0 .net "in_e", 7 0, v0x7f9d96d6c2a0_0;  1 drivers
v0x7f9d96d6b810_0 .net "in_m", 47 0, v0x7f9d96d6c360_0;  1 drivers
v0x7f9d96d6b8c0_0 .var "out_e", 7 0;
v0x7f9d96d6b980_0 .var "out_m", 47 0;
E_0x7f9d96d6b700 .event edge, v0x7f9d96d6b810_0, v0x7f9d96d6b750_0;
    .scope S_0x7f9d96d679d0;
T_0 ;
    %wait E_0x7f9d96d67c10;
    %load/vec4 v0x7f9d96d67d20_0;
    %parti/s 6, 41, 7;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f9d96d67c60_0;
    %subi 5, 0, 8;
    %store/vec4 v0x7f9d96d67dd0_0, 0, 8;
    %load/vec4 v0x7f9d96d67d20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d67e90_0, 0, 48;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9d96d67d20_0;
    %parti/s 5, 42, 7;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f9d96d67c60_0;
    %subi 4, 0, 8;
    %store/vec4 v0x7f9d96d67dd0_0, 0, 8;
    %load/vec4 v0x7f9d96d67d20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d67e90_0, 0, 48;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f9d96d67d20_0;
    %parti/s 4, 43, 7;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7f9d96d67c60_0;
    %subi 3, 0, 8;
    %store/vec4 v0x7f9d96d67dd0_0, 0, 8;
    %load/vec4 v0x7f9d96d67d20_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d67e90_0, 0, 48;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f9d96d67d20_0;
    %parti/s 3, 44, 7;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f9d96d67c60_0;
    %subi 2, 0, 8;
    %store/vec4 v0x7f9d96d67dd0_0, 0, 8;
    %load/vec4 v0x7f9d96d67d20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d67e90_0, 0, 48;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f9d96d67d20_0;
    %parti/s 2, 45, 7;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7f9d96d67c60_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9d96d67dd0_0, 0, 8;
    %load/vec4 v0x7f9d96d67d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d67e90_0, 0, 48;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9d96d67740;
T_1 ;
    %wait E_0x7f9d96d67940;
    %load/vec4 v0x7f9d96d681b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d68400_0, 0, 1;
    %load/vec4 v0x7f9d96d681b0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9d96d68260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d96d681b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d68350_0, 0, 24;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9d96d681b0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d68260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d96d681b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d68350_0, 0, 24;
T_1.1 ;
    %load/vec4 v0x7f9d96d684a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d68710_0, 0, 1;
    %load/vec4 v0x7f9d96d684a0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9d96d68550_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d96d684a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d68660_0, 0, 24;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9d96d684a0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d68550_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d96d684a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d68660_0, 0, 24;
T_1.3 ;
    %load/vec4 v0x7f9d96d68400_0;
    %load/vec4 v0x7f9d96d68710_0;
    %xor;
    %store/vec4 v0x7f9d96d68c90_0, 0, 1;
    %load/vec4 v0x7f9d96d68260_0;
    %load/vec4 v0x7f9d96d68550_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0x7f9d96d68990_0, 0, 8;
    %load/vec4 v0x7f9d96d68350_0;
    %pad/u 48;
    %load/vec4 v0x7f9d96d68660_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x7f9d96d68de0_0, 0, 48;
    %load/vec4 v0x7f9d96d68de0_0;
    %parti/s 1, 47, 7;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f9d96d68990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9d96d68990_0, 0, 8;
    %load/vec4 v0x7f9d96d68de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9d96d68de0_0, 0, 48;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f9d96d68de0_0;
    %parti/s 1, 46, 7;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9d96d68990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f9d96d68990_0;
    %store/vec4 v0x7f9d96d687b0_0, 0, 8;
    %load/vec4 v0x7f9d96d68de0_0;
    %store/vec4 v0x7f9d96d68870_0, 0, 48;
    %load/vec4 v0x7f9d96d68900_0;
    %store/vec4 v0x7f9d96d68990_0, 0, 8;
    %load/vec4 v0x7f9d96d68a30_0;
    %store/vec4 v0x7f9d96d68de0_0, 0, 48;
T_1.6 ;
T_1.5 ;
    %load/vec4 v0x7f9d96d68de0_0;
    %parti/s 24, 23, 6;
    %pad/u 25;
    %store/vec4 v0x7f9d96d68af0_0, 0, 25;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9d96d67510;
T_2 ;
    %wait E_0x7f9d96d5b120;
    %load/vec4 v0x7f9d96d68f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a080_0;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %load/vec4 v0x7f9d96d69a60_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a490_0;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %load/vec4 v0x7f9d96d69a60_0;
    %xor;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f9d96d68ee0_0;
    %store/vec4 v0x7f9d96d6a280_0, 0, 32;
    %load/vec4 v0x7f9d96d69000_0;
    %store/vec4 v0x7f9d96d6a330_0, 0, 32;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9d96d69200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.10, 9;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a080_0;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.12, 9;
    %load/vec4 v0x7f9d96d69a60_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a490_0;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %load/vec4 v0x7f9d96d69a60_0;
    %xor;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7f9d96d68ee0_0;
    %store/vec4 v0x7f9d96d6a280_0, 0, 32;
    %load/vec4 v0x7f9d96d69000_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7f9d96d69000_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6a330_0, 0, 32;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a3e0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
T_2.15 ;
T_2.13 ;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f9d96d69090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x7f9d96d68ee0_0;
    %store/vec4 v0x7f9d96d6a860_0, 0, 32;
    %load/vec4 v0x7f9d96d69000_0;
    %store/vec4 v0x7f9d96d6a8f0_0, 0, 32;
    %load/vec4 v0x7f9d96d6a980_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6a980_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a980_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x7f9d96d69a60_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6a540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.22, 9;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %load/vec4 v0x7f9d96d69a60_0;
    %xor;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x7f9d96d6a080_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6a490_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0x7f9d96d6a1e0_0;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x7f9d96d68ee0_0;
    %store/vec4 v0x7f9d96d6aaa0_0, 0, 32;
    %load/vec4 v0x7f9d96d69000_0;
    %store/vec4 v0x7f9d96d6ab30_0, 0, 32;
    %load/vec4 v0x7f9d96d6abe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6ade0_0, 0, 1;
    %load/vec4 v0x7f9d96d6abe0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6ac90_0, 0, 8;
    %load/vec4 v0x7f9d96d6abe0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6ad30_0, 0, 25;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.9 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9d96d6b4c0;
T_3 ;
    %wait E_0x7f9d96d6b700;
    %load/vec4 v0x7f9d96d6b810_0;
    %parti/s 6, 41, 7;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7f9d96d6b750_0;
    %subi 5, 0, 8;
    %store/vec4 v0x7f9d96d6b8c0_0, 0, 8;
    %load/vec4 v0x7f9d96d6b810_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d6b980_0, 0, 48;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9d96d6b810_0;
    %parti/s 5, 42, 7;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7f9d96d6b750_0;
    %subi 4, 0, 8;
    %store/vec4 v0x7f9d96d6b8c0_0, 0, 8;
    %load/vec4 v0x7f9d96d6b810_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d6b980_0, 0, 48;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f9d96d6b810_0;
    %parti/s 4, 43, 7;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7f9d96d6b750_0;
    %subi 3, 0, 8;
    %store/vec4 v0x7f9d96d6b8c0_0, 0, 8;
    %load/vec4 v0x7f9d96d6b810_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d6b980_0, 0, 48;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f9d96d6b810_0;
    %parti/s 3, 44, 7;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7f9d96d6b750_0;
    %subi 2, 0, 8;
    %store/vec4 v0x7f9d96d6b8c0_0, 0, 8;
    %load/vec4 v0x7f9d96d6b810_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d6b980_0, 0, 48;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f9d96d6b810_0;
    %parti/s 2, 45, 7;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7f9d96d6b750_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9d96d6b8c0_0, 0, 8;
    %load/vec4 v0x7f9d96d6b810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d6b980_0, 0, 48;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9d96d6b200;
T_4 ;
    %wait E_0x7f9d96d6b420;
    %load/vec4 v0x7f9d96d6bca0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6bef0_0, 0, 1;
    %load/vec4 v0x7f9d96d6bca0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9d96d6bd50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d96d6bca0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6be40_0, 0, 24;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9d96d6bca0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6bd50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d96d6bca0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6be40_0, 0, 24;
T_4.1 ;
    %load/vec4 v0x7f9d96d6bf90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6c200_0, 0, 1;
    %load/vec4 v0x7f9d96d6bf90_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9d96d6c040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d96d6bf90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6c150_0, 0, 24;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f9d96d6bf90_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6c040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d96d6bf90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6c150_0, 0, 24;
T_4.3 ;
    %load/vec4 v0x7f9d96d6bef0_0;
    %load/vec4 v0x7f9d96d6c200_0;
    %xor;
    %store/vec4 v0x7f9d96d6c780_0, 0, 1;
    %load/vec4 v0x7f9d96d6bd50_0;
    %load/vec4 v0x7f9d96d6c040_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0x7f9d96d6c480_0, 0, 8;
    %load/vec4 v0x7f9d96d6be40_0;
    %pad/u 48;
    %load/vec4 v0x7f9d96d6c150_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x7f9d96d6c8d0_0, 0, 48;
    %load/vec4 v0x7f9d96d6c8d0_0;
    %parti/s 1, 47, 7;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7f9d96d6c480_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9d96d6c480_0, 0, 8;
    %load/vec4 v0x7f9d96d6c8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9d96d6c8d0_0, 0, 48;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f9d96d6c8d0_0;
    %parti/s 1, 46, 7;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9d96d6c480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x7f9d96d6c480_0;
    %store/vec4 v0x7f9d96d6c2a0_0, 0, 8;
    %load/vec4 v0x7f9d96d6c8d0_0;
    %store/vec4 v0x7f9d96d6c360_0, 0, 48;
    %load/vec4 v0x7f9d96d6c3f0_0;
    %store/vec4 v0x7f9d96d6c480_0, 0, 8;
    %load/vec4 v0x7f9d96d6c520_0;
    %store/vec4 v0x7f9d96d6c8d0_0, 0, 48;
T_4.6 ;
T_4.5 ;
    %load/vec4 v0x7f9d96d6c8d0_0;
    %parti/s 24, 23, 6;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6c5e0_0, 0, 25;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9d96d6afb0;
T_5 ;
    %wait E_0x7f9d96d5b120;
    %load/vec4 v0x7f9d96d6ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6db50_0;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.4, 9;
    %load/vec4 v0x7f9d96d6d530_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6df60_0;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %load/vec4 v0x7f9d96d6d530_0;
    %xor;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7f9d96d6c9d0_0;
    %store/vec4 v0x7f9d96d6dd50_0, 0, 32;
    %load/vec4 v0x7f9d96d6caf0_0;
    %store/vec4 v0x7f9d96d6de00_0, 0, 32;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
T_5.7 ;
T_5.5 ;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9d96d6cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.10, 9;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6db50_0;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.12, 9;
    %load/vec4 v0x7f9d96d6d530_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6df60_0;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %load/vec4 v0x7f9d96d6d530_0;
    %xor;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x7f9d96d6c9d0_0;
    %store/vec4 v0x7f9d96d6dd50_0, 0, 32;
    %load/vec4 v0x7f9d96d6caf0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7f9d96d6caf0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d96d6de00_0, 0, 32;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6deb0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
T_5.15 ;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x7f9d96d6cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x7f9d96d6c9d0_0;
    %store/vec4 v0x7f9d96d6e330_0, 0, 32;
    %load/vec4 v0x7f9d96d6caf0_0;
    %store/vec4 v0x7f9d96d6e3c0_0, 0, 32;
    %load/vec4 v0x7f9d96d6e450_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6e450_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6e450_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x7f9d96d6d530_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6e010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.22, 9;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %load/vec4 v0x7f9d96d6d530_0;
    %xor;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7f9d96d6db50_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9d96d6df60_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v0x7f9d96d6dcb0_0;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x7f9d96d6c9d0_0;
    %store/vec4 v0x7f9d96d6e570_0, 0, 32;
    %load/vec4 v0x7f9d96d6caf0_0;
    %store/vec4 v0x7f9d96d6e610_0, 0, 32;
    %load/vec4 v0x7f9d96d6e6c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f9d96d6e8c0_0, 0, 1;
    %load/vec4 v0x7f9d96d6e6c0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f9d96d6e770_0, 0, 8;
    %load/vec4 v0x7f9d96d6e6c0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v0x7f9d96d6e810_0, 0, 25;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
T_5.17 ;
T_5.9 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9d96d4b830;
T_6 ;
    %wait E_0x7f9d96d5b120;
    %load/vec4 v0x7f9d96d67380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f9d96d670a0_0;
    %load/vec4 v0x7f9d96d66f50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d96d672e0, 0, 4;
T_6.0 ;
    %load/vec4 v0x7f9d96d67240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f9d96d66f50_0;
    %pad/u 32;
    %assign/vec4 v0x7f9d96d66eb0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9d96d4c420;
T_7 ;
    %wait E_0x7f9d96d59450;
    %load/vec4 v0x7f9d96d70550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d96d6fdc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9d96d705e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6fdc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d96d6fdc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f9d96d6fee0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6fdc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d96d6fdc0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7f9d96d6fdc0_0;
    %assign/vec4 v0x7f9d96d6fdc0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9d96d4c420;
T_8 ;
    %wait E_0x7f9d96d59450;
    %load/vec4 v0x7f9d96d70550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9d96d6fee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9d96d6ff70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9d96d6fdc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d96d6fee0_0;
    %cmpi/u 127, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f9d96d6fee0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f9d96d6fee0_0, 0;
    %load/vec4 v0x7f9d96d6fee0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x7f9d96d6ff70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9d96d6fee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9d96d6ff70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9d96d30b80;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d96d709b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9d96d30b80;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9d96d709b0_0;
    %inv;
    %store/vec4 v0x7f9d96d709b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9d96d30b80;
T_11 ;
    %vpi_call 2 21 "$dumpfile", "square_wave.fsdb" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7f9d96d30b80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7f9d96d70d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 1040187392, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1090519040, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1104674816, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1115684864, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1123680256, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1129840640, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1135312896, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1140850688, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1144406016, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1148846080, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1151754240, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1155006464, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1158238208, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1160478720, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1163063296, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %pushi/vec4 1166016512, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70ac0, 4, 0;
    %load/vec4 v0x7f9d96d70d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 1056964608, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1073741824, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1077936128, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1082130432, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1084227584, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1086324736, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1088421888, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1090519040, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1091567616, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1093664768, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1094713344, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1095761920, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1096810496, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1097859072, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 1098907648, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d96d70db0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d70c70_0, 0, 1;
    %vpi_call 2 123 "$display", "input values" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d96d70850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d70f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d70ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d71010_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d96d70ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7f9d96d70d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.3, 5;
    %wait E_0x7f9d96d5b120;
    %ix/getv/s 4, v0x7f9d96d70d00_0;
    %load/vec4a v0x7f9d96d70db0, 4;
    %store/vec4 v0x7f9d96d70b50_0, 0, 32;
    %load/vec4 v0x7f9d96d70d00_0;
    %muli 4, 0, 32;
    %store/vec4 v0x7f9d96d70850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d96d71010_0, 0, 1;
    %load/vec4 v0x7f9d96d70d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 138 "$display", "start run" {0 0 0};
    %wait E_0x7f9d96d5b120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d71010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d96d70f80_0, 0, 1;
    %wait E_0x7f9d96d5b120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d96d70f80_0, 0, 1;
    %vpi_call 2 145 "$display", "polling busy" {0 0 0};
    %wait E_0x7f9d96d5b120;
T_12.4 ;
    %load/vec4 v0x7f9d96d70920_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz T_12.5, 4;
    %wait E_0x7f9d96d5b120;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 2 151 "$display", "get output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
T_12.6 ;
    %load/vec4 v0x7f9d96d70d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.7, 5;
    %load/vec4 v0x7f9d96d70d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9d96d70850_0, 0, 32;
    %wait E_0x7f9d96d5b120;
    %wait E_0x7f9d96d5b120;
    %vpi_call 2 159 "$display", "output = %h", v0x7f9d96d70be0_0 {0 0 0};
    %load/vec4 v0x7f9d96d70be0_0;
    %ix/getv/s 4, v0x7f9d96d70d00_0;
    %load/vec4a v0x7f9d96d70ac0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 2 161 "$display", "ERROR at address:%d dout:%h correct:%h", v0x7f9d96d70850_0, v0x7f9d96d70be0_0, &A<v0x7f9d96d70ac0, v0x7f9d96d70d00_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d96d70c70_0, 0, 1;
T_12.8 ;
    %load/vec4 v0x7f9d96d70d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d96d70d00_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %load/vec4 v0x7f9d96d70c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %vpi_call 2 167 "$display", "========================" {0 0 0};
    %vpi_call 2 168 "$display", "=        PASS          =" {0 0 0};
    %vpi_call 2 169 "$display", "========================" {0 0 0};
T_12.10 ;
    %vpi_call 2 171 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Acctb.v";
    "./accelerator.v";
    "./memory.v";
    "./FP_MPY.v";
    "./multiplier.v";
    "./multiplication_normaliser.v";
