# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_10.srcs/sources_1/new/testor.vhd" \
"../../../../project_10.srcs/sim_1/new/testor_tb.vhd" \

# Do not sort compile order
nosort
