[
  {
    "sub": "in submission",
    "type": "2025",
    "status": "ESSCIRC",
    "title": "",
    "image": "",
    "conference": "ESSCIRC",
    "authors": ["Shin-Uk Kang", "Dong-Hyun Lee", "So-Yeon Kwon", "Seol-Hyeon Kim", "Dong-Jin Kwak", "Min-Seong Choo"],
    "figure": ["su-kang-profile-img.jpg", "dh-lee-profile-img.png", "sw-kwon-profile-image.jpeg", "sh-kim-profile-image.jpg", "dj-kwak-profile-image.jpg", "minseong-chu-profile-img.png"],
    "link": ""
  },
  {
 
    "type": "2025",
    "status": "ICEIC",
    "award": "Best Paper Award",
    "title": "An Implementation of a DSP-Based PAM-4 Digital Equalizer with 32-Way TI-ADC",
    "image": "",
    "conference": "ICEIC 2025",
    "authors": ["Sang-Hyeon Ok", "Dong-Hoe Heo", "Jae-Geon Lee", "Seung-Mo Jin", "Kwang-ho Lee" ,"Daniel Jeong" ,"Min-Seong Choo"],
    "figure": ["sh-ok-profile-img.jpg", "dh-heo-profile-img.jpg", "jg-lee-profile-img.jpeg", "sm-jin-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10879734"
  },
  {
 
    "type": "2024",
    "status": "ASSCC",
    "award": "Highlighted paper (JSSC Invited)",
    "title": "A 14-to-32-Gb/s Deadzone-Free Referenceless CDR with Autocovariance-based Frequency Detector in 40-nm CMOS Technology",
    "image": "",
    "conference": "ASSCC 2024",
    "authors": ["Hong-Seok Choi", "Jae-Geon Lee", "Kwang-Ho Lee", "Daehyun Koh", "Jung-Woo Sull", "Hyungrok Do", "Chan-Ho Kye", "Deog-Kyoon Jeong", "Min-Seong Choo"],
    "figure": ["jg-lee-profile-img.jpeg", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10848602"
  },
  {
 
    "type": "2024",
    "status": "ISOCC",
    "title": "A 2T1C eDRAM-based Compute-In-Memory Macro with 8-to-1 Column Multiplexing Scheme for Highly Sparse Binarized Deep Neural Networks",
    "image": "",
    "conference": "ISOCC 2024",
    "authors": ["Shin-Uk Kang", "Seung-Mo Jin", "Min-Gwon Song", "Dong-Hyun Lee", "Woo-Suk Jung", "Min-Seong Choo"],
    "figure": ["su-kang-profile-img.jpg", "sm-jin-profile-img.png", "mg-song-profile-img.jpg", "dh-lee-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10762215"
  },
  {
 
    "type": "2024",
    "status": "DAC (WiP)",
    "title": "A General Purpose IMC Architecture with ADC-Awared Neural Networks",
    "image": "",
    "journal": "DAC (WiP)",
    "authors": ["Min-Gwon Song", "Shin-Uk Kang", "Min-Seong Choo"],
    "figure": ["mg-song-profile-img.jpg", "su-kang-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://hpiclab.sharepoint.com/:f:/s/hpic-lab/EkXPdyE7H-NJvLqdQPPLb2oBt653wO1f3Rp1XB6FmSoq4g?e=1XN7JA"
  },
  {
 
    "type": "2024",
    "status": "2024 SOC 학술대회",
    "award": "Best Paper Award",
    "title": "Vertical AND Cell Package: AND CiM 을 통한 BNN 운용 방법론",
    "image": "",
    "journal": "2024 SOC 학술대회",
    "authors": ["Min-Gwon Song", "Jae-Geon Lee", "Seung-Mo Jin", "Min-Seong Choo"],
    "figure": ["mg-song-profile-img.jpg", "jg-lee-profile-img.jpeg", "sm-jin-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://drive.google.com/file/d/1aC8FmySN5FQz4NIIZGNZot0416-Uqh-s/view"
  },
  {
 
    "type": "2024",
    "status": "ICEIC",
    "title": "Analysis of ADC Quantization Effect in Processing-In-Memory Macro in Various Low-Precision Deep Neural Networks",
    "image": "",
    "journal": "ICEIC 2024",
    "authors": ["Seung-Mo Jin", "Shin-Uk Kang", "Min-Seong Choo"],
    "figure": ["sm-jin-profile-img.png", "su-kang-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10457226"
  },
  {
 
    "type": "2024",
    "status": "ICEIC",
    "title": "Hardware and Software Co-Simulation Methodology for Processing-in-Memory Bitcell Application ",
    "image": "",
    "journal": "ICEIC 2024",
    "authors": ["Jae-Geon Lee", "Shin-Uk Kang", "Min-Seong Choo"],
    "figure": ["jg-lee-profile-img.jpeg", "su-kang-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10457160"
  },
  {
 
    "type": "2024",
    "status": "ICEIC",
    "award": "Best Paper Award",
    "title": "An Analysis of 32-Gb/s and Full-Rate Phase Interpolator based Clock and Data Recovery",
    "image": "",
    "conference": "ICEIC 2024",
    "authors": ["Dong-Hoe Heo", "Tae-Hyeon Kim", "Kwang-ho Lee" ,"Min-Seong Choo"],
    "figure": ["dh-heo-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10457116"
  },
  {
 
    "type": "2024",
    "status": "KCS",
    "title": "Design of PAM4 Transmitter in 28-nm CMOS Technology",
    "image": "",
    "conference": "KCS 2024",
    "authors": ["Yu-Jin Byeon", "and Min-Seong Choo"],
    "figure": ["yj-byeon-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://drive.google.com/file/d/1lVfAHKRFshsPsVT17O25Oz3bHriDWW6B/view"
  },
  {
 
    "type": "2024",
    "status": "KCS",
    "title": "Technology of Channel Equalization at the Receiver in 28nm CMOS",
    "image": "",
    "conference": "KCS 2024",
    "authors": ["Dong-Eun Lee", "Tae-Hyeon Kim", "Min-Seong Choo"],
    "figure": ["de-lee-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://drive.google.com/file/d/12L2cJQlLUiwNAWZ8iZT4k2sVcysgqY2f/view"
  },
  {
 
    "type": "2024",
    "status": "KCS",
    "title": "Modeling of DSP-Based Receiver and Analysis Data Phase With Stochastic Method",
    "image": "",
    "conference": "KCS 2024",
    "authors": ["Jee-Hyun Kwon", "Tae-Hyeon Kim", "Min-Seong Choo"],
    "figure": ["jh-kwon-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://drive.google.com/file/d/1OrBk8YmFi4QQq-8GsRutEYgRFqF1hjKG/view"
  },
  {
 
    "type": "2023",
    "status": "하계학술대회",
    "title": "Analysis of Channel Equalization on High-Speed Serial Data Communication",
    "image": "",
    "conference": "2023 하계학술대회",
    "authors": ["Tae-Hyeon Kim", "Dong-Hoe Heo", "ji-hwan Lee", "Seung-Mo Jin", "Min-Seong Choo"],
    "figure": ["dh-heo-profile-img.jpg", "sm-jin-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11521991"
  },
  {
 
    "type": "2023",
    "status": "하계학술대회",
    "title": "PDR 기반 Injection Point에 따른 Injection-Locked Oscillator의 Locking Time 분석",
    "image": "",
    "conference": "2023 하계학술대회",
    "authors": ["Seung-Wan Han", "Geun Young You", "Jae-Gun Lee", "Min-Gwon Song", "Min-Seong Choo"],
    "figure": ["jg-lee-profile-img.jpeg", "mg-song-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11522007"
  },
  {
 
    "type": "2023",
    "status": "하계학술대회",
    "title": "Phase Domain Response 분석을 통한 Injection-Locked Oscillator의 Locking Point 예측",
    "image": "",
    "conference": "2023 하계학술대회",
    "authors": ["Geun-Young You", "Seung-Wan Han", "Jee-Hyun Kwon", "Dong-Eun Lee", "Yu-Jin Byeon", "Min-Seong Choo"],
    "figure": ["jh-kwon-profile-img.png", "de-lee-profile-img.png", "yj-byeon-profile-img.png", "minseong-chu-profile-img.png"],
    "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11521992"
  },
  {
 
    "type": "2023",
    "status": "ICEIC",
    "title": "Direct Phase Control in Digital Phase-Locked Loop Mitigating Loop Delay Effect inside Digital Filter",
    "image": "",
    "conference": "ICEIC 2023",
    "authors": ["In-Woo Jang", "Min-Seong Choo"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10049900"
  },
  {
 
    "type": "2023",
    "status": "ICEIC",
    "title": "Radiation-Hardened Processing-In-Memory Crossbar Array With Hybrid Synapse Devices for Space Application",
    "image": "",
    "conference": "ICEIC 2023",
    "authors": ["Shin-Uk Kang", "Jin-Woo Han", "Min-Seong Choo"],
    "figure": ["su-kang-profile-img.jpg", "minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/10049920"
  },
  {
 
    "type": "2022",
    "status": "ESSCIRC",
    "title": "A− 247.1 dB FoM,− 77.9 dBc Reference Spur Ring-Oscillator-Based Injection-Locked Clock Multiplier with Multi-Phase-Based Calibration",
    "image": "img/c1.png",
    "journal": "European Solid-State Circuits Conference (ESSCIRC)",
    "authors": [
      "Yeong-Geun Sonn",
      "Kyoung-Joon Ha",
      "Han-Gon Ko",
      "Min-Seong Choo",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/9911362"
  },
  {
 
    "type": "2019",
    "status": "ISSCC",
    "title": "A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time",
    "image": "img/c5.png",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": [
      "Minho Choi",
      "Chan-Ho Kye",
      "Jonghyun Oh",
      "Min-Seong Choo",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8662453"
  },
  {
 
    "type": "2019",
    "status": "IEEE VLSIC",
    "title": "A 4-to-20Gb/s 1.87 pJ/b referenceless digital CDR with unlimited frequency detection capability in 65nm CMOS",
    "image": "img/c6.png",
    "journal": "IEEE Symposium on VLSI Circuits (VLSIC)",
    "authors": [
      "Kwanseo Park",
      "Kwangho Lee",
      "Sung-Yong Cho",
      "Jinhyung Lee",
      "Jeongho Hwang",
      "Min-Seong Choo",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8778157"
  },
  {
 
    "type": "2018",
    "status": "ASSCC",
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop",
    "image": "",
    "conference": "ASSCC 2018",
    "authors": ["Min-Seong Choo", "Han-Gon Ko", "Sung-Yong Cho", "Kwang-Ho Lee", "Deog-Kyoon Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8579270"
  },
  {
 
    "type": "2017",
    "status": "ISSCC",
    "title": "A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and −65dBc reference spur using time-division dual calibration",
    "image": "img/c3.png",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": [
      "Sungwoo Kim",
      "Han-Gon Ko",
      "Sung-Yong Cho",
      "Jinhyung Lee",
      "Soyeong Shin",
      "Min-Seong Choo",
      "Hankyu Chi",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/7870477"
  },
  {
 
    "type": "2016",
    "status": "IEEE ISCAS",
    "title": "A theoretical analysis of phase shift in pulse injection-locked oscillators",
    "image": "img/c2.png",
    "journal": "IEEE International Symposium on Circuits and Systems (ISCAS)",
    "authors": [
      "Jinhyung Lee",
      "Sungwoo Kim",
      "Min-Seong Choo",
      "Sung-Yong Cho",
      "Han-Gon Ko",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/7538886"
  },
  {
 
    "type": "2015",
    "status": "ESSCIRC",
    "title": "A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injection",
    "image": "img/c1.png",
    "journal": "European Solid-State Circuits Conference (ESSCIRC)",
    "authors": [
      "Sung-Yong Cho",
      "Sungwoo Kim",
      "Min-Seong Choo",
      "Jinhyung Lee",
      "Han-Gon Ko",
      "Sungchun Jang",
      "Sang-Hyeok Chu",
      "Woorham Bae",
      "Yoonsoo Kim",
      "Deog-Kyoon Jeong"
    ],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/7313908"
  }
]
