
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119877                       # Number of seconds simulated
sim_ticks                                119876535198                       # Number of ticks simulated
final_tick                               1177735356511                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46225                       # Simulator instruction rate (inst/s)
host_op_rate                                    59479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1282272                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940680                       # Number of bytes of host memory used
host_seconds                                 93487.59                       # Real time elapsed on the host
sim_insts                                  4321439036                       # Number of instructions simulated
sim_ops                                    5560536911                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1621504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1462784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2059008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       363904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5513984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1460864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1460864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11428                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43078                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13526450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12202421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17176072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3035657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45997192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12186405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12186405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12186405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13526450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12202421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17176072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3035657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58183597                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143909407                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183012                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091141                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934369                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9471940                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673660                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438331                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104526876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128095064                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183012                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6270563                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5177251                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109309                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141208621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114008193     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783625      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362280      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380740      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271083      1.61%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125715      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780586      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980366      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516033      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141208621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161094                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890109                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103353756                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6596198                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26851740                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109304                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4297614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732295                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154500113                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51083                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4297614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103870273                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4034160                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1402055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26434700                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1169811                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153048636                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2173                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400812                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18639                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214122819                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713386193                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713386193                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45863594                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33761                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17739                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806054                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903905                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310591                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149176442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139228066                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108902                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25210696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57206731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1715                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141208621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83812217     59.35%     59.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23730338     16.81%     76.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959172      8.47%     84.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7817011      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908410      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704012      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063443      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118151      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95867      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141208621                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976743     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156538     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172196     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114988500     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013284      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363983     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846277      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139228066                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967470                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305477                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421079132                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174421572                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135114107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140533543                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201895                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981717                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162235                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          585                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4297614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3354117                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252688                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149210201                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193846                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903905                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17737                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237180                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136854223                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115013                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373843                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21959717                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296685                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844704                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950975                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135120443                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135114107                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81543223                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221206046                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.938883                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26796837                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959508                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136911007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87809289     64.14%     64.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505043     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811381      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817010      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767038      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537757      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563591      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094586      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005312      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136911007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005312                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283124448                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302735424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2700786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.439094                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.439094                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694882                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694882                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618444044                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186437731                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145873909                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143909407                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21130237                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18517355                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1645886                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10483202                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10201042                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1470757                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51776                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111440525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117467635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21130237                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11671799                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23893663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5381007                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1940477                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12702104                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1039294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141000157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117106494     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1200371      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2199121      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1845519      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3384981      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3661631      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          797061      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626461      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10178518      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141000157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146830                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.816261                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110580928                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2980788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23694382                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23477                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3720581                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2268754                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4917                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132548930                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3720581                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111023446                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1447538                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       751044                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23263988                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       793559                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131622030                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83942                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       476085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174792937                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    597200903                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    597200903                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141040461                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33752456                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18777                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9393                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2528474                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21924691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4252909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77841                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       943550                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130089115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122220932                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98867                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21548330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46292240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141000157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866814                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90131315     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20715383     14.69%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10396541      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6830076      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7112829      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3677690      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1649649      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       408813      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77861      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141000157                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305331     59.98%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127300     25.01%     84.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76414     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96465253     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1023264      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9384      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20500766     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4222265      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122220932                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.849291                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             509045                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004165                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386049933                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151656526                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119457817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122729977                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228447                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3959745                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131366                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3720581                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         992476                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48608                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130107890                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21924691                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4252909                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9393                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       795803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       977806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1773609                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120909390                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20184261                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1311542                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24406302                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18626121                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4222041                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.840177                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119566180                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119457817                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69002102                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163785135                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.830090                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421296                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94771221                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107645152                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22463671                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1650372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137279576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784131                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97301421     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15512373     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11214905      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2507606      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2854389      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1011568      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4230423      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       852911      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1793980      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137279576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94771221                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107645152                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22086486                       # Number of memory references committed
system.switch_cpus1.commit.loads             17964943                       # Number of loads committed
system.switch_cpus1.commit.membars               9382                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16857834                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93965083                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1454239                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1793980                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265594419                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263938315                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2909250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94771221                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107645152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94771221                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.518493                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.518493                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.658548                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.658548                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559405994                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156918525                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139069817                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18764                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143909407                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23786478                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19275917                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063661                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9586967                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9132270                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2542939                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91562                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103762409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130937745                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23786478                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11675209                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28609331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6702445                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3210645                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12110769                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1666111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140175150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111565819     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2690359      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2052537      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5037965      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1134080      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627646      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1231158      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          772558      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14063028     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140175150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909862                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102548609                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4794822                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28169013                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112656                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4550041                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4105476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42730                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157972778                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79672                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4550041                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103416081                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1324290                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1997049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27404831                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1482850                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156345256                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        19243                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274740                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       161482                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219649741                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728197446                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728197446                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173307401                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46342334                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38324                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21536                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5048294                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15090842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7362514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123910                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1634146                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153563106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142600522                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       193180                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28083817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60908342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140175150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017302                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80451613     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25094613     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11726731      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8599882      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7647303      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3033665      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3005233      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465014      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151096      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140175150                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573170     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116747     13.99%     82.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144470     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119689567     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2143008      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16787      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13461146      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7290014      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142600522                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.990905                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             834387                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005851                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426403761                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181685646                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139012500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143434909                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349304                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3685040                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1079                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229274                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4550041                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         822841                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93598                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153601405                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15090842                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7362514                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21511                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1124098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2300313                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140031211                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12936760                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2569311                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20225014                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19888406                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7288254                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.973051                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139194652                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139012500                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83380094                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231020080                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.965972                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360921                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101529725                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124688113                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28915116                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2066691                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135625109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692623                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84480456     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23929811     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10545177      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5527257      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4402605      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1584075      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1342904      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1004634      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2808190      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135625109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101529725                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124688113                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18539040                       # Number of memory references committed
system.switch_cpus2.commit.loads             11405800                       # Number of loads committed
system.switch_cpus2.commit.membars              16788                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17915309                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112348447                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2538417                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2808190                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286420148                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311756719                       # The number of ROB writes
system.switch_cpus2.timesIdled                  70290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3734257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101529725                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124688113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101529725                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.417412                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.417412                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705511                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705511                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631417799                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193629659                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147762537                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33576                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143909407                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24235230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19855957                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2056659                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9827281                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9566927                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2480879                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94332                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107517963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130083437                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24235230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12047806                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28180995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6165285                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3602584                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12580290                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1608384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143392483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.110257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.535136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115211488     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2275452      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3854666      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2245990      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1757789      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1550253      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          950424      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2376519      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13169902      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143392483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168406                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.903926                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106834308                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4808219                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27586104                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73184                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4090662                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3971939                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156822497                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4090662                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107376876                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         612482                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3269249                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27099319                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       943890                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155753364                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95903                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       543889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219897605                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    724611387                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    724611387                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175926222                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43971371                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35005                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17529                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2742023                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14487262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7390864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71645                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1685816                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150633688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141350892                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        91167                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22517734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50021754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    143392483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.985762                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547047                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85721199     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22130950     15.43%     75.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11916855      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8860427      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8637198      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3189775      2.22%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2428401      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       324546      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       183132      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143392483                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125603     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168227     37.47%     65.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155137     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119308359     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1913452      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17476      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12745974      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7365631      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141350892                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.982221                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             448967                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426634400                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173186668                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138330669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141799859                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       289480                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3055814                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       121575                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4090662                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         410464                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54677                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150668693                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       782939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14487262                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7390864                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1180923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2277132                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139146815                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12425234                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2204076                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19790663                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19690067                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7365429                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.966906                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138330730                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138330669                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81787966                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226597641                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.961234                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360939                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102288159                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126084565                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24584344                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34952                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2073909                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139301821                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905118                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.713961                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88305822     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24581749     17.65%     81.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9612085      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5053540      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4302102      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2068351      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       974294      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1508925      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2894953      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139301821                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102288159                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126084565                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18700737                       # Number of memory references committed
system.switch_cpus3.commit.loads             11431448                       # Number of loads committed
system.switch_cpus3.commit.membars              17476                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18293507                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113508566                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2607774                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2894953                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287075777                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305430229                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 516924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102288159                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126084565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102288159                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.406902                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.406902                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.710782                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.710782                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625717349                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193146465                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146379876                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34952                       # number of misc regfile writes
system.l20.replacements                         12678                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790172                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29062                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.189182                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.133726                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.098789                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6081.623681                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346649                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9935.797155                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021798                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000555                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.371193                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606433                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84642                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84642                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22129                       # number of Writeback hits
system.l20.Writeback_hits::total                22129                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84642                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84642                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84642                       # number of overall hits
system.l20.overall_hits::total                  84642                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12668                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12678                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12668                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12678                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12668                       # number of overall misses
system.l20.overall_misses::total                12678                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2633626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3776557663                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3779191289                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2633626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3776557663                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3779191289                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2633626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3776557663                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3779191289                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97310                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97320                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22129                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22129                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97310                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97320                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97310                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97320                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130182                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130271                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130182                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130271                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130182                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130271                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298117.908352                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298090.494479                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298117.908352                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298090.494479                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298117.908352                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298090.494479                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4136                       # number of writebacks
system.l20.writebacks::total                     4136                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12668                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12678                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12668                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12678                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12668                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12678                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2967361057                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2969355063                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2967361057                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2969355063                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2967361057                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2969355063                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130182                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130271                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130182                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130271                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130182                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130271                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234240.689691                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234213.208945                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234240.689691                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234213.208945                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234240.689691                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234213.208945                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11442                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          218627                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27826                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.856932                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          978.181721                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.443040                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5711.301513                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          9681.073727                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059703                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348590                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.590886                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35466                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35466                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10917                       # number of Writeback hits
system.l21.Writeback_hits::total                10917                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35466                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35466                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35466                       # number of overall hits
system.l21.overall_hits::total                  35466                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11428                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11442                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11428                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11442                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11428                       # number of overall misses
system.l21.overall_misses::total                11442                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4612630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3726892664                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3731505294                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4612630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3726892664                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3731505294                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4612630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3726892664                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3731505294                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46894                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46908                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10917                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10917                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46894                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46908                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46894                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46908                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243699                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243924                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243699                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243924                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243699                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243924                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 326119.414071                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 326123.518091                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 326119.414071                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 326123.518091                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 326119.414071                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 326123.518091                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1952                       # number of writebacks
system.l21.writebacks::total                     1952                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11428                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11442                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11428                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11442                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11428                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11442                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2995962211                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2999679871                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2995962211                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2999679871                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2995962211                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2999679871                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243699                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243924                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243699                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243924                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243699                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243924                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 262159.801453                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 262163.946076                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 262159.801453                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 262163.946076                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 262159.801453                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 262163.946076                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16099                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          820254                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32483                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.251793                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          858.936436                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.240095                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4240.276873                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.250559                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         11274.296037                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.052425                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000625                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.258806                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000015                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.688128                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        58322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  58322                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21777                       # number of Writeback hits
system.l22.Writeback_hits::total                21777                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        58322                       # number of demand (read+write) hits
system.l22.demand_hits::total                   58322                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        58322                       # number of overall hits
system.l22.overall_hits::total                  58322                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16086                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16099                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16086                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16099                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16086                       # number of overall misses
system.l22.overall_misses::total                16099                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3138104                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4747192009                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4750330113                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3138104                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4747192009                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4750330113                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3138104                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4747192009                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4750330113                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74408                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74421                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21777                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21777                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74408                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74421                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74408                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74421                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.216186                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.216323                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.216186                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.216323                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.216186                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.216323                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 241392.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 295113.266754                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295069.887136                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 241392.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 295113.266754                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295069.887136                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 241392.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 295113.266754                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295069.887136                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3268                       # number of writebacks
system.l22.writebacks::total                     3268                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16086                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16099                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16086                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16099                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16086                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16099                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2308006                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3719402506                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3721710512                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2308006                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3719402506                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3721710512                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2308006                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3719402506                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3721710512                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.216186                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.216323                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.216186                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.216323                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.216186                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.216323                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 177538.923077                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231219.849932                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231176.502391                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 177538.923077                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231219.849932                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231176.502391                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 177538.923077                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231219.849932                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231176.502391                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2859                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360232                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19243                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.720158                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1316.086581                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.017575                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1407.413913                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.167096                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13630.314836                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080328                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000917                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.085902                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000926                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.831928                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30838                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30838                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10076                       # number of Writeback hits
system.l23.Writeback_hits::total                10076                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30838                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30838                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30838                       # number of overall hits
system.l23.overall_hits::total                  30838                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2843                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2859                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2843                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2859                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2843                       # number of overall misses
system.l23.overall_misses::total                 2859                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5434068                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    945306455                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      950740523                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5434068                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    945306455                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       950740523                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5434068                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    945306455                       # number of overall miss cycles
system.l23.overall_miss_latency::total      950740523                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33681                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33697                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10076                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10076                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33681                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33697                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33681                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33697                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084410                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084844                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084410                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084844                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084410                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084844                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 339629.250000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 332503.149842                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 332543.030080                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 339629.250000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 332503.149842                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 332543.030080                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 339629.250000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 332503.149842                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 332543.030080                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2057                       # number of writebacks
system.l23.writebacks::total                     2057                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2843                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2859                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2843                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2859                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2843                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2859                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4409462                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    763606362                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    768015824                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4409462                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    763606362                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    768015824                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4409462                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    763606362                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    768015824                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084410                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084844                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084410                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084844                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084410                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084844                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 275591.375000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 268591.755892                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 268630.928297                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 275591.375000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 268591.755892                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 268630.928297                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 275591.375000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 268591.755892                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 268630.928297                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645468                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116960                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.654545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109299                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109299                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109299                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2821626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2821626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2821626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2821626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2821626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2821626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109309                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 282162.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 282162.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 282162.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2716626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2716626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2716626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 271662.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97310                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229084                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97566                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.997171                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502773                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497227                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964532                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964532                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17273                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17273                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673967                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673967                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673967                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673967                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404044                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404134                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404134                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404134                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404134                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41925827878                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41925827878                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12355127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12355127                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41938183005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41938183005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41938183005                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41938183005                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11368576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11368576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19078101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19078101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19078101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19078101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035540                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021183                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021183                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021183                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021183                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103765.500485                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103765.500485                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 137279.188889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 137279.188889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103772.963930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103772.963930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103772.963930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103772.963930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22129                       # number of writebacks
system.cpu0.dcache.writebacks::total            22129                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306734                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306734                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306824                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97310                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97310                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97310                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9513580979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9513580979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9513580979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9513580979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9513580979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9513580979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005101                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97765.707317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97765.707317                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97765.707317                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97765.707317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97765.707317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97765.707317                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992636                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924168078                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708258.924214                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992636                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12702088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12702088                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12702088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12702088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12702088                       # number of overall hits
system.cpu1.icache.overall_hits::total       12702088                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5397881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5397881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12702104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12702104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12702104                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12702104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12702104                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12702104                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46894                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227357680                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47150                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4822.008059                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.309900                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.690100                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825429                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174571                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18266939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18266939                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4102763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4102763                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22369702                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22369702                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22369702                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22369702                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171680                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171680                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171680                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171680                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171680                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171680                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28142865010                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28142865010                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28142865010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28142865010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28142865010                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28142865010                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18438619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18438619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4102763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4102763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22541382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22541382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22541382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22541382                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009311                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 163926.287337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 163926.287337                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 163926.287337                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 163926.287337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 163926.287337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 163926.287337                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10917                       # number of writebacks
system.cpu1.dcache.writebacks::total            10917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124786                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124786                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46894                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46894                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46894                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46894                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6131609168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6131609168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6131609168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6131609168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6131609168                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6131609168                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130754.663027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 130754.663027                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 130754.663027                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 130754.663027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 130754.663027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 130754.663027                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996217                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017191507                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050789.328629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996217                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12110752                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12110752                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12110752                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12110752                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12110752                       # number of overall hits
system.cpu2.icache.overall_hits::total       12110752                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4191069                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4191069                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4191069                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4191069                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4191069                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4191069                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12110769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12110769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12110769                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12110769                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12110769                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12110769                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 246533.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 246533.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 246533.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 246533.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 246533.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 246533.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3246004                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3246004                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3246004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3246004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3246004                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3246004                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 249692.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 249692.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 249692.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 249692.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 249692.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 249692.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74408                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180609654                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74664                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2418.965686                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.737904                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.262096                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901320                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098680                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9738415                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9738415                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7099665                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7099665                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21226                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21226                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16788                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16788                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16838080                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16838080                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16838080                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16838080                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180729                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180729                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180729                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180729                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180729                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180729                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23520945424                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23520945424                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23520945424                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23520945424                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23520945424                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23520945424                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9919144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9919144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7099665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7099665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17018809                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17018809                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17018809                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17018809                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018220                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018220                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010619                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010619                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010619                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010619                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 130144.832451                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 130144.832451                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 130144.832451                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130144.832451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 130144.832451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130144.832451                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21777                       # number of writebacks
system.cpu2.dcache.writebacks::total            21777                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106321                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106321                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106321                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106321                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106321                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106321                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74408                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74408                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74408                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74408                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74408                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74408                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8694911100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8694911100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8694911100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8694911100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8694911100                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8694911100                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116854.519675                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116854.519675                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116854.519675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116854.519675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116854.519675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116854.519675                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.017566                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018930838                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205478.004329                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.017566                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024067                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738810                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12580273                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12580273                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12580273                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12580273                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12580273                       # number of overall hits
system.cpu3.icache.overall_hits::total       12580273                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5905722                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5905722                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5905722                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5905722                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5905722                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5905722                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12580290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12580290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12580290                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12580290                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12580290                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12580290                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 347395.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 347395.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 347395.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 347395.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 347395.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 347395.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5566897                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5566897                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5566897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5566897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5566897                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5566897                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 347931.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 347931.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 347931.062500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 347931.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 347931.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 347931.062500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33681                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163676495                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33937                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4822.951204                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.027129                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.972871                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902450                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097550                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9266477                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9266477                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7234337                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7234337                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17503                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17503                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17476                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17476                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16500814                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16500814                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16500814                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16500814                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86243                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86243                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86243                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86243                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8380700445                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8380700445                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8380700445                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8380700445                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8380700445                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8380700445                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9352720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9352720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7234337                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7234337                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17476                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17476                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16587057                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16587057                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16587057                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16587057                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005199                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005199                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97175.428093                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97175.428093                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97175.428093                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97175.428093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97175.428093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97175.428093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10076                       # number of writebacks
system.cpu3.dcache.writebacks::total            10076                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52562                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52562                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52562                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52562                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52562                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52562                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33681                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33681                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33681                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33681                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33681                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33681                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2981775077                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2981775077                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2981775077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2981775077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2981775077                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2981775077                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88529.885603                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88529.885603                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88529.885603                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88529.885603                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88529.885603                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88529.885603                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
