Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'ADDR' [C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7.srcs/sim_1/new/partA_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'ADDR' [C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7.srcs/sim_1/new/partA_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 178. Module MIPS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 136. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 100. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 178. Module MIPS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 136. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/taylo/Desktop/Fa24/460M_lab6/ECE460N_lab7/lab7_UPDATED.v" Line 100. Module Memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mips_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_testbench_behav
