Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: lab6_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab6_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab6_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab6_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\ipcore_dir\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\ad1adc.v" into library work
Parsing module <ad1adc>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" into library work
Parsing module <lab6_top_module>.
Parsing module <genad1ddtda2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab6_top_module>.

Elaborating module <clock>.
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 34: Assignment to genclk ignored, since the identifier is never used

Elaborating module <ad1adc>.
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 43: Assignment to davadc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 44: Assignment to adc0data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 45: Assignment to adc1data ignored, since the identifier is never used

Elaborating module <da2dac>.
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 67: Assignment to davdac ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 71: Size mismatch in connection of port <daccmd>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <filter>.
WARNING:HDLCompiler:1127 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 75: Assignment to rfd ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 16: Net <adcdav> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 17: Net <dacdav> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 18: Net <dacdata[11]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 71: Net <daccmd> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" Line 75: Net <sclr> does not have a driver.
WARNING:Xst:2972 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 32. All outputs of instance <M1> of block <clock> are unconnected in block <lab6_top_module>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab6_top_module>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 32: Output port <clk> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 41: Output port <adc0data> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 41: Output port <adc1data> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 41: Output port <davadc> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 65: Output port <davdac> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 75: Output port <dout> of the instance <M5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 75: Output port <rfd> of the instance <M5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\top_io_wrapper.v" line 75: Output port <rdy> of the instance <M5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dacdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adcdav> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dacdav> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <daccmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sclr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <nd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <lab6_top_module> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <ad1adc>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\ad1adc.v".
    WARNING:Xst:2404 -  FFs/Latches <davadc<0:0>> (without init value) have a constant value of 0 in block <ad1adc>.
    WARNING:Xst:2404 -  FFs/Latches <adcsck<0:0>> (without init value) have a constant value of 1 in block <ad1adc>.
    WARNING:Xst:2404 -  FFs/Latches <adccs<0:0>> (without init value) have a constant value of 1 in block <ad1adc>.
    Summary:
	no macro.
Unit <ad1adc> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab7\da2dac.v".
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    WARNING:Xst:2404 -  FFs/Latches <davdac<0:0>> (without init value) have a constant value of 0 in block <da2dac>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <da2dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 3
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/filter.ngc>.
Loading core <filter> for timing and area information for instance <M5>.
WARNING:Xst:1293 - FF/Latch <dacsync> has a constant value of 0 in block <M4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dacsck> has a constant value of 0 in block <M4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk> of sequential type is unconnected in block <M0>.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dacsync> has a constant value of 0 in block <da2dac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dacsck> has a constant value of 0 in block <da2dac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M0/clk> of sequential type is unconnected in block <lab6_top_module>.

Optimizing unit <lab6_top_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab6_top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab6_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      GND                         : 4
#      INV                         : 1
#      LUT1                        : 13
#      LUT2                        : 11
#      LUT3                        : 14
#      LUT4                        : 14
#      LUT5                        : 2
#      LUT6                        : 2
#      MUXCY                       : 6
#      MUXCY_D                     : 7
#      MUXCY_L                     : 19
#      VCC                         : 2
#      XORCY                       : 26
# FlipFlops/Latches                : 90
#      FD                          : 24
#      FDE                         : 16
#      FDR                         : 23
#      FDRE                        : 24
#      FDS                         : 2
#      FDSE                        : 1
# Shift Registers                  : 28
#      SRLC16E                     : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      OBUF                        : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  54576     0%  
 Number of Slice LUTs:                   85  out of  27288     0%  
    Number used as Logic:                57  out of  27288     0%  
    Number used as Memory:               28  out of   6408     0%  
       Number used as SRL:               28

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:       9  out of     99     9%  
   Number with an unused LUT:            14  out of     99    14%  
   Number of fully used LUT-FF pairs:    76  out of     99    76%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                   7  out of    218     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.452ns (Maximum Frequency: 289.717MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.452ns (frequency: 289.716MHz)
  Total number of paths / destination ports: 595 / 169
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 1)
  Source:            M5/blk00000003/blk0000004c/blk00000059 (FF)
  Destination:       M5/blk00000003/blk0000000d (DSP)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M5/blk00000003/blk0000004c/blk00000059 to M5/blk00000003/blk0000000d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.773  blk00000059 (DATA_OUT<11>)
     end scope: 'M5/blk00000003/blk0000004c:DATA_OUT<11>'
     DSP48A1:B17               2.232          blk0000000d
    ----------------------------------------
    Total                      3.452ns (2.679ns logic, 0.773ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.452|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.54 secs
 
--> 

Total memory usage is 235496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    8 (   0 filtered)

