{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466562848571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466562848571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 21:34:08 2016 " "Processing started: Tue Jun 21 21:34:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466562848571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466562848571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder4 -c Adder4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder4 -c Adder4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466562848571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466562849063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4-overload " "Found design unit 1: Adder4-overload" {  } { { "Adder4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/Adder4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/Adder4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_4-OVERLOAD " "Found design unit 1: ADDER_4-OVERLOAD" {  } { { "ADDER_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/ADDER_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4 " "Found entity 1: Adder_4" {  } { { "ADDER_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/ADDER_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C74163-b74163 " "Found design unit 1: C74163-b74163" {  } { { "B74163.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/B74163.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849664 ""} { "Info" "ISGN_ENTITY_NAME" "1 C74163 " "Found entity 1: C74163" {  } { { "B74163.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/B74163.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codeconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceDetector-Behavioral " "Found design unit 1: SequenceDetector-Behavioral" {  } { { "CodeConverter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CodeConverter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849671 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceDetector " "Found entity 1: SequenceDetector" {  } { { "CodeConverter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CodeConverter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeconverter_singleprocess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codeconverter_singleprocess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codeconverter_singleprocess-Behavioral " "Found design unit 1: codeconverter_singleprocess-Behavioral" {  } { { "codeconverter_singleprocess.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/codeconverter_singleprocess.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849676 ""} { "Info" "ISGN_ENTITY_NAME" "1 codeconverter_singleprocess " "Found entity 1: codeconverter_singleprocess" {  } { { "codeconverter_singleprocess.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/codeconverter_singleprocess.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_converter-equations " "Found design unit 1: code_converter-equations" {  } { { "code_converter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/code_converter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849680 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_converter " "Found entity 1: code_converter" {  } { { "code_converter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/code_converter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeconverter_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codeconverter_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codeconverter_structural-structural " "Found design unit 1: codeconverter_structural-structural" {  } { { "codeconverter_structural.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/codeconverter_structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849685 ""} { "Info" "ISGN_ENTITY_NAME" "1 codeconverter_structural " "Found entity 1: codeconverter_structural" {  } { { "codeconverter_structural.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/codeconverter_structural.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubstracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubstracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubstracter-equations " "Found design unit 1: fullsubstracter-equations" {  } { { "fullsubstracter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/fullsubstracter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849689 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubstracter " "Found entity 1: fullsubstracter" {  } { { "fullsubstracter.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/fullsubstracter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubstracter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubstracter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubstracter_4bit-equations " "Found design unit 1: fullsubstracter_4bit-equations" {  } { { "fullsubstracter_4bit.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/fullsubstracter_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849693 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubstracter_4bit " "Found entity 1: fullsubstracter_4bit" {  } { { "fullsubstracter_4bit.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/fullsubstracter_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_seven-behavioral " "Found design unit 1: bcd_seven-behavioral" {  } { { "bcd_seven.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/bcd_seven.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849697 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven " "Found entity 1: bcd_seven" {  } { { "bcd_seven.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/bcd_seven.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Adder-BCadd " "Found design unit 1: BCD_Adder-BCadd" {  } { { "BCD_ADDER.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/BCD_ADDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849703 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "BCD_ADDER.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/BCD_ADDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cla_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4-structure " "Found design unit 1: CLA_4-structure" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLALogic-equations " "Found design unit 2: CLALogic-equations" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gpfulladder-equations " "Found design unit 3: gpfulladder-equations" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4 " "Found entity 1: CLA_4" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLALogic " "Found entity 2: CLALogic" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""} { "Info" "ISGN_ENTITY_NAME" "3 gpfulladder " "Found entity 3: gpfulladder" {  } { { "CLA_4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/CLA_4.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cla_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_adder-Behavioral " "Found design unit 1: cla_adder-Behavioral" {  } { { "cla_adder.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/cla_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849711 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cla_block-Behavioral " "Found design unit 2: cla_block-Behavioral" {  } { { "cla_adder.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/cla_adder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849711 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "cla_adder.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/cla_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849711 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_block " "Found entity 2: cla_block" {  } { { "cla_adder.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/cla_adder.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-overload " "Found design unit 1: adder32-overload" {  } { { "adder32.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/adder32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849715 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/adder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scoreboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreboard-behavioral " "Found design unit 1: scoreboard-behavioral" {  } { { "SCOREBOARD.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/SCOREBOARD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849720 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "SCOREBOARD.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/SCOREBOARD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4x4-behave1 " "Found design unit 1: mult4x4-behave1" {  } { { "mult4x4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/mult4x4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4x4 " "Found entity 1: mult4x4" {  } { { "mult4x4.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL ProgramsII/mult4x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466562849724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466562849724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder4 " "Elaborating entity \"Adder4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466562849767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466562850413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466562850413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466562850447 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466562850447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466562850447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466562850447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466562850473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 21:34:10 2016 " "Processing ended: Tue Jun 21 21:34:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466562850473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466562850473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466562850473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466562850473 ""}
