Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: triangle_wave_notes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "triangle_wave_notes.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "triangle_wave_notes"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : triangle_wave_notes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/ipcore_dir/division.vhd. Ignore this file from project file "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/triangle_wave_notes_vhdl.prj".
Compiling vhdl file "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/triangle_wave_notes.vhd" in Library work.
Entity <triangle_wave_notes> compiled.
Entity <triangle_wave_notes> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <triangle_wave_notes> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <triangle_wave_notes> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/triangle_wave_notes.vhd" line 67: Instantiating black box module <division>.
Entity <triangle_wave_notes> analyzed. Unit <triangle_wave_notes> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <triangle_wave_notes>.
    Related source file is "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/triangle_wave_notes.vhd".
WARNING:Xst:646 - Signal <rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quotient<31:17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fractional> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/Users/Ryan/OneDrive - UNSW/Documents/2017 Semester 2/COMP3601 - Desgin Project A/Git Repositry/ISE Projects/triangle_wave_notes/triangle_wave_notes.vhd" line 76: The result of a 18x17-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 14x18-bit ROM for signal <note_cc$mux0000> created at line 85.
    Found 18x17-bit multiplier for signal <dividend$mult0001> created at line 76.
    Found 18-bit register for signal <note_cc>.
    Found 18-bit updown counter for signal <note_partial>.
    Found 1-bit register for signal <pulse>.
    Found 17-bit comparator equal for signal <pulse$cmp_eq0000> created at line 106.
    Found 17-bit up counter for signal <pwm_block_partial>.
    Found 17-bit register for signal <pwm_cc>.
    Found 4-bit up counter for signal <second_count>.
    Found 27-bit up counter for signal <second_partial>.
    Found 1-bit register for signal <square_wave<0>>.
    Found 19-bit subtractor for signal <square_wave_0$addsub0000> created at line 90.
    Found 19-bit comparator equal for signal <square_wave_0$cmp_eq0000> created at line 90.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <triangle_wave_notes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x18-bit ROM                                         : 1
# Multipliers                                          : 1
 18x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 19-bit subtractor                                     : 1
# Counters                                             : 4
 17-bit up counter                                     : 1
 18-bit updown counter                                 : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 2
 17-bit register                                       : 1
 18-bit register                                       : 1
# Comparators                                          : 2
 17-bit comparator equal                               : 1
 19-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/division.ngc>.
Loading core <division> for timing and area information for instance <divider>.

Synthesizing (advanced) Unit <triangle_wave_notes>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_note_cc_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <triangle_wave_notes> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x18-bit ROM                                         : 1
# Multipliers                                          : 1
 18x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 19-bit subtractor                                     : 1
# Counters                                             : 4
 17-bit up counter                                     : 1
 18-bit updown counter                                 : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 2
 17-bit comparator equal                               : 1
 19-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <note_cc_5> in Unit <triangle_wave_notes> is equivalent to the following FF/Latch, which will be removed : <note_cc_16> 

Optimizing unit <triangle_wave_notes> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block triangle_wave_notes, actual ratio is 53.
INFO:Xst:2260 - The FF/Latch <blk0000008a> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00001af1> <blk00001af2> 
INFO:Xst:2260 - The FF/Latch <blk0000008a> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00001af1> <blk00001af2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : triangle_wave_notes.ngr
Top Level Output File Name         : triangle_wave_notes
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 4106
#      GND                         : 2
#      INV                         : 114
#      LUT1                        : 50
#      LUT2                        : 168
#      LUT3                        : 1044
#      LUT4                        : 50
#      MULT_AND                    : 33
#      MUXCY                       : 1335
#      VCC                         : 2
#      XORCY                       : 1308
# FlipFlops/Latches                : 3380
#      FD                          : 3296
#      FDE                         : 38
#      FDR                         : 44
#      FDRE                        : 2
# Shift Registers                  : 68
#      SRL16                       : 66
#      SRLC16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                     1929  out of   3584    53%  
 Number of Slice Flip Flops:           3380  out of   7168    47%  
 Number of 4 input LUTs:               1494  out of   7168    20%  
    Number used as logic:              1426
    Number used as Shift registers:      68
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    173     1%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3448  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.427ns (Maximum Frequency: 57.383MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.427ns (frequency: 57.383MHz)
  Total number of paths / destination ports: 238498 / 3531
-------------------------------------------------------------------------
Delay:               17.427ns (Levels of Logic = 39)
  Source:            note_partial_16 (FF)
  Destination:       divider/blk00000003/blk00001b50 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: note_partial_16 to divider/blk00000003/blk00001b50
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.720   0.917  note_partial_16 (note_partial_16)
     MULT18X18:A16->P30    1   4.780   1.140  Mmult_dividend_mult0001_submult_0 (Mmult_dividend_mult0001_submult_0_30)
     LUT1:I0->O            1   0.551   0.000  Mmult_dividend_mult0001_Madd_cy<30>_rt (Mmult_dividend_mult0001_Madd_cy<30>_rt)
     MUXCY:S->O            0   0.500   0.000  Mmult_dividend_mult0001_Madd_cy<30> (Mmult_dividend_mult0001_Madd_cy<30>)
     XORCY:CI->O          33   0.904   2.054  Mmult_dividend_mult0001_Madd_xor<31> (dividend<31>)
     begin scope: 'divider'
     begin scope: 'blk00000003'
     LUT2:I1->O            1   0.551   0.996  blk00001652 (sig000000e6)
     LUT2:I1->O            1   0.551   0.000  blk00000049 (sig000000e4)
     MUXCY:S->O            1   0.500   0.000  blk00000048 (sig000000e1)
     MUXCY:CI->O           1   0.064   0.000  blk00000046 (sig000000de)
     MUXCY:CI->O           1   0.064   0.000  blk00000044 (sig000000db)
     MUXCY:CI->O           1   0.064   0.000  blk00000042 (sig000000d8)
     MUXCY:CI->O           1   0.064   0.000  blk00000040 (sig000000d5)
     MUXCY:CI->O           1   0.064   0.000  blk0000003e (sig000000d2)
     MUXCY:CI->O           1   0.064   0.000  blk0000003c (sig000000cf)
     MUXCY:CI->O           1   0.064   0.000  blk0000003a (sig000000cc)
     MUXCY:CI->O           1   0.064   0.000  blk00000038 (sig000000c9)
     MUXCY:CI->O           1   0.064   0.000  blk00000036 (sig000000c6)
     MUXCY:CI->O           1   0.064   0.000  blk00000034 (sig000000c3)
     MUXCY:CI->O           1   0.064   0.000  blk00000032 (sig000000c0)
     MUXCY:CI->O           1   0.064   0.000  blk00000030 (sig000000bd)
     MUXCY:CI->O           1   0.064   0.000  blk0000002e (sig000000ba)
     MUXCY:CI->O           1   0.064   0.000  blk0000002c (sig000000b7)
     MUXCY:CI->O           1   0.064   0.000  blk0000002a (sig000000b4)
     MUXCY:CI->O           1   0.064   0.000  blk00000028 (sig000000b1)
     MUXCY:CI->O           1   0.064   0.000  blk00000026 (sig000000ae)
     MUXCY:CI->O           1   0.064   0.000  blk00000024 (sig000000ab)
     MUXCY:CI->O           1   0.064   0.000  blk00000022 (sig000000a8)
     MUXCY:CI->O           1   0.064   0.000  blk00000020 (sig000000a5)
     MUXCY:CI->O           1   0.064   0.000  blk0000001e (sig000000a2)
     MUXCY:CI->O           1   0.064   0.000  blk0000001c (sig0000009f)
     MUXCY:CI->O           1   0.064   0.000  blk0000001a (sig0000009c)
     MUXCY:CI->O           1   0.064   0.000  blk00000018 (sig00000099)
     MUXCY:CI->O           1   0.064   0.000  blk00000016 (sig00000096)
     MUXCY:CI->O           1   0.064   0.000  blk00000014 (sig00000093)
     MUXCY:CI->O           1   0.064   0.000  blk00000012 (sig00000090)
     MUXCY:CI->O           1   0.064   0.000  blk00000010 (sig0000008d)
     MUXCY:CI->O           1   0.064   0.000  blk0000000e (sig0000008a)
     MUXCY:CI->O           0   0.064   0.000  blk0000000c (sig00000088)
     XORCY:CI->O           1   0.904   0.000  blk0000000a (sig00000089)
     SRL16:D                   0.439          blk00001b50
    ----------------------------------------
    Total                     17.427ns (12.320ns logic, 5.107ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            pulse (FF)
  Destination:       s (PAD)
  Source Clock:      clk rising

  Data Path: pulse to s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.720   0.801  pulse (pulse)
     OBUF:I->O                 5.644          s_OBUF (s)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 51.71 secs
 
--> 

Total memory usage is 424688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

