m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Verilog/fivebitcounter/simulation/modelsim
vfivebitcounter
Z1 !s110 1569215489
!i10b 1
!s100 D:`?K;KnCC8S9BdWbP6921
IXHoA@;]BC5QPdOFCZhj]N1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1569214922
8D:/Verilog/fivebitcounter/fivebitcounter.v
FD:/Verilog/fivebitcounter/fivebitcounter.v
L0 23
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1569215489.000000
!s107 D:/Verilog/fivebitcounter/fivebitcounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/fivebitcounter|D:/Verilog/fivebitcounter/fivebitcounter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Verilog/fivebitcounter
Z7 tCvgOpt 0
vtestbench
R1
!i10b 1
!s100 <m2`]G5`Aab6EE5IDX`Zh3
ILX^a5UhXBWAa2iKW;afFe1
R2
R0
w1569215071
8D:/Verilog/fivebitcounter/testbench.v
FD:/Verilog/fivebitcounter/testbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/fivebitcounter/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/fivebitcounter|D:/Verilog/fivebitcounter/testbench.v|
!i113 1
R5
R6
R7
