set ::env(PROJECT_NAME) hight
set ::env(DESIGN_TOP) HIGHT_CORE_TOP
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/hight/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/hight/trunk/rtl/HIGHT_CORE_TOP.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) EPFL

