Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 16:54:52 2025
| Host         : fedora running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             496 |          149 |
| Yes          | No                    | No                     |              91 |           28 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |            1179 |          235 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                      Enable Signal                                                                                     |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i |                                                                                                                                                                                        |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/SS[0]                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/sfd_buffer[7]_i_2_n_0                                                                                                                         | design_1_i/rmii_axis_0/inst/packet_gen_i/sfd_buffer[7]_i_1_n_0                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                             |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_uart_0/inst/uart_tx_i/tx_data_i0                                                                                                                                       |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/data_buffer                                                                                                                                   |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_uart_0/inst/uart_tx_i/uart_baud_done                                                                                                                                   |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_uart_0/inst/uart_tx_i/uart_baud_done                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_recv_i/data_buffer                                                                                                                                  | design_1_i/rmii_axis_0/inst/packet_recv_i/data_buffer[7]_i_1__0_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]              | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/rmii_axis_0/inst/packet_recv_i/data_buffer[7]_i_1__0_n_0                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_recv_i/header_buffer                                                                                                                                |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                          | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                   | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                    |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                   |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer[211]_i_2_n_0                                                                                                                       |                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                    |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                            | design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                    |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                    | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer0                                                                                                                                    | design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer[15]_i_1_n_0                                                                                                                         |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/data_buffer                                                                                                                                      | design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SR[0]                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[54]_i_1_n_0                                                                                                                   | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_tvalid                                                                                                                              | design_1_i/axis_gpio_0/inst/axis_gpio_i/axi_counter[0]_i_1_n_0                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/fcs_en                                                                                                                              | design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/rmii_axis_0/inst/packet_gen_i/state_counter[0]_i_1_n_0                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/fcs_buffer[31]_i_1_n_0                                                                                                                        |                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_gpio_0/inst/sw_axis_i/state_counter[0]_i_1_n_0                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/rmii_axis_0/inst/packet_recv_i/state_counter[0]_i_1__0_n_0                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_recv_i/preamble_sfd_buffer                                                                                                                          | design_1_i/rmii_axis_0/inst/packet_recv_i/data_buffer[7]_i_1__0_n_0                                                                                                                    |               12 |             62 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer[211]_i_2_n_0                                                                                                                       | design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer[211]_i_1_n_0                                                                                                                       |               13 |             73 |         5.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer[221]_i_1_n_0                                                                                                                       | design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SR[0]                                                                                                                                 |               14 |             80 |         5.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        |                                                                                                                                                                                        |               49 |            101 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_recv_i/header_buffer                                                                                                                                | design_1_i/rmii_axis_0/inst/packet_recv_i/data_buffer[7]_i_1__0_n_0                                                                                                                    |               31 |            192 |         6.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                        | design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SR[0]                                                                                                                                 |               71 |            262 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/rmii_axis_0/inst/packet_gen_i/header_buffer                                                                                                                                 | design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_i_1_n_0                                                                                                                                 |               45 |            317 |         7.04 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


