;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/23/2022 3:32:48 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04190000  	1049
0x0008	0x02B50000  	693
0x000C	0x02B50000  	693
0x0010	0x02B50000  	693
0x0014	0x02B50000  	693
0x0018	0x02B50000  	693
0x001C	0x02B50000  	693
0x0020	0x02B50000  	693
0x0024	0x02B50000  	693
0x0028	0x02B50000  	693
0x002C	0x02B50000  	693
0x0030	0x02B50000  	693
0x0034	0x02B50000  	693
0x0038	0x02B50000  	693
0x003C	0x02B50000  	693
0x0040	0x02B50000  	693
0x0044	0x02B50000  	693
0x0048	0x02B50000  	693
0x004C	0x02B50000  	693
0x0050	0x02B50000  	693
0x0054	0x02B50000  	693
0x0058	0x02610000  	609
0x005C	0x02B50000  	693
0x0060	0x02B50000  	693
0x0064	0x02B50000  	693
0x0068	0x02B50000  	693
0x006C	0x02B50000  	693
0x0070	0x02B50000  	693
0x0074	0x02B50000  	693
0x0078	0x02B50000  	693
0x007C	0x02B50000  	693
0x0080	0x02B50000  	693
0x0084	0x02B50000  	693
0x0088	0x02B50000  	693
0x008C	0x02B50000  	693
0x0090	0x02B50000  	693
0x0094	0x02B50000  	693
0x0098	0x02B50000  	693
0x009C	0x02950000  	661
0x00A0	0x02B50000  	693
0x00A4	0x02B50000  	693
0x00A8	0x02B50000  	693
0x00AC	0x02B50000  	693
0x00B0	0x023D0000  	573
0x00B4	0x02B50000  	693
0x00B8	0x02B50000  	693
0x00BC	0x02B50000  	693
0x00C0	0x02B50000  	693
0x00C4	0x02B50000  	693
0x00C8	0x02B50000  	693
0x00CC	0x02B50000  	693
0x00D0	0x02B50000  	693
0x00D4	0x02B50000  	693
0x00D8	0x02B50000  	693
0x00DC	0x02B50000  	693
0x00E0	0x02B50000  	693
0x00E4	0x02B50000  	693
0x00E8	0x02B50000  	693
0x00EC	0x02B50000  	693
0x00F0	0x02B50000  	693
0x00F4	0x02B50000  	693
0x00F8	0x02B50000  	693
0x00FC	0x02B50000  	693
0x0100	0x02B50000  	693
0x0104	0x02B50000  	693
0x0108	0x02B50000  	693
0x010C	0x02B50000  	693
0x0110	0x02B50000  	693
0x0114	0x02B50000  	693
0x0118	0x02B50000  	693
0x011C	0x02B50000  	693
0x0120	0x02B50000  	693
0x0124	0x02B50000  	693
0x0128	0x02B50000  	693
0x012C	0x02B50000  	693
0x0130	0x02B50000  	693
0x0134	0x02B50000  	693
0x0138	0x02B50000  	693
0x013C	0x02B50000  	693
0x0140	0x02B50000  	693
0x0144	0x02B50000  	693
0x0148	0x02B50000  	693
0x014C	0x02B50000  	693
; end of ____SysVT
_main:
;P6_interrupts.c, 80 :: 		void main() {
0x0418	0xB081    SUB	SP, SP, #4
0x041A	0xF7FFFF4F  BL	700
0x041E	0xF000F969  BL	1780
0x0422	0xF000F915  BL	1616
0x0426	0xF000F925  BL	1652
;P6_interrupts.c, 83 :: 		initClock72MHz();
0x042A	0xF7FFFE91  BL	_initClock72MHz+0
;P6_interrupts.c, 86 :: 		USART1_CR1 &= ~(1 << 13);                  // Diasable USART for configuration
0x042E	0x4870    LDR	R0, [PC, #448]
0x0430	0x6801    LDR	R1, [R0, #0]
0x0432	0xF46F5000  MVN	R0, #8192
0x0436	0x4001    ANDS	R1, R0
0x0438	0x486D    LDR	R0, [PC, #436]
0x043A	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 88 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x043C	0x486D    LDR	R0, [PC, #436]
0x043E	0x6800    LDR	R0, [R0, #0]
0x0440	0xF0400101  ORR	R1, R0, #1
0x0444	0x486B    LDR	R0, [PC, #428]
0x0446	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 89 :: 		AFIO_MAPR    = 0x00000000;                 // Bit[2] USART1 Remap 0: No remap
0x0448	0x2100    MOVS	R1, #0
0x044A	0x486B    LDR	R0, [PC, #428]
0x044C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 91 :: 		RCC_APB2ENR |= 1 << 2;                     // Enable GPIO Clock PORT A for USART and Interrupt test
0x044E	0x4869    LDR	R0, [PC, #420]
0x0450	0x6800    LDR	R0, [R0, #0]
0x0452	0xF0400104  ORR	R1, R0, #4
0x0456	0x4867    LDR	R0, [PC, #412]
0x0458	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 92 :: 		RCC_APB2ENR |= 1 << 3;                     // Enable GPIO Clock PORT B
0x045A	0x4866    LDR	R0, [PC, #408]
0x045C	0x6800    LDR	R0, [R0, #0]
0x045E	0xF0400108  ORR	R1, R0, #8
0x0462	0x4864    LDR	R0, [PC, #400]
0x0464	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 93 :: 		RCC_APB2ENR |= 1 << 5;                     // Enable GPIO Clock PORT D
0x0466	0x4863    LDR	R0, [PC, #396]
0x0468	0x6800    LDR	R0, [R0, #0]
0x046A	0xF0400120  ORR	R1, R0, #32
0x046E	0x4861    LDR	R0, [PC, #388]
0x0470	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 94 :: 		RCC_APB2ENR |= 1 << 6;                     // Enable GPIO Clock PORT E
0x0472	0x4860    LDR	R0, [PC, #384]
0x0474	0x6800    LDR	R0, [R0, #0]
0x0476	0xF0400140  ORR	R1, R0, #64
0x047A	0x485E    LDR	R0, [PC, #376]
0x047C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 95 :: 		RCC_APB2ENR |= 1 << 14;                    // Enable USART1 Clock
0x047E	0x485D    LDR	R0, [PC, #372]
0x0480	0x6800    LDR	R0, [R0, #0]
0x0482	0xF4404180  ORR	R1, R0, #16384
0x0486	0x485B    LDR	R0, [PC, #364]
0x0488	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 99 :: 		GPIOA_CRH &= ~(0xFF << 4);                 // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x048A	0x485C    LDR	R0, [PC, #368]
0x048C	0x6801    LDR	R1, [R0, #0]
0x048E	0xF24F000F  MOVW	R0, #61455
0x0492	0x4001    ANDS	R1, R0
0x0494	0x4859    LDR	R0, [PC, #356]
0x0496	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 100 :: 		GPIOA_CRH |=  (0x0B << 4);                 // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x0498	0x4858    LDR	R0, [PC, #352]
0x049A	0x6800    LDR	R0, [R0, #0]
0x049C	0xF04001B0  ORR	R1, R0, #176
0x04A0	0x4856    LDR	R0, [PC, #344]
0x04A2	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 101 :: 		GPIOA_CRH |=  (0x04 << 8);                 // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x04A4	0x4855    LDR	R0, [PC, #340]
0x04A6	0x6800    LDR	R0, [R0, #0]
0x04A8	0xF4406180  ORR	R1, R0, #1024
0x04AC	0x4853    LDR	R0, [PC, #332]
0x04AE	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 103 :: 		GPIOA_CRL |= (0x04 << 0);                  // PA0 input CNF=input-floating b01; MODE: input b00 = 0x0100;
0x04B0	0x4853    LDR	R0, [PC, #332]
0x04B2	0x6800    LDR	R0, [R0, #0]
0x04B4	0xF0400104  ORR	R1, R0, #4
0x04B8	0x4851    LDR	R0, [PC, #324]
0x04BA	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 104 :: 		GPIOA_CRL |= (0x04 << 6);                  // PA6 input CNF=input-floating b01; MODE: input b00 = 0x0100;
0x04BC	0x4850    LDR	R0, [PC, #320]
0x04BE	0x6800    LDR	R0, [R0, #0]
0x04C0	0xF4407180  ORR	R1, R0, #256
0x04C4	0x484E    LDR	R0, [PC, #312]
0x04C6	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 106 :: 		GPIOD_CRL = 0x33333333;                   // PD0:7   CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x04C8	0xF04F3133  MOV	R1, #858993459
0x04CC	0x484D    LDR	R0, [PC, #308]
0x04CE	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 107 :: 		GPIOD_CRH = 0x33333333;                   // PD8:15  CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x04D0	0xF04F3133  MOV	R1, #858993459
0x04D4	0x484C    LDR	R0, [PC, #304]
0x04D6	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 108 :: 		GPIOE_CRH = 0x33333333;                   // PE8:15  CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x04D8	0xF04F3133  MOV	R1, #858993459
0x04DC	0x484B    LDR	R0, [PC, #300]
0x04DE	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 112 :: 		USART1_BRR = 0x00000506;                   // Clock=72MHz, oversample=16; 72MHz / (16*56,000) = 80.357
0x04E0	0xF2405106  MOVW	R1, #1286
0x04E4	0x484A    LDR	R0, [PC, #296]
0x04E6	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 116 :: 		USART1_CR1 &= ~(1 << 13);                  // Disable USART for configuration
0x04E8	0x4841    LDR	R0, [PC, #260]
0x04EA	0x6801    LDR	R1, [R0, #0]
0x04EC	0xF46F5000  MVN	R0, #8192
0x04F0	0x4001    ANDS	R1, R0
0x04F2	0x483F    LDR	R0, [PC, #252]
0x04F4	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 117 :: 		USART1_CR1 &= ~(1 << 12);                  // Force 8 data bits. Mbit set to 0
0x04F6	0x483E    LDR	R0, [PC, #248]
0x04F8	0x6801    LDR	R1, [R0, #0]
0x04FA	0xF46F5080  MVN	R0, #4096
0x04FE	0x4001    ANDS	R1, R0
0x0500	0x483B    LDR	R0, [PC, #236]
0x0502	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 118 :: 		USART1_CR1 &= ~(3 << 9);                   // Force no Parity & no parity control
0x0504	0x483A    LDR	R0, [PC, #232]
0x0506	0x6801    LDR	R1, [R0, #0]
0x0508	0xF46F60C0  MVN	R0, #1536
0x050C	0x4001    ANDS	R1, R0
0x050E	0x4838    LDR	R0, [PC, #224]
0x0510	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 119 :: 		USART1_CR2 &= ~(3 << 12);                  // Force 1 stop bit
0x0512	0x4840    LDR	R0, [PC, #256]
0x0514	0x6801    LDR	R1, [R0, #0]
0x0516	0xF46F5040  MVN	R0, #12288
0x051A	0x4001    ANDS	R1, R0
0x051C	0x483D    LDR	R0, [PC, #244]
0x051E	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 120 :: 		USART1_CR3 &= ~(3 << 8);                   // Force no flow control and no DMA for USART1
0x0520	0x483D    LDR	R0, [PC, #244]
0x0522	0x6801    LDR	R1, [R0, #0]
0x0524	0xF46F7040  MVN	R0, #768
0x0528	0x4001    ANDS	R1, R0
0x052A	0x483B    LDR	R0, [PC, #236]
0x052C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 121 :: 		USART1_CR1 &= ~(3 << 2);                   // Rx, Tx Enable
0x052E	0x4830    LDR	R0, [PC, #192]
0x0530	0x6801    LDR	R1, [R0, #0]
0x0532	0xF06F000C  MVN	R0, #12
0x0536	0x4001    ANDS	R1, R0
0x0538	0x482D    LDR	R0, [PC, #180]
0x053A	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 123 :: 		Delay_ms(100);                             // Allow time for USART1 to complete initialization
0x053C	0xF644777F  MOVW	R7, #20351
0x0540	0xF2C00712  MOVT	R7, #18
0x0544	0xBF00    NOP
0x0546	0xBF00    NOP
L_main0:
0x0548	0x1E7F    SUBS	R7, R7, #1
0x054A	0xD1FD    BNE	L_main0
0x054C	0xBF00    NOP
0x054E	0xBF00    NOP
0x0550	0xBF00    NOP
;P6_interrupts.c, 124 :: 		USART1_CR1 |= 1 << 13;                     // **NOTE: USART1 Enable must be done after configuration is complete.
0x0552	0x4827    LDR	R0, [PC, #156]
0x0554	0x6800    LDR	R0, [R0, #0]
0x0556	0xF4405100  ORR	R1, R0, #8192
0x055A	0x4825    LDR	R0, [PC, #148]
0x055C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 127 :: 		RCC_APB1ENR |= 1 << 0;                     // Enable TIMER2 Clock;
0x055E	0x482F    LDR	R0, [PC, #188]
0x0560	0x6800    LDR	R0, [R0, #0]
0x0562	0xF0400101  ORR	R1, R0, #1
0x0566	0x482D    LDR	R0, [PC, #180]
0x0568	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 131 :: 		TIM2_CR1 = 0x0000;                         /// Disable the timer for config/setup.s
0x056A	0x2100    MOVS	R1, #0
0x056C	0x482C    LDR	R0, [PC, #176]
0x056E	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 133 :: 		TIM2_PSC = 7999;                           // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1)
0x0570	0xF641713F  MOVW	R1, #7999
0x0574	0x482B    LDR	R0, [PC, #172]
0x0576	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 136 :: 		TIM2_ARR = (uint32_t) 9000 *100000;                           // Set the auto-reload register to the value calculated above
0x0578	0x492B    LDR	R1, [PC, #172]
0x057A	0x482C    LDR	R0, [PC, #176]
0x057C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 138 :: 		TIM2_DIER |= 1 << 0;                       // Allow timer Update interrupt enable
0x057E	0x482C    LDR	R0, [PC, #176]
0x0580	0x6800    LDR	R0, [R0, #0]
0x0582	0xF0400101  ORR	R1, R0, #1
0x0586	0x482A    LDR	R0, [PC, #168]
0x0588	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 140 :: 		TIM2_CR1 = 0x0001;                         // After timer setup, enable TIMER2; bit4=0 counting up.
0x058A	0x2101    MOVS	R1, #1
0x058C	0x4824    LDR	R0, [PC, #144]
0x058E	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 145 :: 		AFIO_EXTICR1  = 0x00000000;                // PA0 as External interrupt
0x0590	0x2100    MOVS	R1, #0
0x0592	0x4828    LDR	R0, [PC, #160]
0x0594	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 146 :: 		AFIO_EXTICR2 |= 0x00000100;                // PB6 as Enternal interrupt; Pin6/EXTI6[3:0] PortB=0x0001
0x0596	0x4828    LDR	R0, [PC, #160]
0x0598	0x6800    LDR	R0, [R0, #0]
0x059A	0xF4407180  ORR	R1, R0, #256
0x059E	0x4826    LDR	R0, [PC, #152]
0x05A0	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 147 :: 		EXTI_RTSR    |= 0x00000041;                // Set Edge trigger register for interrupt on rising edge for PA0 and PB6
0x05A2	0x4826    LDR	R0, [PC, #152]
0x05A4	0x6800    LDR	R0, [R0, #0]
0x05A6	0xF0400141  ORR	R1, R0, #65
0x05AA	0x4824    LDR	R0, [PC, #144]
0x05AC	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 150 :: 		EXTI_IMR     |= 0x00000041;                // Set interrupt request from TR6 and TR0 to not masked (cpu CANNOT ignore it)
0x05AE	0x4824    LDR	R0, [PC, #144]
0x05B0	0x6800    LDR	R0, [R0, #0]
0x05B2	0xF0400141  ORR	R1, R0, #65
0x05B6	0x4822    LDR	R0, [PC, #136]
0x05B8	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 163 :: 		NVIC_ISER0 |= 1 << 6;                     // Enable NVIC interrupt set enable registers for EXTI0 line zero (PA0)
0x05BA	0x4822    LDR	R0, [PC, #136]
0x05BC	0x6800    LDR	R0, [R0, #0]
0x05BE	0xF0400140  ORR	R1, R0, #64
0x05C2	0x4820    LDR	R0, [PC, #128]
0x05C4	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 164 :: 		NVIC_ISER0 |= (long int) 1 << 23;                    // Enable NVIC interrupt set enable registers for EXTI6 PB6
0x05C6	0x481F    LDR	R0, [PC, #124]
0x05C8	0x6800    LDR	R0, [R0, #0]
0x05CA	0xF4400100  ORR	R1, R0, #8388608
0x05CE	0x481D    LDR	R0, [PC, #116]
0x05D0	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 166 :: 		NVIC_ISER0 |= (uint32_t) 1 << 28;       // Enable NVIC interrupt enable for TIM2 global interrupt vector mapping 28
0x05D2	0x481C    LDR	R0, [PC, #112]
0x05D4	0x6800    LDR	R0, [R0, #0]
0x05D6	0xF0405180  ORR	R1, R0, #268435456
0x05DA	0x481A    LDR	R0, [PC, #104]
0x05DC	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 171 :: 		GPIOD_ODR = 0x0000;
0x05DE	0x2100    MOVS	R1, #0
0x05E0	0x4819    LDR	R0, [PC, #100]
0x05E2	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 172 :: 		GPIOE_ODR = 0x00 << 8;                     // PORT E only has a High bank
0x05E4	0xF2400100  MOVW	R1, #0
0x05E8	0x4818    LDR	R0, [PC, #96]
0x05EA	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 176 :: 		for (;;) {
L_main2:
;P6_interrupts.c, 178 :: 		}
0x05EC	0xE7FE    B	L_main2
;P6_interrupts.c, 179 :: 		}
L_end_main:
L__main_end_loop:
0x05EE	0xE7FE    B	L__main_end_loop
0x05F0	0x380C4001  	USART1_CR1+0
0x05F4	0x10184002  	RCC_APB2ENR+0
0x05F8	0x00044001  	AFIO_MAPR+0
0x05FC	0x08044001  	GPIOA_CRH+0
0x0600	0x08004001  	GPIOA_CRL+0
0x0604	0x14004001  	GPIOD_CRL+0
0x0608	0x14044001  	GPIOD_CRH+0
0x060C	0x18044001  	GPIOE_CRH+0
0x0610	0x38084001  	USART1_BRR+0
0x0614	0x38104001  	USART1_CR2+0
0x0618	0x38144001  	USART1_CR3+0
0x061C	0x101C4002  	RCC_APB1ENR+0
0x0620	0x00004000  	TIM2_CR1+0
0x0624	0x00284000  	TIM2_PSC+0
0x0628	0xE90035A4  	#900000000
0x062C	0x002C4000  	TIM2_ARR+0
0x0630	0x000C4000  	TIM2_DIER+0
0x0634	0x00084001  	AFIO_EXTICR1+0
0x0638	0x000C4001  	AFIO_EXTICR2+0
0x063C	0x04084001  	EXTI_RTSR+0
0x0640	0x04004001  	EXTI_IMR+0
0x0644	0xE100E000  	NVIC_ISER0+0
0x0648	0x140C4001  	GPIOD_ODR+0
0x064C	0x180C4001  	GPIOE_ODR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0228	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x022A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x022E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0232	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0236	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0238	0xB001    ADD	SP, SP, #4
0x023A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x01EC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x01EE	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x01F2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x01F6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x01FA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x01FC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0200	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0202	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0204	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x0206	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x020A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x020E	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0210	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0214	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x0216	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x0218	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x021C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0220	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0222	0xB001    ADD	SP, SP, #4
0x0224	0x4770    BX	LR
; end of ___FillZeros
_initClock72MHz:
;P6_interrupts.c, 59 :: 		void initClock72MHz() {
0x0150	0xB081    SUB	SP, SP, #4
;P6_interrupts.c, 63 :: 		RCC_CR = 0x05010081;
0x0152	0x4905    LDR	R1, [PC, #20]
0x0154	0x4805    LDR	R0, [PC, #20]
0x0156	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 70 :: 		RCC_CFGR = 0x091D8402; // IDE Scheme
0x0158	0x4905    LDR	R1, [PC, #20]
0x015A	0x4806    LDR	R0, [PC, #24]
0x015C	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 77 :: 		RCC_CFGR2 = 0x00010644;
0x015E	0x4906    LDR	R1, [PC, #24]
0x0160	0x4806    LDR	R0, [PC, #24]
0x0162	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 78 :: 		}
L_end_initClock72MHz:
0x0164	0xB001    ADD	SP, SP, #4
0x0166	0x4770    BX	LR
0x0168	0x00810501  	#83951745
0x016C	0x10004002  	RCC_CR+0
0x0170	0x8402091D  	#152929282
0x0174	0x10044002  	RCC_CFGR+0
0x0178	0x06440001  	#67140
0x017C	0x102C4002  	RCC_CFGR2+0
; end of _initClock72MHz
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x02BC	0xB081    SUB	SP, SP, #4
0x02BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x02C2	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x02C4	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x02C6	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x02C8	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x02CA	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x02CE	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x02D0	0x484A    LDR	R0, [PC, #296]
0x02D2	0x1840    ADDS	R0, R0, R1
0x02D4	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x02D6	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x02DA	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x02DC	0xF64B3080  MOVW	R0, #48000
0x02E0	0x4281    CMP	R1, R0
0x02E2	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x02E4	0x4846    LDR	R0, [PC, #280]
0x02E6	0x6800    LDR	R0, [R0, #0]
0x02E8	0xF0400102  ORR	R1, R0, #2
0x02EC	0x4844    LDR	R0, [PC, #272]
0x02EE	0x6001    STR	R1, [R0, #0]
0x02F0	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x02F2	0xF64550C0  MOVW	R0, #24000
0x02F6	0x4285    CMP	R5, R0
0x02F8	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x02FA	0x4841    LDR	R0, [PC, #260]
0x02FC	0x6800    LDR	R0, [R0, #0]
0x02FE	0xF0400101  ORR	R1, R0, #1
0x0302	0x483F    LDR	R0, [PC, #252]
0x0304	0x6001    STR	R1, [R0, #0]
0x0306	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x0308	0x483D    LDR	R0, [PC, #244]
0x030A	0x6801    LDR	R1, [R0, #0]
0x030C	0xF06F0007  MVN	R0, #7
0x0310	0x4001    ANDS	R1, R0
0x0312	0x483B    LDR	R0, [PC, #236]
0x0314	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x0316	0xF7FFFF33  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x031A	0x483A    LDR	R0, [PC, #232]
0x031C	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x031E	0x483A    LDR	R0, [PC, #232]
0x0320	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x0322	0x483A    LDR	R0, [PC, #232]
0x0324	0xEA020100  AND	R1, R2, R0, LSL #0
0x0328	0x4839    LDR	R0, [PC, #228]
0x032A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x032C	0xF0020001  AND	R0, R2, #1
0x0330	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0332	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0334	0x4836    LDR	R0, [PC, #216]
0x0336	0x6800    LDR	R0, [R0, #0]
0x0338	0xF0000002  AND	R0, R0, #2
0x033C	0x2800    CMP	R0, #0
0x033E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x0340	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0342	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x0344	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0346	0xF4023080  AND	R0, R2, #65536
0x034A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x034C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x034E	0x4830    LDR	R0, [PC, #192]
0x0350	0x6800    LDR	R0, [R0, #0]
0x0352	0xF4003000  AND	R0, R0, #131072
0x0356	0x2800    CMP	R0, #0
0x0358	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x035A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x035C	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x035E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0360	0xF0025080  AND	R0, R2, #268435456
0x0364	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x0366	0x482A    LDR	R0, [PC, #168]
0x0368	0x6800    LDR	R0, [R0, #0]
0x036A	0xF0405180  ORR	R1, R0, #268435456
0x036E	0x4828    LDR	R0, [PC, #160]
0x0370	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0372	0x4827    LDR	R0, [PC, #156]
0x0374	0x6800    LDR	R0, [R0, #0]
0x0376	0xF0005000  AND	R0, R0, #536870912
0x037A	0x2800    CMP	R0, #0
0x037C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x037E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0380	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0382	0xF0026080  AND	R0, R2, #67108864
0x0386	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x0388	0x4821    LDR	R0, [PC, #132]
0x038A	0x6800    LDR	R0, [R0, #0]
0x038C	0xF0406180  ORR	R1, R0, #67108864
0x0390	0x481F    LDR	R0, [PC, #124]
0x0392	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0394	0x4611    MOV	R1, R2
0x0396	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0398	0x481D    LDR	R0, [PC, #116]
0x039A	0x6800    LDR	R0, [R0, #0]
0x039C	0xF0006000  AND	R0, R0, #134217728
0x03A0	0x2800    CMP	R0, #0
0x03A2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x03A4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x03A6	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x03A8	0x4611    MOV	R1, R2
0x03AA	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03AC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x03B0	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x03B2	0x4817    LDR	R0, [PC, #92]
0x03B4	0x6800    LDR	R0, [R0, #0]
0x03B6	0xF0407180  ORR	R1, R0, #16777216
0x03BA	0x4815    LDR	R0, [PC, #84]
0x03BC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x03BE	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x03C0	0x4813    LDR	R0, [PC, #76]
0x03C2	0x6800    LDR	R0, [R0, #0]
0x03C4	0xF0007000  AND	R0, R0, #33554432
0x03C8	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x03CA	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x03CC	0x460A    MOV	R2, R1
0x03CE	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x03D0	0x480C    LDR	R0, [PC, #48]
0x03D2	0x6800    LDR	R0, [R0, #0]
0x03D4	0xF000010C  AND	R1, R0, #12
0x03D8	0x0090    LSLS	R0, R2, #2
0x03DA	0xF000000C  AND	R0, R0, #12
0x03DE	0x4281    CMP	R1, R0
0x03E0	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x03E2	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x03E4	0xF8DDE000  LDR	LR, [SP, #0]
0x03E8	0xB001    ADD	SP, SP, #4
0x03EA	0x4770    BX	LR
0x03EC	0x00811501  	#352387201
0x03F0	0x8402091D  	#152929282
0x03F4	0xF6440001  	#128580
0x03F8	0x19400001  	#72000
0x03FC	0x06640000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0400	0x20004002  	FLASH_ACR+0
0x0404	0x10044002  	RCC_CFGR+0
0x0408	0x102C4002  	RCC_CFGR2+0
0x040C	0xFFFF000F  	#1048575
0x0410	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0180	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0182	0x4815    LDR	R0, [PC, #84]
0x0184	0x6800    LDR	R0, [R0, #0]
0x0186	0xF0400101  ORR	R1, R0, #1
0x018A	0x4813    LDR	R0, [PC, #76]
0x018C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x018E	0x4913    LDR	R1, [PC, #76]
0x0190	0x4813    LDR	R0, [PC, #76]
0x0192	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0194	0x4810    LDR	R0, [PC, #64]
0x0196	0x6801    LDR	R1, [R0, #0]
0x0198	0x4812    LDR	R0, [PC, #72]
0x019A	0x4001    ANDS	R1, R0
0x019C	0x480E    LDR	R0, [PC, #56]
0x019E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x01A0	0x480D    LDR	R0, [PC, #52]
0x01A2	0x6801    LDR	R1, [R0, #0]
0x01A4	0xF46F2080  MVN	R0, #262144
0x01A8	0x4001    ANDS	R1, R0
0x01AA	0x480B    LDR	R0, [PC, #44]
0x01AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x01AE	0x480C    LDR	R0, [PC, #48]
0x01B0	0x6801    LDR	R1, [R0, #0]
0x01B2	0xF46F00FE  MVN	R0, #8323072
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x4809    LDR	R0, [PC, #36]
0x01BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x01BC	0x4806    LDR	R0, [PC, #24]
0x01BE	0x6801    LDR	R1, [R0, #0]
0x01C0	0xF06F50A0  MVN	R0, #335544320
0x01C4	0x4001    ANDS	R1, R0
0x01C6	0x4804    LDR	R0, [PC, #16]
0x01C8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x01CA	0xF04F0100  MOV	R1, #0
0x01CE	0x4806    LDR	R0, [PC, #24]
0x01D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x01D2	0xB001    ADD	SP, SP, #4
0x01D4	0x4770    BX	LR
0x01D6	0xBF00    NOP
0x01D8	0x10004002  	RCC_CR+0
0x01DC	0x0000F0FF  	#-251723776
0x01E0	0x10044002  	RCC_CFGR+0
0x01E4	0xFFFFFEF6  	#-17367041
0x01E8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x0650	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x0652	0x4902    LDR	R1, [PC, #8]
0x0654	0x4802    LDR	R0, [PC, #8]
0x0656	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x0658	0xB001    ADD	SP, SP, #4
0x065A	0x4770    BX	LR
0x065C	0x19400001  	#72000
0x0660	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x02B4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x02B6	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x02B8	0xB001    ADD	SP, SP, #4
0x02BA	0x4770    BX	LR
; end of ___GenExcept
0x0674	0xB500    PUSH	(R14)
0x0676	0xF8DFB014  LDR	R11, [PC, #20]
0x067A	0xF8DFA014  LDR	R10, [PC, #20]
0x067E	0xF8DFC014  LDR	R12, [PC, #20]
0x0682	0xF7FFFDD1  BL	552
0x0686	0xBD00    POP	(R15)
0x0688	0x4770    BX	LR
0x068A	0xBF00    NOP
0x068C	0x00002000  	#536870912
0x0690	0x00042000  	#536870916
0x0694	0x04140000  	#1044
0x06F4	0xB500    PUSH	(R14)
0x06F6	0xF8DFB010  LDR	R11, [PC, #16]
0x06FA	0xF8DFA010  LDR	R10, [PC, #16]
0x06FE	0xF7FFFD75  BL	492
0x0702	0xBD00    POP	(R15)
0x0704	0x4770    BX	LR
0x0706	0xBF00    NOP
0x0708	0x00002000  	#536870912
0x070C	0x00082000  	#536870920
_TIMER2_ISR:
;P6_interrupts.c, 49 :: 		void TIMER2_ISR () iv IVT_INT_TIM2 {
;P6_interrupts.c, 50 :: 		TIM2_SR |=  ~(1 << 0);         // Bit[0] = UIF update intrpt flag. 1 to reset
0x023C	0x4806    LDR	R0, [PC, #24]
0x023E	0x6801    LDR	R1, [R0, #0]
0x0240	0xF06F0001  MVN	R0, #1
0x0244	0x4301    ORRS	R1, R0
0x0246	0x4804    LDR	R0, [PC, #16]
0x0248	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 52 :: 		GPIOE_ODR=~GPIOE_ODR;
0x024A	0x4804    LDR	R0, [PC, #16]
0x024C	0x6800    LDR	R0, [R0, #0]
0x024E	0x43C1    MVN	R1, R0
0x0250	0x4802    LDR	R0, [PC, #8]
0x0252	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 54 :: 		}
L_end_TIMER2_ISR:
0x0254	0x4770    BX	LR
0x0256	0xBF00    NOP
0x0258	0x00104000  	TIM2_SR+0
0x025C	0x180C4001  	GPIOE_ODR+0
; end of _TIMER2_ISR
_EXTIPA0:
;P6_interrupts.c, 40 :: 		void EXTIPA0() iv IVT_INT_EXTI0 ics ICS_AUTO {
;P6_interrupts.c, 42 :: 		EXTI_PR |= 1 << 0;      // PA0 == PR0 bit
0x0260	0x480A    LDR	R0, [PC, #40]
0x0262	0x6800    LDR	R0, [R0, #0]
0x0264	0xF0400101  ORR	R1, R0, #1
0x0268	0x4808    LDR	R0, [PC, #32]
0x026A	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 44 :: 		GPIO_TEST->b13 = 0;
0x026C	0x2300    MOVS	R3, #0
0x026E	0x4A08    LDR	R2, [PC, #32]
0x0270	0x6811    LDR	R1, [R2, #0]
0x0272	0x6808    LDR	R0, [R1, #0]
0x0274	0xF363304D  BFI	R0, R3, #13, #1
0x0278	0x6008    STR	R0, [R1, #0]
;P6_interrupts.c, 45 :: 		*GPIO_TEST = ~(*GPIO_TEST);
0x027A	0x4610    MOV	R0, R2
0x027C	0x6800    LDR	R0, [R0, #0]
0x027E	0x6800    LDR	R0, [R0, #0]
0x0280	0x43C1    MVN	R1, R0
0x0282	0x4610    MOV	R0, R2
0x0284	0x6800    LDR	R0, [R0, #0]
0x0286	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 47 :: 		}
L_end_EXTIPA0:
0x0288	0x4770    BX	LR
0x028A	0xBF00    NOP
0x028C	0x04144001  	EXTI_PR+0
0x0290	0x00002000  	_GPIO_TEST+0
; end of _EXTIPA0
_EXTIPB6:
;P6_interrupts.c, 33 :: 		void EXTIPB6() iv IVT_INT_EXTI9_5 ics ICS_AUTO {
;P6_interrupts.c, 36 :: 		EXTI_PR |= 1 << 6;     // PB6 = PR6 Bit
0x0294	0x4805    LDR	R0, [PC, #20]
0x0296	0x6800    LDR	R0, [R0, #0]
0x0298	0xF0400140  ORR	R1, R0, #64
0x029C	0x4803    LDR	R0, [PC, #12]
0x029E	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 37 :: 		GPIOD_ODR = ~GPIOD_ODR;
0x02A0	0x4803    LDR	R0, [PC, #12]
0x02A2	0x6800    LDR	R0, [R0, #0]
0x02A4	0x43C1    MVN	R1, R0
0x02A6	0x4802    LDR	R0, [PC, #8]
0x02A8	0x6001    STR	R1, [R0, #0]
;P6_interrupts.c, 38 :: 		}
L_end_EXTIPB6:
0x02AA	0x4770    BX	LR
0x02AC	0x04144001  	EXTI_PR+0
0x02B0	0x140C4001  	GPIOD_ODR+0
; end of _EXTIPB6
;P6_interrupts.c,0 :: ?ICS_GPIO_TEST [4]
0x0414	0x4001140C ;?ICS_GPIO_TEST+0
; end of ?ICS_GPIO_TEST
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x0664	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x0668	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x066C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x0670	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [48]    _initClock72MHz
0x0180     [108]    __Lib_System_105_107_SystemClockSetDefault
0x01EC      [58]    ___FillZeros
0x0228      [20]    ___CC2DW
0x023C      [36]    _TIMER2_ISR
0x0260      [52]    _EXTIPA0
0x0294      [32]    _EXTIPB6
0x02B4       [8]    ___GenExcept
0x02BC     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x0418     [568]    _main
0x0650      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _GPIO_TEST
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0414       [4]    ?ICS_GPIO_TEST
0x0664      [16]    __Lib_System_105_107_APBAHBPrescTable
