{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699081001930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699081001930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  4 03:56:41 2023 " "Processing started: Sat Nov  4 03:56:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699081001930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081001930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumador_completo -c sumador_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumador_completo -c sumador_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081001930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699081002199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699081002199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo_sin_procesos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo_sin_procesos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo_sin_procesos-como_funciona " "Found design unit 1: sumador_completo_sin_procesos-como_funciona" {  } { { "sumador_completo_sin_procesos.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_sin_procesos.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011250 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo_sin_procesos " "Found entity 1: sumador_completo_sin_procesos" {  } { { "sumador_completo_sin_procesos.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_sin_procesos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081011250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo_con_procesos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo_con_procesos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo_con_procesos-como_funciona " "Found design unit 1: sumador_completo_con_procesos-como_funciona" {  } { { "sumador_completo_con_procesos.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_con_procesos.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011250 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo_con_procesos " "Found entity 1: sumador_completo_con_procesos" {  } { { "sumador_completo_con_procesos.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_con_procesos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081011250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_sumador_completo-sim " "Found design unit 1: testbench_sumador_completo-sim" {  } { { "sumador_completo_testbench.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_testbench.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011251 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_sumador_completo " "Found entity 1: testbench_sumador_completo" {  } { { "sumador_completo_testbench.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699081011251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081011251 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sumador_completo sumador_completo_testbench.vhd(11) " "VHDL error at sumador_completo_testbench.vhd(11): object \"sumador_completo\" is used but not declared" {  } { { "sumador_completo_testbench.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_testbench.vhd" 11 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1699081011252 ""}
{ "Error" "EVRFX_VHDL_DESIGN_UNIT_NOT_VISIBLE" "sumador_completo sumador_completo sumador_completo_testbench.vhd(11) " "VHDL Scope error at sumador_completo_testbench.vhd(11): design unit \"sumador_completo\" is not visible in the present scope - you must refer to it with an expanded name such as \"work.sumador_completo\"" {  } { { "sumador_completo_testbench.vhd" "" { Text "/home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_testbench.vhd" 11 0 0 } }  } 0 10815 "VHDL Scope error at %3!s!: design unit \"%1!s!\" is not visible in the present scope - you must refer to it with an expanded name such as \"work.%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699081011252 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699081011343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov  4 03:56:51 2023 " "Processing ended: Sat Nov  4 03:56:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699081011343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699081011343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699081011343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081011343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699081012015 ""}
