# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fpga_temelli_gomulu_sistem_tasarimi.srcs/sources_1/new/num_comp.vhd" \
"../../../../fpga_temelli_gomulu_sistem_tasarimi.srcs/sources_1/new/sevenseg_led.vhd" \
"../../../../fpga_temelli_gomulu_sistem_tasarimi.srcs/sim_1/new/tb_num_comp.vhd" \

# Do not sort compile order
nosort
