INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Users/hiqbal/FPGA_HWSW/FPGA_AES_Accelerator/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs/sources_1/new/Power_Monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Power_Monitor
INFO: [VRFC 10-311] analyzing module calc_avg
WARNING: [VRFC 10-8497] literal value 'h64 truncated to fit in 2 bits [Z:/Users/hiqbal/FPGA_HWSW/FPGA_AES_Accelerator/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs/sources_1/new/Power_Monitor.sv:31]
WARNING: [VRFC 10-634] event expressions must result in a singular type [Z:/Users/hiqbal/FPGA_HWSW/FPGA_AES_Accelerator/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs/sources_1/new/Power_Monitor.sv:26]
INFO: [VRFC 10-311] analyzing module one_to_100
INFO: [VRFC 10-311] analyzing module freq_ro
INFO: [VRFC 10-311] analyzing module ring_osc
INFO: [VRFC 10-311] analyzing module reset_enable
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module and_1
INFO: [VRFC 10-311] analyzing module inv_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Users/hiqbal/FPGA_HWSW/FPGA_AES_Accelerator/Hacking_Time/Power_MonitorV2/Power_MonitorV2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
