
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.087792    0.447760    0.614239    0.614239 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.447760    0.000000    0.614239 v sign (out)
                                              0.614239   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464239   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.044470    0.233407    0.454527    0.454527 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.233407    0.000000    0.454527 v _192_/A (sg13g2_xnor2_1)
     1    0.001355    0.041765    0.154324    0.608851 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041765    0.000000    0.608851 v _294_/D (sg13g2_dfrbpq_1)
                                              0.608851   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.034773    0.115227   library hold time
                                              0.115227   data required time
---------------------------------------------------------------------------------------------
                                              0.115227   data required time
                                             -0.608851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493624   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002759    0.068565    0.196050    0.661308 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.068565    0.000000    0.661308 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.027198    0.046572    0.707880 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027198    0.000000    0.707880 v _301_/D (sg13g2_dfrbpq_1)
                                              0.707880   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.028902    0.121098   library hold time
                                              0.121098   data required time
---------------------------------------------------------------------------------------------
                                              0.121098   data required time
                                             -0.707880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586782   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _199_/A (sg13g2_xnor2_1)
     2    0.007735    0.099719    0.191412    0.611131 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.099719    0.000000    0.611131 v _200_/B (sg13g2_xor2_1)
     1    0.001355    0.036461    0.097518    0.708649 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036461    0.000000    0.708649 v _296_/D (sg13g2_dfrbpq_1)
                                              0.708649   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.032636    0.117364   library hold time
                                              0.117364   data required time
---------------------------------------------------------------------------------------------
                                              0.117364   data required time
                                             -0.708649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591284   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301825    0.489606    0.489606 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301825    0.000000    0.489606 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.673380 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.673380 v _293_/D (sg13g2_dfrbpq_1)
                                              0.673380   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.069823    0.080177   library hold time
                                              0.080177   data required time
---------------------------------------------------------------------------------------------
                                              0.080177   data required time
                                             -0.673380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.044470    0.233407    0.454527    0.454527 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.233407    0.000000    0.454527 v _213_/B (sg13g2_nand3_1)
     2    0.007934    0.113045    0.158166    0.612693 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113045    0.000000    0.612693 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001355    0.044363    0.103862    0.716555 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.044363    0.000000    0.716555 v _300_/D (sg13g2_dfrbpq_1)
                                              0.716555   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.035820    0.114180   library hold time
                                              0.114180   data required time
---------------------------------------------------------------------------------------------
                                              0.114180   data required time
                                             -0.716555   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602376   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _198_/A (sg13g2_nand2_1)
     1    0.003115    0.068699    0.093757    0.513476 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.068699    0.000000    0.513476 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.007525    0.095637    0.111180    0.624656 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.095637    0.000000    0.624656 v _204_/B (sg13g2_xor2_1)
     1    0.001355    0.036512    0.096052    0.720707 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.036512    0.000000    0.720707 v _297_/D (sg13g2_dfrbpq_1)
                                              0.720707   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.032656    0.117344   library hold time
                                              0.117344   data required time
---------------------------------------------------------------------------------------------
                                              0.117344   data required time
                                             -0.720707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603363   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _195_/A (sg13g2_xor2_1)
     2    0.007525    0.068750    0.199854    0.656951 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068750    0.000000    0.656951 v _196_/B (sg13g2_xor2_1)
     1    0.001355    0.036673    0.083974    0.740925 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.036673    0.000000    0.740925 v _295_/D (sg13g2_dfrbpq_1)
                                              0.740925   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.032721    0.117279   library hold time
                                              0.117279   data required time
---------------------------------------------------------------------------------------------
                                              0.117279   data required time
                                             -0.740925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623646   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _210_/A (sg13g2_xnor2_1)
     1    0.004766    0.075329    0.186477    0.651734 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.075329    0.000000    0.651734 v _211_/B (sg13g2_xnor2_1)
     1    0.001355    0.040630    0.089783    0.741517 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040630    0.000000    0.741517 v _299_/D (sg13g2_dfrbpq_1)
                                              0.741517   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.034316    0.115684   library hold time
                                              0.115684   data required time
---------------------------------------------------------------------------------------------
                                              0.115684   data required time
                                             -0.741517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625833   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _206_/B (sg13g2_xnor2_1)
     2    0.008256    0.107834    0.199029    0.664287 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.107834    0.000000    0.664287 v _208_/A (sg13g2_xor2_1)
     1    0.001355    0.036823    0.109016    0.773304 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.036823    0.000000    0.773304 v _298_/D (sg13g2_dfrbpq_1)
                                              0.773304   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.032781    0.117219   library hold time
                                              0.117219   data required time
---------------------------------------------------------------------------------------------
                                              0.117219   data required time
                                             -0.773304   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656085   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _173_/B1 (sg13g2_o21ai_1)
     2    0.005790    0.090376    0.122647    0.542366 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.090376    0.000000    0.542366 ^ _174_/B (sg13g2_nand2_1)
     1    0.002693    0.052346    0.093674    0.636039 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.052346    0.000000    0.636039 v _175_/B (sg13g2_nand2_1)
     1    0.080000    0.515778    0.400671    1.036710 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.515778    0.000000    1.036710 ^ sine_out[26] (out)
                                              1.036710   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.036710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886710   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _215_/B (sg13g2_nand3_1)
     2    0.005247    0.088877    0.128402    0.548120 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.088877    0.000000    0.548120 ^ _284_/B (sg13g2_and2_1)
     1    0.080000    0.513259    0.497056    1.045177 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.513259    0.000000    1.045177 ^ sine_out[12] (out)
                                              1.045177   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.045177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895177   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239808    0.446087    0.446087 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239808    0.000000    0.446087 ^ _158_/A (sg13g2_nor2_1)
     3    0.008578    0.100042    0.152500    0.598587 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.100042    0.000000    0.598587 v _159_/A2 (sg13g2_a21oi_1)
     1    0.002825    0.072078    0.133769    0.732356 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.072078    0.000000    0.732356 ^ _160_/B (sg13g2_nor2_1)
     1    0.080000    0.406933    0.358114    1.090470 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.406933    0.000000    1.090470 v sine_out[19] (out)
                                              1.090470   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.090470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940470   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _170_/A (sg13g2_nand2_1)
     1    0.080000    0.515779    0.569546    1.112576 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.515779    0.000000    1.112576 ^ sine_out[24] (out)
                                              1.112576   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.112576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.962576   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _172_/A (sg13g2_nand2_1)
     1    0.080000    0.515779    0.569546    1.112576 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.515779    0.000000    1.112576 ^ sine_out[25] (out)
                                              1.112576   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.112576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.962576   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _180_/A (sg13g2_nand2_1)
     1    0.080000    0.515783    0.569546    1.112576 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.515783    0.000000    1.112576 ^ sine_out[28] (out)
                                              1.112576   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.112576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.962576   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.002693    0.094859    0.184248    0.690443 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.094859    0.000000    0.690443 v _179_/B (sg13g2_nand2_1)
     2    0.005707    0.064280    0.092512    0.782955 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064280    0.000000    0.782955 ^ _281_/B (sg13g2_nor2_1)
     1    0.080000    0.406906    0.353078    1.136033 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.406906    0.000000    1.136033 v sine_out[8] (out)
                                              1.136033   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.136033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.986033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _140_/B (sg13g2_nor2_1)
     5    0.013501    0.134115    0.193928    0.687244 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.134115    0.000000    0.687244 v _144_/A (sg13g2_nand2_1)
     2    0.005707    0.061944    0.095713    0.782957 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061944    0.000000    0.782957 ^ _212_/B (sg13g2_nor2_1)
     2    0.082692    0.420233    0.361476    1.144433 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.420233    0.000000    1.144433 v sine_out[2] (out)
                                              1.144433   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.144433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.994433   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _146_/B1 (sg13g2_o21ai_1)
     4    0.010831    0.151468    0.212015    0.705331 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.151468    0.000000    0.705331 v _147_/B (sg13g2_nand2_1)
     2    0.005707    0.057631    0.112214    0.817545 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057631    0.000000    0.817545 ^ _275_/B (sg13g2_nor2_1)
     1    0.080000    0.406884    0.348783    1.166328 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.406884    0.000000    1.166328 v sine_out[3] (out)
                                              1.166328   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.166328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.016328   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _176_/B1 (sg13g2_o21ai_1)
     1    0.080000    0.613740    0.638155    1.181186 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.613740    0.000000    1.181186 ^ sine_out[27] (out)
                                              1.181186   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.181186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.031186   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136161    0.178456    0.635553 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136161    0.000000    0.635553 ^ _147_/B (sg13g2_nand2_1)
     2    0.005385    0.081102    0.128543    0.764096 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.081102    0.000000    0.764096 v _149_/B (sg13g2_nand2_1)
     1    0.080000    0.510377    0.417137    1.181233 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.510377    0.000000    1.181233 ^ sine_out[15] (out)
                                              1.181233   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.181233   data arrival time
---------------------------------------------------------------------------------------------
                                              1.031233   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.470268    0.587562    1.182639 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.470268    0.000000    1.182639 v sine_out[16] (out)
                                              1.182639   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032639   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.470268    0.587562    1.182639 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.470268    0.000000    1.182639 v sine_out[18] (out)
                                              1.182639   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032639   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.470268    0.587562    1.182639 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.470268    0.000000    1.182639 v sine_out[20] (out)
                                              1.182639   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032639   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.470268    0.587562    1.182639 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.470268    0.000000    1.182639 v sine_out[21] (out)
                                              1.182639   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032639   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.470268    0.587562    1.182639 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.470268    0.000000    1.182639 v sine_out[22] (out)
                                              1.182639   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032639   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.080000    0.475203    0.592410    1.187486 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.475203    0.000000    1.187486 v sine_out[17] (out)
                                              1.187486   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.187486   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037486   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _167_/A (sg13g2_nor2_1)
     1    0.080000    0.406992    0.593018    1.188094 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.406992    0.000000    1.188094 v sine_out[23] (out)
                                              1.188094   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.188094   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038094   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301825    0.489606    0.489606 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301825    0.000000    0.489606 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.673380 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.673380 v _138_/A (sg13g2_nor2_1)
     2    0.005706    0.109671    0.145962    0.819342 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.109671    0.000000    0.819342 ^ _279_/B (sg13g2_nor2_1)
     1    0.080000    0.407882    0.382425    1.201767 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.407882    0.000000    1.201767 v sine_out[7] (out)
                                              1.201767   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.201767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051767   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.087792    0.447760    0.614239    0.614239 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.447760    0.000000    0.614239 v _127_/A (sg13g2_inv_1)
     1    0.080000    0.548627    0.615607    1.229846 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.548627    0.000000    1.229846 ^ signB (out)
                                              1.229846   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.229846   data arrival time
---------------------------------------------------------------------------------------------
                                              1.079846   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239808    0.446087    0.446087 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239808    0.000000    0.446087 ^ _125_/A (sg13g2_inv_1)
    10    0.027107    0.182910    0.251118    0.697205 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.182910    0.000000    0.697205 v _163_/B1 (sg13g2_o21ai_1)
     4    0.011420    0.125746    0.161647    0.858852 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.125746    0.000000    0.858852 ^ _276_/B (sg13g2_nor2_1)
     1    0.080000    0.408947    0.392844    1.251696 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.408947    0.000000    1.251696 v sine_out[4] (out)
                                              1.251696   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.251696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.101696   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.080000    0.758170    0.758742    1.252058 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.758170    0.000000    1.252058 v sine_out[31] (out)
                                              1.252058   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.252058   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102058   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _130_/B (sg13g2_nor2_1)
     2    0.005110    0.113247    0.152984    0.748060 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.113247    0.000000    0.748060 v _136_/B (sg13g2_nand2b_1)
     4    0.011411    0.103552    0.128765    0.876825 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.103552    0.000000    0.876825 ^ _277_/A (sg13g2_nor2_1)
     1    0.080000    0.413426    0.383559    1.260384 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.413426    0.000000    1.260384 v sine_out[5] (out)
                                              1.260384   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.260384   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110384   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _130_/B (sg13g2_nor2_1)
     2    0.005110    0.113247    0.152984    0.748060 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.113247    0.000000    0.748060 v _136_/B (sg13g2_nand2b_1)
     4    0.011411    0.103552    0.128765    0.876825 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.103552    0.000000    0.876825 ^ _278_/A (sg13g2_nor2_1)
     1    0.080000    0.413426    0.383559    1.260384 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.413426    0.000000    1.260384 v sine_out[6] (out)
                                              1.260384   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.260384   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110384   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.070489    0.450853    0.593934    0.593934 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.450853    0.000000    0.593934 ^ _181_/A (sg13g2_and2_1)
     4    0.011797    0.102029    0.291973    0.885907 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.102029    0.000000    0.885907 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.408788    0.378291    1.264199 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.408788    0.000000    1.264199 v sine_out[29] (out)
                                              1.264199   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.264199   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114199   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.070489    0.450853    0.593934    0.593934 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.450853    0.000000    0.593934 ^ _181_/A (sg13g2_and2_1)
     4    0.011797    0.102029    0.291973    0.885907 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.102029    0.000000    0.885907 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.408788    0.378291    1.264199 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.408788    0.000000    1.264199 v sine_out[30] (out)
                                              1.264199   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.264199   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114199   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _140_/B (sg13g2_nor2_1)
     5    0.014137    0.223541    0.258214    0.715311 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.223541    0.000000    0.715311 ^ _144_/A (sg13g2_nand2_1)
     2    0.005385    0.078565    0.141534    0.856845 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.078565    0.000000    0.856845 v _145_/B (sg13g2_nand2_1)
     1    0.080000    0.510377    0.415685    1.272530 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.510377    0.000000    1.272530 ^ sine_out[14] (out)
                                              1.272530   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.272530   data arrival time
---------------------------------------------------------------------------------------------
                                              1.122530   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080691    0.248560    0.792930 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080691    0.000000    0.792930 v _189_/B1 (sg13g2_o21ai_1)
     1    0.080000    0.598063    0.480031    1.272961 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.598063    0.000000    1.272961 ^ sine_out[32] (out)
                                              1.272961   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.272961   data arrival time
---------------------------------------------------------------------------------------------
                                              1.122961   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _257_/B2 (sg13g2_a22oi_1)
     1    0.002127    0.078010    0.125682    0.545401 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.078010    0.000000    0.545401 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.002929    0.039897    0.118138    0.663539 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.039897    0.000000    0.663539 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.080000    0.743975    0.621622    1.285160 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.743975    0.000000    1.285160 v sine_out[1] (out)
                                              1.285160   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.285160   data arrival time
---------------------------------------------------------------------------------------------
                                              1.135160   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.410387    0.394072    1.286379 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.410387    0.000000    1.286379 v sine_out[10] (out)
                                              1.286379   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136379   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.410387    0.394072    1.286379 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.410387    0.000000    1.286379 v sine_out[11] (out)
                                              1.286379   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136379   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.410387    0.394072    1.286379 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.410387    0.000000    1.286379 v sine_out[13] (out)
                                              1.286379   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136379   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.410387    0.394072    1.286379 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.410387    0.000000    1.286379 v sine_out[9] (out)
                                              1.286379   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136379   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _222_/B1 (sg13g2_a21oi_1)
     2    0.007704    0.121637    0.148280    0.567998 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.121637    0.000000    0.567998 ^ _241_/A (sg13g2_nand2_1)
     1    0.002692    0.051056    0.092848    0.660846 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.051056    0.000000    0.660846 v _242_/C (sg13g2_nand3_1)
     1    0.002957    0.051378    0.068806    0.729652 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.051378    0.000000    0.729652 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.080000    0.743970    0.611916    1.341568 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.743970    0.000000    1.341568 v sine_out[0] (out)
                                              1.341568   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.341568   data arrival time
---------------------------------------------------------------------------------------------
                                              1.191568   slack (MET)



