/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [13:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[2] | celloutsig_1_1z[0]);
  assign celloutsig_1_11z = ~(celloutsig_1_4z | celloutsig_1_2z[12]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[5] | celloutsig_1_16z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z | _00_);
  assign celloutsig_0_6z = ~((in_data[76] | celloutsig_0_1z) & _01_);
  assign celloutsig_0_13z = ~((celloutsig_0_7z | _02_) & celloutsig_0_6z);
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= celloutsig_0_3z[8:2];
  assign { _00_, _03_[5:2], _01_, _02_ } = _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_2z[9:6], celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[57:25] === in_data[61:29];
  assign celloutsig_1_14z = in_data[109:103] === { in_data[182:178], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[31:24] === in_data[59:52];
  assign celloutsig_0_48z = { celloutsig_0_15z[1], celloutsig_0_31z } >= celloutsig_0_12z[13:6];
  assign celloutsig_1_0z = in_data[112:107] >= in_data[107:102];
  assign celloutsig_1_5z = in_data[181:166] >= { celloutsig_1_2z[14:6], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_49z = { _03_[5:3], celloutsig_0_34z, celloutsig_0_6z } && { celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_6z };
  assign celloutsig_1_8z = celloutsig_1_2z[8:2] && { celloutsig_1_2z[2], celloutsig_1_1z };
  assign celloutsig_0_22z = { in_data[30:29], celloutsig_0_16z, celloutsig_0_8z } && celloutsig_0_3z[8:5];
  assign celloutsig_0_4z = ! celloutsig_0_3z[8:6];
  assign celloutsig_0_8z = ! { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = ! { celloutsig_0_3z[2:0], _00_, _03_[5:2], _01_, _02_ };
  assign celloutsig_0_29z = ! { celloutsig_0_3z[6], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_30z = { in_data[87:86], celloutsig_0_0z } || celloutsig_0_21z[5:3];
  assign celloutsig_0_3z = { celloutsig_0_2z[10:3], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[27:19] };
  assign celloutsig_1_12z = celloutsig_1_1z % { 1'h1, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_12z = in_data[39:26] % { 1'h1, in_data[90:79], celloutsig_0_11z };
  assign celloutsig_0_15z = { _03_[5:2], _01_, _02_, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z } % { 1'h1, _01_, _02_, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[14:4] % { 1'h1, in_data[46:38], celloutsig_0_0z };
  assign celloutsig_0_34z = { _04_[7:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_19z } % { 1'h1, celloutsig_0_31z[4:0], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[99:98], celloutsig_1_0z } != celloutsig_1_1z[4:2];
  assign celloutsig_1_7z = { in_data[126], celloutsig_1_4z, celloutsig_1_0z } != { in_data[135], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_1z[5:1], celloutsig_1_6z } != { celloutsig_1_2z[6:4], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_14z } != in_data[191:184];
  assign celloutsig_0_9z = { in_data[65:63], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } != celloutsig_0_2z[7:2];
  assign celloutsig_0_17z = { _03_[4], celloutsig_0_14z, _00_, _03_[5:2], _01_, _02_, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z } != { celloutsig_0_12z[12:0], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_12z[13:9], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z } != { celloutsig_0_15z[8:7], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_1_6z = | celloutsig_1_2z[7:3];
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_16z = | { celloutsig_1_2z[8:3], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_10z = | { celloutsig_0_2z[8:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_25z = | { celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = | { celloutsig_0_17z, celloutsig_0_15z[11:6], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z[3:2] };
  assign celloutsig_0_23z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[9:5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_21z[5:3], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[176:172], celloutsig_1_0z } >> { in_data[187:183], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[174:154] >> { in_data[172:153], celloutsig_1_0z };
  assign celloutsig_0_21z = in_data[57:52] >> { celloutsig_0_3z[3:0], celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_31z = { celloutsig_0_3z[5:2], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z } >>> { celloutsig_0_12z[12:7], celloutsig_0_22z };
  assign { _03_[6], _03_[1:0] } = { _00_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
