Classic Timing Analyzer report for LTM_DE270
Tue Feb 18 20:01:12 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_Y'
  7. Clock Hold: 'CLK_Y'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 0.595 ns                         ; START_Y       ; NEXT_STATE    ; --         ; CLK_Y    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 6.006 ns                         ; CURRENT_STATE ; EXTPULSE_Z    ; CLK_Y      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.328 ns                         ; START_Y       ; NEXT_STATE    ; --         ; CLK_Y    ; 0            ;
; Clock Setup: 'CLK_Y'         ; N/A                                      ; None          ; 84.09 MHz ( period = 11.892 ns ) ; NEXT_STATE    ; CURRENT_STATE ; CLK_Y      ; CLK_Y    ; 0            ;
; Clock Hold: 'CLK_Y'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CURRENT_STATE ; NEXT_STATE    ; CLK_Y      ; CLK_Y    ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_Y           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_Y'                                                                                                                                                                                               ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 84.09 MHz ( period = 11.892 ns )               ; NEXT_STATE            ; CURRENT_STATE         ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 0.621 ns                ;
; N/A   ; 172.47 MHz ( period = 5.798 ns )               ; \STATE_TABLE:COUNT[5] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; \STATE_TABLE:COUNT[2] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 195.27 MHz ( period = 5.121 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; 195.31 MHz ( period = 5.120 ns )               ; \STATE_TABLE:COUNT[3] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; 198.26 MHz ( period = 5.044 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; 198.73 MHz ( period = 5.032 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; 200.88 MHz ( period = 4.978 ns )               ; \STATE_TABLE:COUNT[4] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.218 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 204.50 MHz ( period = 4.890 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 274.05 MHz ( period = 3.649 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.942 ns                ;
; N/A   ; 279.49 MHz ( period = 3.578 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.871 ns                ;
; N/A   ; 280.43 MHz ( period = 3.566 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.725 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.812 ns                ;
; N/A   ; 285.63 MHz ( period = 3.501 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 286.12 MHz ( period = 3.495 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 286.62 MHz ( period = 3.489 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.781 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.741 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; 292.57 MHz ( period = 3.418 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.572 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; \STATE_TABLE:COUNT[0] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; \STATE_TABLE:COUNT[6] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 296.65 MHz ( period = 3.371 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 298.51 MHz ( period = 3.350 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 299.85 MHz ( period = 3.335 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 305.16 MHz ( period = 3.277 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.380 ns                ;
; N/A   ; 318.98 MHz ( period = 3.135 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 321.65 MHz ( period = 3.109 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; \STATE_TABLE:COUNT[1] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.336 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 332.12 MHz ( period = 3.011 ns )               ; \STATE_TABLE:COUNT[5] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; 336.02 MHz ( period = 2.976 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; \STATE_TABLE:COUNT[2] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns )               ; \STATE_TABLE:COUNT[3] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; \STATE_TABLE:COUNT[4] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; CURRENT_STATE         ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.108 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.696 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_Y'                                                                                                                                                                                   ;
+------------------------------------------+-----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CURRENT_STATE         ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; \STATE_TABLE:COUNT[6] ; NEXT_STATE            ; CLK_Y      ; CLK_Y    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; \STATE_TABLE:COUNT[6] ; \STATE_TABLE:COUNT[1] ; CLK_Y      ; CLK_Y    ; None                       ; None                       ; 1.696 ns                 ;
+------------------------------------------+-----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+---------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To         ; To Clock ;
+-------+--------------+------------+---------+------------+----------+
; N/A   ; None         ; 0.595 ns   ; START_Y ; NEXT_STATE ; CLK_Y    ;
+-------+--------------+------------+---------+------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+---------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To         ; From Clock ;
+-------+--------------+------------+---------------+------------+------------+
; N/A   ; None         ; 6.006 ns   ; CURRENT_STATE ; EXTPULSE_Z ; CLK_Y      ;
+-------+--------------+------------+---------------+------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+---------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To         ; To Clock ;
+---------------+-------------+-----------+---------+------------+----------+
; N/A           ; None        ; 4.328 ns  ; START_Y ; NEXT_STATE ; CLK_Y    ;
+---------------+-------------+-----------+---------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 18 20:01:12 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "\STATE_TABLE:COUNT[0]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[6]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[5]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[2]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[3]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[4]" is a latch
    Warning: Node "\STATE_TABLE:COUNT[1]" is a latch
    Warning: Node "NEXT_STATE" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_Y" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "\STATE_TABLE:COUNT[1]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[4]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[3]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[2]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[5]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[6]" as buffer
    Info: Detected ripple clock "\STATE_TABLE:COUNT[0]" as buffer
    Info: Detected gated clock "NEXT_STATE~2" as buffer
    Info: Detected gated clock "NEXT_STATE~1" as buffer
    Info: Detected ripple clock "CURRENT_STATE" as buffer
    Info: Detected gated clock "LessThan0~1" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "\STATE_TABLE:COUNT[1]~3" as buffer
    Info: Detected gated clock "LessThan0~0" as buffer
Info: Clock "CLK_Y" has Internal fmax of 84.09 MHz between source register "NEXT_STATE" and destination register "CURRENT_STATE" (period= 11.892 ns)
    Info: + Longest register to register delay is 0.621 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: 2: + IC(0.255 ns) + CELL(0.366 ns) = 0.621 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: Total cell delay = 0.366 ns ( 58.94 % )
        Info: Total interconnect delay = 0.255 ns ( 41.06 % )
    Info: - Smallest clock skew is -5.361 ns
        Info: + Shortest clock path from clock "CLK_Y" to destination register is 2.115 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
            Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
            Info: Total cell delay = 1.496 ns ( 70.73 % )
            Info: Total interconnect delay = 0.619 ns ( 29.27 % )
        Info: - Longest clock path from clock "CLK_Y" to source register is 7.476 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
            Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
            Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\STATE_TABLE:COUNT[1]~3'
            Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\STATE_TABLE:COUNT[1]~3clkctrl'
            Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\STATE_TABLE:COUNT[5]'
            Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'
            Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'
            Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
            Info: Total cell delay = 2.716 ns ( 36.33 % )
            Info: Total interconnect delay = 4.760 ns ( 63.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "CLK_Y" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CURRENT_STATE" and destination pin or register "NEXT_STATE" for clock "CLK_Y" (Hold time is 3.688 ns)
    Info: + Largest clock skew is 5.361 ns
        Info: + Longest clock path from clock "CLK_Y" to destination register is 7.476 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
            Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
            Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\STATE_TABLE:COUNT[1]~3'
            Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\STATE_TABLE:COUNT[1]~3clkctrl'
            Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\STATE_TABLE:COUNT[5]'
            Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'
            Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'
            Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
            Info: Total cell delay = 2.716 ns ( 36.33 % )
            Info: Total interconnect delay = 4.760 ns ( 63.67 % )
        Info: - Shortest clock path from clock "CLK_Y" to source register is 2.115 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
            Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
            Info: Total cell delay = 1.496 ns ( 70.73 % )
            Info: Total interconnect delay = 0.619 ns ( 29.27 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'
        Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 1.423 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: Total cell delay = 0.742 ns ( 52.14 % )
        Info: Total interconnect delay = 0.681 ns ( 47.86 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "NEXT_STATE" (data pin = "START_Y", clock pin = "CLK_Y") is 0.595 ns
    Info: + Longest pin to register delay is 3.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'
        Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'
        Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: Total cell delay = 1.816 ns ( 57.69 % )
        Info: Total interconnect delay = 1.332 ns ( 42.31 % )
    Info: + Micro setup delay of destination is 0.679 ns
    Info: - Shortest clock path from clock "CLK_Y" to destination register is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
        Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 2.833 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.232 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: Total cell delay = 2.046 ns ( 63.30 % )
        Info: Total interconnect delay = 1.186 ns ( 36.70 % )
Info: tco from clock "CLK_Y" to destination pin "EXTPULSE_Z" through register "CURRENT_STATE" is 6.006 ns
    Info: + Longest clock path from clock "CLK_Y" to source register is 2.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
        Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: Total cell delay = 1.496 ns ( 70.73 % )
        Info: Total interconnect delay = 0.619 ns ( 29.27 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: 2: + IC(0.853 ns) + CELL(2.788 ns) = 3.641 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'EXTPULSE_Z'
        Info: Total cell delay = 2.788 ns ( 76.57 % )
        Info: Total interconnect delay = 0.853 ns ( 23.43 % )
Info: th for register "NEXT_STATE" (data pin = "START_Y", clock pin = "CLK_Y") is 4.328 ns
    Info: + Longest clock path from clock "CLK_Y" to destination register is 7.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'
        Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'
        Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\STATE_TABLE:COUNT[1]~3'
        Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\STATE_TABLE:COUNT[1]~3clkctrl'
        Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\STATE_TABLE:COUNT[5]'
        Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'
        Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: Total cell delay = 2.716 ns ( 36.33 % )
        Info: Total interconnect delay = 4.760 ns ( 63.67 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'
        Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'
        Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'
        Info: Total cell delay = 1.816 ns ( 57.69 % )
        Info: Total interconnect delay = 1.332 ns ( 42.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue Feb 18 20:01:12 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


