{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318658145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318658146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:57:37 2024 " "Processing started: Mon Feb 19 12:57:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318658146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708318658146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu8 -c cpu8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708318658146 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318658295 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Quartus II" 0 -1 1708318658295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708318658515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top/top.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658555 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM.v(56) " "Verilog HDL warning at RAM.v(56): extended using \"x\" or \"z\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file top/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(17) " "Verilog HDL warning at pc.v(17): extended using \"x\" or \"z\"" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file top/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/out.v 1 1 " "Found 1 design units, including 1 entities, in source file top/out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "top/out.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/mar.v 1 1 " "Found 1 design units, including 1 entities, in source file top/mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658563 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(34) " "Verilog HDL warning at IR.v(34): extended using \"x\" or \"z\"" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file top/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file top/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "top/flag.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file top/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "top/CU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658569 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(30) " "Verilog HDL warning at ALU.v(30): extended using \"x\" or \"z\"" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file top/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658571 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "A_reg.v(16) " "Verilog HDL warning at A_reg.v(16): extended using \"x\" or \"z\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/a_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file top/a_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_reg " "Found entity 1: A_reg" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu8 " "Found entity 1: cpu8" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpll.v 1 1 " "Found 1 design units, including 1 entities, in source file inpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 inpll " "Found entity 1: inpll" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(2680) " "Verilog HDL Declaration information at alta_sim.v(2680): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2680 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708318658580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(3580) " "Verilog HDL warning at alta_sim.v(3580): extended using \"x\" or \"z\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318658582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(3631) " "Verilog HDL Declaration information at alta_sim.v(3631): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3631 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708318658582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v 54 54 " "Found 54 design units, including 54 entities, in source file /supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_ufms " "Found entity 19: alta_ufms" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_ufms_sim " "Found entity 20: alta_ufms_sim" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_pll " "Found entity 21: alta_pll" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_pllx " "Found entity 22: alta_pllx" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "23 pll_clk_trim " "Found entity 23: pll_clk_trim" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllv " "Found entity 24: alta_pllv" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 1961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "25 alta_pllve " "Found entity 25: alta_pllve" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_sram " "Found entity 26: alta_sram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_dpram16x4 " "Found entity 27: alta_dpram16x4" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_spram16x4 " "Found entity 28: alta_spram16x4" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_wram " "Found entity 29: alta_wram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_bram_pulse_generator " "Found entity 30: alta_bram_pulse_generator" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_bram " "Found entity 31: alta_bram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_ram4k " "Found entity 32: alta_ram4k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_boot " "Found entity 33: alta_boot" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_osc " "Found entity 34: alta_osc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_ufml " "Found entity 35: alta_ufml" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_jtag " "Found entity 36: alta_jtag" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_mult " "Found entity 37: alta_mult" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_dff_en " "Found entity 38: alta_dff_en" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_multm_add " "Found entity 39: alta_multm_add" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2901 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_multm " "Found entity 40: alta_multm" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_i2c " "Found entity 41: alta_i2c" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_spi " "Found entity 42: alta_spi" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_irda " "Found entity 43: alta_irda" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_bram9k " "Found entity 44: alta_bram9k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_ram9k " "Found entity 45: alta_ram9k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "46 alta_mcu " "Found entity 46: alta_mcu" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "47 alta_mcu_m3 " "Found entity 47: alta_mcu_m3" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "48 alta_remote " "Found entity 48: alta_remote" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "49 alta_saradc " "Found entity 49: alta_saradc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "50 alta_gclksw " "Found entity 50: alta_gclksw" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4030 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "51 alta_rv32 " "Found entity 51: alta_rv32" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "52 alta_adc " "Found entity 52: alta_adc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "53 alta_dac " "Found entity 53: alta_dac" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""} { "Info" "ISGN_ENTITY_NAME" "54 alta_cmp " "Found entity 54: alta_cmp" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318658585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout0 inpll.v(28) " "Verilog HDL Implicit Net warning at inpll.v(28): created implicit net for \"inpll_clkout0\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout1 inpll.v(29) " "Verilog HDL Implicit Net warning at inpll.v(29): created implicit net for \"inpll_clkout1\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout2 inpll.v(30) " "Verilog HDL Implicit Net warning at inpll.v(30): created implicit net for \"inpll_clkout2\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout3 inpll.v(31) " "Verilog HDL Implicit Net warning at inpll.v(31): created implicit net for \"inpll_clkout3\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_lock inpll.v(32) " "Verilog HDL Implicit Net warning at inpll.v(32): created implicit net for \"inpll_lock\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(165) " "Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for \"ena_reg\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(189) " "Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for \"ena_int\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(190) " "Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for \"ena_reg\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(460) " "Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for \"outreg_h\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(461) " "Verilog HDL Implicit Net warning at alta_sim.v(461): created implicit net for \"outreg_l\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 461 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(469) " "Verilog HDL Implicit Net warning at alta_sim.v(469): created implicit net for \"oe_reg_h\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(470) " "Verilog HDL Implicit Net warning at alta_sim.v(470): created implicit net for \"oe_reg_l\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dffOut alta_sim.v(2897) " "Verilog HDL Implicit Net warning at alta_sim.v(2897): created implicit net for \"dffOut\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2897 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658588 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mar_bus_4 packed MAR.v(16) " "Verilog HDL Port Declaration warning at MAR.v(16): data type declaration for \"mar_bus_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mar_bus_4 MAR.v(11) " "HDL info at MAR.v(11): see declaration for object \"mar_bus_4\"" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mar_add_4 packed MAR.v(17) " "Verilog HDL Port Declaration warning at MAR.v(17): data type declaration for \"mar_add_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mar_add_4 MAR.v(12) " "HDL info at MAR.v(12): see declaration for object \"mar_add_4\"" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_bus_8 packed RAM.v(20) " "Verilog HDL Port Declaration warning at RAM.v(20): data type declaration for \"ram_bus_8\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_bus_8 RAM.v(16) " "HDL info at RAM.v(16): see declaration for object \"ram_bus_8\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_add_4 packed RAM.v(19) " "Verilog HDL Port Declaration warning at RAM.v(19): data type declaration for \"ram_add_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_add_4 RAM.v(14) " "HDL info at RAM.v(14): see declaration for object \"ram_add_4\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318658596 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2390) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2390): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2390 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708318658599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu8 " "Elaborating entity \"cpu8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708318658642 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led cpu8.v(4) " "Output port \"led\" at cpu8.v(4) has no driver" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1708318658643 "|cpu8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inpll inpll:pll_inst " "Elaborating entity \"inpll\" for hierarchy \"inpll:pll_inst\"" {  } { { "cpu8.v" "pll_inst" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_pllx inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "Elaborating entity \"alta_pllx\" for hierarchy \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\"" {  } { { "inpll.v" "inpll_F12874A2" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top " "Elaborating entity \"top\" for hierarchy \"top:top\"" {  } { { "cpu8.v" "top" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU top:top\|CU:CU " "Elaborating entity \"CU\" for hierarchy \"top:top\|CU:CU\"" {  } { { "top/top.v" "CU" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CU.v(47) " "Verilog HDL assignment warning at CU.v(47): truncated value with size 32 to match size of target (3)" {  } { { "top/CU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/CU.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708318658653 "|cpu8|top:top|CU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg top:top\|A_reg:regA " "Elaborating entity \"A_reg\" for hierarchy \"top:top\|A_reg:regA\"" {  } { { "top/top.v" "regA" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"top:top\|ALU:ALU\"" {  } { { "top/top.v" "ALU" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR top:top\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"top:top\|IR:IR\"" {  } { { "top/top.v" "IR" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_add_s IR.v(17) " "Verilog HDL or VHDL warning at IR.v(17): object \"ir_add_s\" assigned a value but never read" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708318658658 "|cpu8|top:top|IR:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR top:top\|MAR:MAR " "Elaborating entity \"MAR\" for hierarchy \"top:top\|MAR:MAR\"" {  } { { "top/top.v" "MAR" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc top:top\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"top:top\|pc:pc\"" {  } { { "top/top.v" "pc" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pc.v(27) " "Verilog HDL assignment warning at pc.v(27): truncated value with size 32 to match size of target (4)" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708318658661 "|cpu8|top:top|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM top:top\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"top:top\|RAM:RAM\"" {  } { { "top/top.v" "RAM" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag top:top\|flag:flagA " "Elaborating entity \"flag\" for hierarchy \"top:top\|flag:flagA\"" {  } { { "top/top.v" "flagA" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out top:top\|out:out " "Elaborating entity \"out\" for hierarchy \"top:top\|out:out\"" {  } { { "top/top.v" "out" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318658667 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1708318658710 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1708318658710 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "alta_pllx:inpll_F12874A2 " "Partition \"alta_pllx:inpll_F12874A2\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1708318658710 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1708318658710 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top:top\|ALU:ALU\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top:top\|ALU:ALU\|Add1\"" {  } { { "top/ALU.v" "Add1" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318659040 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1708318659040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"top:top\|ALU:ALU\|lpm_add_sub:Add1\"" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318659080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Instantiated megafunction \"top:top\|ALU:ALU\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659080 ""}  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1708318659080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dui " "Found entity 1: add_sub_dui" {  } { { "db/add_sub_dui.tdf" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/db/add_sub_dui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318659134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318659134 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1708318659368 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1708318659379 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1708318659379 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708318659433 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1708318659439 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1708318659440 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318659445 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1708318659445 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1708318659446 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1708318659446 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1708318659448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1708318659449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708318659526 "|cpu8|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708318659526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318659633 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1708318660961 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1708318661408 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Quartus II" 0 -1 1708318661408 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318661408 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318661408 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318661408 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318661408 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1708318661422 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1708318661445 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1708318661446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708318661508 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708318661508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708318661508 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 -1 1708318661508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708318661508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.map.smsg " "Generated suppressed messages file E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708318661565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318661629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:57:41 2024 " "Processing ended: Mon Feb 19 12:57:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318661629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318661629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318661629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318661629 ""}
