

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Tue May  2 19:20:01 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         2|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      96|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      99|
|Register         |        -|      -|     106|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     106|     195|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_136_p2                     |     +    |      0|  0|  39|          32|           1|
    |t_1_fu_127_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_121_p2                |   icmp   |      0|  0|  13|           9|          10|
    |tmp_fu_142_p2                     |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  96|          88|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_fu_76                  |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |r_V_reg_93               |   9|          2|   56|        112|
    |real_start               |   9|          2|    1|          2|
    |t_reg_105                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|  103|        209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_187         |   1|   0|    1|          0|
    |i_fu_76                  |  32|   0|   32|          0|
    |r_V_reg_93               |  56|   0|   56|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_reg_105                |   9|   0|    9|          0|
    |tmp_reg_196              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 106|   0|  106|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

