\hypertarget{cpukit_2score_2cpu_2arm_2include_2rtems_2asm_8h}{}\section{cpukit/score/cpu/arm/include/rtems/asm.h File Reference}
\label{cpukit_2score_2cpu_2arm_2include_2rtems_2asm_8h}\index{cpukit/score/cpu/arm/include/rtems/asm.h@{cpukit/score/cpu/arm/include/rtems/asm.h}}


A\+RM Assembler Support A\+PI.  


{\ttfamily \#include $<$rtems/score/percpu.\+h$>$}\newline
{\ttfamily \#include $<$rtems/concat.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2arm_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}\label{cpukit_2score_2cpu_2arm_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}} 
\#define {\bfseries A\+SM}
\item 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\+\_\+
\item 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries r0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r0)
\item 
\#define {\bfseries r1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r1)
\item 
\#define {\bfseries r2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r2)
\item 
\#define {\bfseries r3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r3)
\item 
\#define {\bfseries r4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r4)
\item 
\#define {\bfseries r5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r5)
\item 
\#define {\bfseries r6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r6)
\item 
\#define {\bfseries r7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r7)
\item 
\#define {\bfseries r8}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r8)
\item 
\#define {\bfseries r9}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r9)
\item 
\#define {\bfseries r10}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r10)
\item 
\#define {\bfseries r11}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r11)
\item 
\#define {\bfseries r12}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r12)
\item 
\#define {\bfseries r13}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r13)
\item 
\#define {\bfseries r14}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r14)
\item 
\#define {\bfseries r15}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(r15)
\item 
\#define {\bfseries C\+P\+SR}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(C\+P\+SR)
\item 
\#define {\bfseries S\+P\+SR}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(S\+P\+SR)
\item 
\#define {\bfseries N\+U\+M\+\_\+\+I\+R\+Q\+\_\+\+V\+E\+C\+T\+OR}~6
\item 
\#define {\bfseries N\+U\+M\+\_\+\+F\+I\+Q\+\_\+\+V\+E\+C\+T\+OR}~7
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+LE}~0x80
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+F\+I\+Q\+\_\+\+D\+I\+S\+A\+B\+LE}~0x40
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+T\+H\+U\+M\+B\+\_\+\+E\+N\+A\+B\+LE}~0x20
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+F\+I\+Q\+\_\+\+M\+O\+DE}~0x11
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+I\+R\+Q\+\_\+\+M\+O\+DE}~0x12
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+S\+U\+P\+E\+R\+V\+I\+S\+O\+R\+\_\+\+M\+O\+DE}~0x13
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+U\+N\+D\+E\+F\+\_\+\+M\+O\+DE}~0x1B
\item 
\#define {\bfseries C\+P\+S\+R\+\_\+\+M\+O\+D\+E\+\_\+\+B\+I\+TS}~0x1F
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+ND}
\item 
\#define {\bfseries P\+U\+B\+L\+IC}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+RN}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+T\+H\+U\+M\+B\+\_\+\+E\+N\+T\+RY}(name)
\item 
\#define {\bfseries F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+E\+N\+T\+RY}(name)
\item 
\#define {\bfseries F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+E\+ND}(name)~.\mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}} name, . -\/ name
\item 
\#define {\bfseries D\+E\+F\+I\+N\+E\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+A\+RM}(name)~.globl name ; name\+: ; .globl name \#\# \+\_\+arm ; name \#\# \+\_\+arm\+:
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
macro S\+W\+I\+T\+C\+H\+\_\+\+F\+R\+O\+M\+\_\+\+T\+H\+U\+M\+B\+\_\+\+T\+O\+\_\+\+A\+RM endm macro S\+W\+I\+T\+C\+H\+\_\+\+F\+R\+O\+M\+\_\+\+A\+R\+M\+\_\+\+T\+O\+\_\+\+T\+H\+U\+MB R\+EG endm macro S\+W\+I\+T\+C\+H\+\_\+\+F\+R\+O\+M\+\_\+\+T\+H\+U\+M\+B\+\_\+2\+\_\+\+T\+O\+\_\+\+A\+RM endm macro S\+W\+I\+T\+C\+H\+\_\+\+F\+R\+O\+M\+\_\+\+A\+R\+M\+\_\+\+T\+O\+\_\+\+T\+H\+U\+M\+B\+\_\+2 R\+EG endm macro B\+L\+X\+\_\+\+T\+O\+\_\+\+T\+H\+U\+M\+B\+\_\+1 T\+A\+R\+G\+ET bl T\+A\+R\+G\+ET endm macro G\+E\+T\+\_\+\+S\+E\+L\+F\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+OL R\+EG ldr {\bfseries R\+EG}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+RM Assembler Support A\+PI. 

This include file attempts to address the problems caused by incompatible flavors of assemblers and toolsets. It primarily addresses variations in the use of leading underscores on symbols and the requirement that register names be preceded by a \%.

N\+O\+TE\+: The spacing in the use of these macros is critical to them working as advertised. 