Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Thu Mar 23 23:01:50 2017
| Host             : ug235.eecg running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.829 |
| Dynamic (W)              | 1.719 |
| Device Static (W)        | 0.111 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 79.5  |
| Junction Temperature (C) | 30.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |       31 |       --- |             --- |
| Slice Logic              |     0.020 |    31871 |       --- |             --- |
|   LUT as Logic           |     0.016 |    11359 |     63400 |           17.92 |
|   LUT as Distributed RAM |     0.002 |      876 |     19000 |            4.61 |
|   Register               |     0.001 |    13575 |    126800 |           10.71 |
|   CARRY4                 |    <0.001 |      375 |     15850 |            2.37 |
|   F7/F8 Muxes            |    <0.001 |      167 |     63400 |            0.26 |
|   LUT as Shift Register  |    <0.001 |      646 |     19000 |            3.40 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     1362 |       --- |             --- |
| Signals                  |     0.029 |    23339 |       --- |             --- |
| Block RAM                |     0.012 |     45.5 |       135 |           33.70 |
| MMCM                     |     0.325 |        3 |         6 |           50.00 |
| PLL                      |     0.000 |        1 |         6 |           16.67 |
| I/O                      |     0.528 |       79 |       210 |           37.62 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.111 |          |           |                 |
| Total                    |     1.197 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.162 |       0.143 |      0.019 |
| Vccaux    |       1.800 |     0.300 |       0.281 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.594 |       0.590 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0_1                                                                                                                                      | design_1_i/ov7670_top_0/inst/u_clock/inst/clk_out1_clk_wiz_0                                                                                                                                                                                         |            20.0 |
| clk_out1_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                   |            10.0 |
| clk_out1_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_out2_clk_wiz_0_1                                                                                                                                      | design_1_i/ov7670_top_0/inst/u_clock/inst/clk_out2_clk_wiz_0                                                                                                                                                                                         |            40.0 |
| clk_out2_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out3_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0                                                                                                                                                                                              |            40.0 |
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_clk_wiz_0_1                                                                                                                                      | design_1_i/ov7670_top_0/inst/u_clock/inst/clkfbout_clk_wiz_0                                                                                                                                                                                         |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                                                                 | design_1_i/mdm_1/U0/I                                                                                                                                                                                                                                |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                                                               | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                                                                                                                                                                               |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                               | Power (W) |
+--------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                   |     1.086 |
|   design_1_i                                                                                                       |     1.081 |
|     axi_mem_intercon                                                                                               |     0.028 |
|       m00_couplers                                                                                                 |     0.007 |
|         auto_cc                                                                                                    |     0.007 |
|           inst                                                                                                     |     0.007 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                            |     0.007 |
|               inst_fifo_gen                                                                                        |     0.007 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                            |     0.001 |
|                   grf.rf                                                                                           |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                     |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       gras.rsts                                                                                    |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwas.wsts                                                                                    |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_15_60_62                                                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                            |     0.001 |
|                   grf.rf                                                                                           |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                     |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       gras.rsts                                                                                    |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwas.wsts                                                                                    |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                         |    <0.001 |
|                         RAM_reg_0_15_66_68                                                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                           |     0.001 |
|                   grf.rf                                                                                           |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                     |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       gras.rsts                                                                                    |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwas.wsts                                                                                    |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_15_60_62                                                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                           |     0.002 |
|                   grf.rf                                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                     |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       gras.rsts                                                                                    |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwas.wsts                                                                                    |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                         |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                          |    <0.001 |
|                         RAM_reg_0_15_72_72                                                                         |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                           |    <0.001 |
|                   grf.rf                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                     |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                   |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       gras.rsts                                                                                    |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwas.wsts                                                                                    |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_15_0_3                                                                           |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|       m01_couplers                                                                                                 |     0.006 |
|         auto_ds                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                  |     0.003 |
|               USE_READ.read_addr_inst                                                                              |     0.001 |
|                 cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|               USE_READ.read_data_inst                                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                 cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                                            |    <0.001 |
|         auto_pc                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                   |     0.003 |
|               RD.ar_channel_0                                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               RD.r_channel_0                                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                                 |    <0.001 |
|               SI_REG                                                                                               |     0.001 |
|                 ar_pipe                                                                                            |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|                 b_pipe                                                                                             |    <0.001 |
|                 r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               WR.b_channel_0                                                                                       |    <0.001 |
|                 bid_fifo_0                                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                                       |    <0.001 |
|       m02_couplers                                                                                                 |     0.006 |
|         auto_ds                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                  |     0.003 |
|               USE_READ.read_addr_inst                                                                              |     0.001 |
|                 cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|               USE_READ.read_data_inst                                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                 cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                 |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                 |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                  |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                                            |    <0.001 |
|         auto_pc                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                   |     0.003 |
|               RD.ar_channel_0                                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               RD.r_channel_0                                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                                 |    <0.001 |
|               SI_REG                                                                                               |    <0.001 |
|                 ar_pipe                                                                                            |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|                 b_pipe                                                                                             |    <0.001 |
|                 r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               WR.b_channel_0                                                                                       |    <0.001 |
|                 bid_fifo_0                                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                                       |    <0.001 |
|       s00_couplers                                                                                                 |     0.003 |
|         auto_pc                                                                                                    |     0.000 |
|         auto_us                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                               |    <0.001 |
|                 r_pipe                                                                                             |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                       |    <0.001 |
|               USE_READ.read_addr_inst                                                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 ar_pipe                                                                                            |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|       s01_couplers                                                                                                 |     0.001 |
|         auto_us                                                                                                    |     0.001 |
|           inst                                                                                                     |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|       s02_couplers                                                                                                 |     0.001 |
|         auto_us                                                                                                    |     0.001 |
|           inst                                                                                                     |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                               |    <0.001 |
|                 r_pipe                                                                                             |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                       |    <0.001 |
|               USE_READ.read_addr_inst                                                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 ar_pipe                                                                                            |    <0.001 |
|       xbar                                                                                                         |     0.004 |
|         inst                                                                                                       |     0.004 |
|           gen_samd.crossbar_samd                                                                                   |     0.004 |
|             addr_arbiter_ar                                                                                        |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                       |    <0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                       |    <0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                       |    <0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                                       |    <0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                         |    <0.001 |
|               wrouter_aw_fifo                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                         |    <0.001 |
|               wrouter_aw_fifo                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|             splitter_aw_mi                                                                                         |    <0.001 |
|     axi_vdma_0                                                                                                     |     0.012 |
|       U0                                                                                                           |     0.012 |
|         AXI_LITE_REG_INTERFACE_I                                                                                   |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                               |     0.001 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF            |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                        |     0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                               |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                       |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                          |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                      |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                       |    <0.001 |
|                   gbi.bi                                                                                           |    <0.001 |
|                     g7ser_birst.rstbt                                                                              |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                           |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                         |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                          |     0.006 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                        |     0.006 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                    |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                |    <0.001 |
|               I_DATA_FIFO                                                                                          |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |     0.002 |
|                     inst_fifo_gen                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                 |     0.002 |
|                         grf.rf                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                      |    <0.001 |
|                             grss.rsts                                                                              |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                               c2                                                                                   |    <0.001 |
|                             rpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                             gwss.wsts                                                                              |    <0.001 |
|                               c0                                                                                   |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                             wpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                    |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                               |     0.002 |
|                               inst_blk_mem_gen                                                                     |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                               |     0.002 |
|                                   valid.cstr                                                                       |     0.002 |
|                                     ramloop[0].ram.r                                                               |    <0.001 |
|                                       prim_noinit.ram                                                              |    <0.001 |
|                                     ramloop[1].ram.r                                                               |    <0.001 |
|                                       prim_noinit.ram                                                              |    <0.001 |
|               I_XD_FIFO                                                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |    <0.001 |
|                     inst_fifo_gen                                                                                  |    <0.001 |
|                       gconvfifo.rf                                                                                 |    <0.001 |
|                         grf.rf                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                             grhf.rhf                                                                               |    <0.001 |
|                             grss.gdc.dc                                                                            |    <0.001 |
|                               gsym_dc.dc                                                                           |    <0.001 |
|                             grss.rsts                                                                              |    <0.001 |
|                             rpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                             gwss.wsts                                                                              |    <0.001 |
|                             wpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                    |    <0.001 |
|                             gdm.dm_gen.dm                                                                          |    <0.001 |
|                               RAM_reg_0_7_0_5                                                                      |    <0.001 |
|                               RAM_reg_0_7_12_12                                                                    |    <0.001 |
|                               RAM_reg_0_7_6_11                                                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                  |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                 |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                   |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                 |    <0.001 |
|                 SLICE_INSERTION                                                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|     axi_vdma_1                                                                                                     |     0.005 |
|       U0                                                                                                           |     0.005 |
|         AXI_LITE_REG_INTERFACE_I                                                                                   |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                   |    <0.001 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                                     |    <0.001 |
|             fg_inst                                                                                                |    <0.001 |
|               inst_fifo_gen                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                       |    <0.001 |
|                   grf.rf                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |     0.000 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |     0.000 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                     |    <0.001 |
|                         inst_blk_mem_gen                                                                           |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|                             valid.cstr                                                                             |    <0.001 |
|                               ramloop[0].ram.r                                                                     |    <0.001 |
|                                 prim_noinit.ram                                                                    |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                           |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                          |     0.001 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                        |     0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_MSTR_PCC                                                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                      |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|         I_RST_MODULE                                                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                               |    <0.001 |
|     axis_data_fifo_0                                                                                               |    <0.001 |
|       inst                                                                                                         |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                                                     |    <0.001 |
|           inst_fifo_gen                                                                                            |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                                                                |    <0.001 |
|               grf.rf                                                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                         |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                       |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                       |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                       |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                           |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                |    <0.001 |
|                   gras.rsts                                                                                        |    <0.001 |
|                     c0                                                                                             |    <0.001 |
|                     c1                                                                                             |    <0.001 |
|                   rpntr                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                           |    <0.001 |
|                   gwas.wsts                                                                                        |    <0.001 |
|                     c1                                                                                             |    <0.001 |
|                     c2                                                                                             |    <0.001 |
|                   wpntr                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                         |    <0.001 |
|                     inst_blk_mem_gen                                                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                         valid.cstr                                                                                 |    <0.001 |
|                           ramloop[0].ram.r                                                                         |    <0.001 |
|                             prim_noinit.ram                                                                        |    <0.001 |
|                 rstblk                                                                                             |    <0.001 |
|     clk_wiz_1                                                                                                      |     0.107 |
|       inst                                                                                                         |     0.107 |
|     mdm_1                                                                                                          |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         MDM_Core_I1                                                                                                |    <0.001 |
|           JTAG_CONTROL_I                                                                                           |    <0.001 |
|     microblaze_0                                                                                                   |     0.011 |
|       U0                                                                                                           |     0.011 |
|         MicroBlaze_Core_I                                                                                          |     0.011 |
|           Performance.Core                                                                                         |     0.011 |
|             Data_Flow_I                                                                                            |     0.006 |
|               ALU_I                                                                                                |    <0.001 |
|                 ALL_Bits[0].ALU_Bit_I1                                                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                             |     0.000 |
|                 ALL_Bits[10].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[11].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[13].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[15].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[17].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[18].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[19].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[20].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[21].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[23].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[25].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[26].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[27].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[29].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[30].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[31].ALU_Bit_I1                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[5].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |    <0.001 |
|                 ALL_Bits[7].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|                 ALL_Bits[9].ALU_Bit_I1                                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                         |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                                            |    <0.001 |
|               Data_Flow_Logic_I                                                                                    |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                                    |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                                     |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                                     |    <0.001 |
|               Operand_Select_I                                                                                     |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                               |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                                |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                                |    <0.001 |
|               Register_File_I                                                                                      |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|               Shift_Logic_Module_I                                                                                 |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                    |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                                 |     0.000 |
|               Zero_Detect_I                                                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                            |    <0.001 |
|               exception_registers_I1                                                                               |    <0.001 |
|                 CarryIn_MUXCY                                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                          |    <0.001 |
|               msr_reg_i                                                                                            |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                              |    <0.001 |
|             Decode_I                                                                                               |     0.004 |
|               PC_Module_I                                                                                          |    <0.001 |
|                 Incr_PC[0].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Incr_PC[10].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[11].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[12].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Incr_PC[13].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[14].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[15].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[16].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Incr_PC[17].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[18].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[19].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[1].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[20].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Incr_PC[21].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[22].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[23].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[24].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Incr_PC[25].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[26].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[27].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[28].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Incr_PC[29].MUXCY_XOR_I                                                                            |     0.000 |
|                 Incr_PC[2].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[3].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[4].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Incr_PC[5].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[6].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[7].MUXCY_XOR_I                                                                             |     0.000 |
|                 Incr_PC[8].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Incr_PC[9].MUXCY_XOR_I                                                                             |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                           |    <0.001 |
|               PreFetch_Buffer_I1                                                                                   |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                        |    <0.001 |
|                 Last_Sel_DFF                                                                                       |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                              |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                           |    <0.001 |
|                 OF_Valid_DFF                                                                                       |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                       |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                                       |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                        |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                        |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                                   |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                                |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                                    |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                                    |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                                |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                              |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                             |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                     |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                    |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                     |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                                                               |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               if_pc_incr_carry_and_3                                                                               |     0.000 |
|                 MUXCY_I                                                                                            |     0.000 |
|               jump_logic_I1                                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                   |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                                  |    <0.001 |
|               mem_PipeRun_carry_and                                                                                |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                                         |    <0.001 |
|                 MUXCY_I                                                                                            |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                             |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                               |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                 |     0.001 |
|               SRL16E_1                                                                                             |    <0.001 |
|               SRL16E_2                                                                                             |    <0.001 |
|               SRL16E_3                                                                                             |    <0.001 |
|               SRL16E_4                                                                                             |    <0.001 |
|               SRL16E_7                                                                                             |    <0.001 |
|               SRL16E_8                                                                                             |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                                                |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                                                |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                                                               |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                   |    <0.001 |
|               sync_dbg_brk_hit                                                                                     |    <0.001 |
|               sync_dbg_hit                                                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                                              |    <0.001 |
|               sync_running_clock                                                                                   |    <0.001 |
|               sync_sample                                                                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                                                              |    <0.001 |
|                 sync_bits[8].sync_bit                                                                              |     0.000 |
|               sync_sleep                                                                                           |    <0.001 |
|               sync_stop_CPU                                                                                        |    <0.001 |
|               sync_trig_out_0                                                                                      |    <0.001 |
|             instr_mux_I                                                                                            |    <0.001 |
|               Mux_LD.LD_inst                                                                                       |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                                         |    <0.001 |
|               MUXCY_I                                                                                              |    <0.001 |
|           Reset_DFF                                                                                                |    <0.001 |
|     microblaze_0_local_memory                                                                                      |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                           |    <0.001 |
|         U0                                                                                                         |    <0.001 |
|       dlmb_v10                                                                                                     |     0.000 |
|         U0                                                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                                                           |    <0.001 |
|         U0                                                                                                         |    <0.001 |
|       ilmb_v10                                                                                                     |     0.000 |
|         U0                                                                                                         |     0.000 |
|       lmb_bram                                                                                                     |    <0.001 |
|         U0                                                                                                         |    <0.001 |
|           inst_blk_mem_gen                                                                                         |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                  |    <0.001 |
|               valid.cstr                                                                                           |    <0.001 |
|                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                  |    <0.001 |
|     mig_7series_0                                                                                                  |     0.796 |
|       u_design_1_mig_7series_0_0_mig                                                                               |     0.796 |
|         temp_mon_enabled.u_tempmon                                                                                 |     0.006 |
|         u_ddr2_clk_ibuf                                                                                            |     0.000 |
|         u_ddr2_infrastructure                                                                                      |     0.113 |
|         u_iodelay_ctrl                                                                                             |    <0.001 |
|         u_memc_ui_top_axi                                                                                          |     0.676 |
|           mem_intfc0                                                                                               |     0.662 |
|             ddr_phy_top0                                                                                           |     0.658 |
|               u_ddr_calib_top                                                                                      |     0.015 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                  |     0.005 |
|                 ddr_phy_tempmon_0                                                                                  |     0.003 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                      |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                                                 |    <0.001 |
|                 u_ddr_phy_init                                                                                     |     0.004 |
|                 u_ddr_phy_wrcal                                                                                    |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                                 |     0.643 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                        |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                         |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                         |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                         |     0.012 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                             |     0.028 |
|                   IBUFDS                                                                                           |     0.017 |
|                   OBUFTDS                                                                                          |     0.010 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                             |     0.028 |
|                   IBUFDS                                                                                           |     0.017 |
|                   OBUFTDS                                                                                          |     0.010 |
|                 u_ddr_mc_phy                                                                                       |     0.214 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                |     0.214 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                |     0.052 |
|                       ddr_byte_group_io                                                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |     0.001 |
|                         mem_reg_0_3_12_17                                                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                                                          |    <0.001 |
|                         mem_reg_0_3_6_11                                                                           |    <0.001 |
|                         mem_reg_0_3_72_77                                                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                         mem_reg_0_15_0_5                                                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                                         |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                |     0.016 |
|                       ddr_byte_group_io                                                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                         mem_reg_0_15_0_5                                                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                                         |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                |     0.052 |
|                       ddr_byte_group_io                                                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |     0.001 |
|                         mem_reg_0_3_0_5                                                                            |    <0.001 |
|                         mem_reg_0_3_12_17                                                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                                                          |    <0.001 |
|                         mem_reg_0_3_6_11                                                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                         mem_reg_0_15_0_5                                                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                                         |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                |     0.050 |
|                       ddr_byte_group_io                                                                            |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                    |     0.034 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                                                         |    <0.001 |
|             mc0                                                                                                    |     0.004 |
|               bank_mach0                                                                                           |     0.002 |
|                 arb_mux0                                                                                           |    <0.001 |
|                   arb_row_col0                                                                                     |    <0.001 |
|                     col_arb0                                                                                       |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                        |    <0.001 |
|                     row_arb0                                                                                       |    <0.001 |
|                   arb_select0                                                                                      |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                |    <0.001 |
|                   bank_compare0                                                                                    |    <0.001 |
|                   bank_queue0                                                                                      |    <0.001 |
|                   bank_state0                                                                                      |    <0.001 |
|                 bank_common0                                                                                       |    <0.001 |
|               col_mach0                                                                                            |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                      |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                      |    <0.001 |
|               rank_mach0                                                                                           |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                          |    <0.001 |
|                 rank_common0                                                                                       |    <0.001 |
|           u_axi_mc                                                                                                 |     0.009 |
|             USE_UPSIZER.upsizer_d2                                                                                 |     0.005 |
|               USE_READ.read_addr_inst                                                                              |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                     |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                     |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                     |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                            |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                              |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                              |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                              |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                              |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                  |    <0.001 |
|               USE_READ.read_data_inst                                                                              |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                                       |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                               |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                        |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                        |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                        |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                        |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                              |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                     |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                     |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                     |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                            |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                              |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                              |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                              |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                              |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                  |    <0.001 |
|               USE_WRITE.write_data_inst                                                                            |     0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                        |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                        |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                        |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                        |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                                  |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                        |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                                  |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                                  |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                        |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                         |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                              |     0.000 |
|               mi_register_slice_inst                                                                               |     0.001 |
|                 r_pipe                                                                                             |     0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 ar_pipe                                                                                            |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|             axi_mc_ar_channel_0                                                                                    |    <0.001 |
|               ar_cmd_fsm_0                                                                                         |    <0.001 |
|               axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|             axi_mc_aw_channel_0                                                                                    |    <0.001 |
|               aw_cmd_fsm_0                                                                                         |    <0.001 |
|               axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|             axi_mc_b_channel_0                                                                                     |    <0.001 |
|               bid_fifo_0                                                                                           |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                   |    <0.001 |
|             axi_mc_r_channel_0                                                                                     |    <0.001 |
|               rd_data_fifo_0                                                                                       |    <0.001 |
|               transaction_fifo_0                                                                                   |    <0.001 |
|             axi_mc_w_channel_0                                                                                     |     0.001 |
|           u_ui_top                                                                                                 |     0.005 |
|             ui_cmd0                                                                                                |    <0.001 |
|             ui_rd_data0                                                                                            |     0.003 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                   |    <0.001 |
|             ui_wr_data0                                                                                            |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                          |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                |    <0.001 |
|     ov7670_top_0                                                                                                   |     0.120 |
|       OV7670_SIOD_IOBUF_inst                                                                                       |    <0.001 |
|       inst                                                                                                         |     0.120 |
|         IIC                                                                                                        |    <0.001 |
|           u_I2C_Controller                                                                                         |    <0.001 |
|           u_I2C_OV7725_RGB444_Config                                                                               |    <0.001 |
|         Inst_vga                                                                                                   |    <0.001 |
|         btn_debounce                                                                                               |    <0.001 |
|         capture                                                                                                    |     0.003 |
|         u_clock                                                                                                    |     0.107 |
|           inst                                                                                                     |     0.107 |
|         u_frame_buffer                                                                                             |     0.009 |
|           U0                                                                                                       |     0.009 |
|             inst_blk_mem_gen                                                                                       |     0.009 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                                 |     0.009 |
|                 valid.cstr                                                                                         |     0.009 |
|                   bindec_a.bindec_inst_a                                                                           |    <0.001 |
|                   bindec_b.bindec_inst_b                                                                           |    <0.001 |
|                   has_mux_b.B                                                                                      |    <0.001 |
|                   ramloop[0].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[10].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[11].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[12].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[13].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[14].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[15].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[16].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[17].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[18].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[19].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[1].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[20].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[21].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[22].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[23].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[24].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[25].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[26].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[27].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[28].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[29].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[2].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[30].ram.r                                                                                |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[3].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[4].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[5].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[6].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[7].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[8].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|                   ramloop[9].ram.r                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                |    <0.001 |
|     proc_sys_reset_25M                                                                                             |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     rst_clk_wiz_1_100M                                                                                             |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     rst_mig_7series_0_81M                                                                                          |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                               |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     vga640x480_0                                                                                                   |    <0.001 |
|       inst                                                                                                         |    <0.001 |
+--------------------------------------------------------------------------------------------------------------------+-----------+


