Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:30:51 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTN[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTN[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTN[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.596        0.000                      0                   19        0.205        0.000                      0                   19        4.650        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           8.596        0.000                      0                   19        0.205        0.000                      0                   19        4.650        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 1.033ns (73.444%)  route 0.374ns (26.556%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.449 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.662 r  c1/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.662    c1/clk_div_reg[16]_i_1_n_6
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.721    14.901    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
                         clock pessimism              0.341    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.051    15.258    c1/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.975ns (72.302%)  route 0.374ns (27.698%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.604 r  c1/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.604    c1/clk_div_reg[12]_i_1_n_6
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720    14.900    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[13]/C
                         clock pessimism              0.341    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.051    15.257    c1/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.959ns (71.969%)  route 0.374ns (28.031%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.449 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.588 r  c1/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.588    c1/clk_div_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.721    14.901    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[16]/C
                         clock pessimism              0.341    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.051    15.258    c1/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.956ns (71.906%)  route 0.374ns (28.094%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.449 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.585 r  c1/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.585    c1/clk_div_reg[16]_i_1_n_5
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.721    14.901    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[18]/C
                         clock pessimism              0.341    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.051    15.258    c1/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.941ns (71.585%)  route 0.374ns (28.415%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.570 r  c1/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.570    c1/clk_div_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720    14.900    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[15]/C
                         clock pessimism              0.341    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.051    15.257    c1/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.917ns (71.057%)  route 0.374ns (28.943%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.546 r  c1/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.546    c1/clk_div_reg[8]_i_1_n_6
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.719    14.899    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[9]/C
                         clock pessimism              0.341    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.051    15.256    c1/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.901ns (70.693%)  route 0.374ns (29.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.530 r  c1/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.530    c1/clk_div_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720    14.900    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[12]/C
                         clock pessimism              0.341    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.051    15.257    c1/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.898ns (70.624%)  route 0.374ns (29.376%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.391 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.391    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.527 r  c1/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.527    c1/clk_div_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.720    14.900    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[14]/C
                         clock pessimism              0.341    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.051    15.257    c1/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.883ns (70.274%)  route 0.374ns (29.726%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.333 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.512 r  c1/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.719    14.899    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[11]/C
                         clock pessimism              0.341    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.051    15.256    c1/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.859ns (69.695%)  route 0.374ns (30.305%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.826     5.255    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.269     5.524 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.898    c1/clk_div_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.275 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.488 r  c1/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.488    c1/clk_div_reg[4]_i_1_n_6
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.718    14.898    c1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[5]/C
                         clock pessimism              0.341    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.051    15.255    c1/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  8.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  c1/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.099     2.119    c1/clk_div_reg_n_0_[11]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.196 r  c1/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    c1/clk_div_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[11]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    c1/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  c1/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.099     2.120    c1/clk_div_reg_n_0_[15]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.197 r  c1/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    c1/clk_div_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[15]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    c1/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.672     1.918    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  c1/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.099     2.117    c1/clk_div_reg_n_0_[3]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.194 r  c1/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.194    c1/clk_div_reg[0]_i_1_n_4
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.909     2.394    c1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  c1/clk_div_reg[3]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X17Y25         FDRE (Hold_fdre_C_D)         0.071     1.989    c1/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    c1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  c1/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.099     2.118    c1/clk_div_reg_n_0_[7]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.195 r  c1/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.195    c1/clk_div_reg[4]_i_1_n_4
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    c1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[7]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    c1/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  c1/clk_div_reg[12]/Q
                         net (fo=1, routed)           0.099     2.120    c1/clk_div_reg_n_0_[12]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.203 r  c1/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.203    c1/clk_div_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[12]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    c1/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[16]/Q
                         net (fo=1, routed)           0.099     2.121    c1/clk_div_reg_n_0_[16]
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.204 r  c1/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.204    c1/clk_div_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.914     2.399    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[16]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.071     1.993    c1/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    c1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  c1/clk_div_reg[4]/Q
                         net (fo=1, routed)           0.099     2.118    c1/clk_div_reg_n_0_[4]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.201 r  c1/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    c1/clk_div_reg[4]_i_1_n_7
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    c1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  c1/clk_div_reg[4]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    c1/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  c1/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.099     2.119    c1/clk_div_reg_n_0_[8]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.202 r  c1/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.202    c1/clk_div_reg[8]_i_1_n_7
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[8]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    c1/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  c1/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.105     2.125    c1/clk_div_reg_n_0_[10]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.204 r  c1/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.204    c1/clk_div_reg[8]_i_1_n_5
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    c1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  c1/clk_div_reg[10]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    c1/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  c1/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.105     2.126    c1/clk_div_reg_n_0_[14]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.205 r  c1/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.205    c1/clk_div_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    c1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  c1/clk_div_reg[14]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    c1/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y25   c1/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   c1/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   c1/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   c1/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   c1/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   c1/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   c1/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   c1/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   c1/clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   c1/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   c1/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   c1/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   c1/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   c1/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   c1/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.887ns  (logic 4.329ns (39.765%)  route 6.558ns (60.235%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.276     6.244    c0/s13
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.053     6.297 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.240     7.536    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    10.887 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.887    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 4.479ns (41.315%)  route 6.362ns (58.685%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.059     6.027    c0/s13
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.063     6.090 r  c0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.261     7.351    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.490    10.841 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.841    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.811ns  (logic 4.462ns (41.276%)  route 6.349ns (58.724%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.017     5.984    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.062     6.046 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.291     7.336    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.475    10.811 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.811    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 4.448ns (41.356%)  route 6.307ns (58.644%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.015     5.982    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.056     6.038 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.251     7.289    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.466    10.755 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.755    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 4.361ns (40.697%)  route 6.355ns (59.303%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.015     5.982    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.053     6.035 r  c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.299     7.333    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382    10.715 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.715    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 4.356ns (40.744%)  route 6.334ns (59.256%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.017     5.984    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.276     7.313    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    10.690 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.690    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.355ns (41.114%)  route 6.238ns (58.886%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.042     1.914    c1/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.053     1.967 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.059     6.027    c0/s13
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.053     6.080 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.137     7.216    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.376    10.593 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.593    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.283ns (41.727%)  route 5.982ns (58.273%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.091     1.967    c1/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.053     2.020 r  c1/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.891     6.911    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.354    10.265 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.265    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.090ns  (logic 0.333ns (30.543%)  route 0.757ns (69.457%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  c0/num_reg[12]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  c0/num_reg[12]/Q
                         net (fo=5, routed)           0.757     1.026    c0/num[12]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.064     1.090 r  c0/num[15]_i_1/O
                         net (fo=1, routed)           0.000     1.090    c0/D[3]
    SLICE_X1Y20          FDRE                                         r  c0/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.079ns  (logic 0.322ns (29.835%)  route 0.757ns (70.165%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  c0/num_reg[12]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  c0/num_reg[12]/Q
                         net (fo=5, routed)           0.757     1.026    c0/num[12]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.053     1.079 r  c0/num[14]_i_1/O
                         net (fo=1, routed)           0.000     1.079    c0/D[2]
    SLICE_X1Y20          FDRE                                         r  c0/num_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c0/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  c0/num_reg[2]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[2]/Q
                         net (fo=3, routed)           0.141     0.241    c0/num[2]
    SLICE_X1Y21          LUT3 (Prop_lut3_I2_O)        0.028     0.269 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    c0/A[2]
    SLICE_X1Y21          FDRE                                         r  c0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.129ns (47.817%)  route 0.141ns (52.183%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  c0/num_reg[2]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[2]/Q
                         net (fo=3, routed)           0.141     0.241    c0/num[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.029     0.270 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    c0/A[3]
    SLICE_X1Y21          FDRE                                         r  c0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.361%)  route 0.142ns (52.639%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  c0/num_reg[6]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[6]/Q
                         net (fo=3, routed)           0.142     0.242    c0/num[6]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.028     0.270 r  c0/num[6]_i_1/O
                         net (fo=1, routed)           0.000     0.270    c0/B[2]
    SLICE_X0Y20          FDRE                                         r  c0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.130ns (47.748%)  route 0.142ns (52.252%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  c0/num_reg[6]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[6]/Q
                         net (fo=3, routed)           0.142     0.242    c0/num[6]
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.030     0.272 r  c0/num[7]_i_1/O
                         net (fo=1, routed)           0.000     0.272    c0/B[3]
    SLICE_X0Y20          FDRE                                         r  c0/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.950%)  route 0.151ns (54.050%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  c0/num_reg[12]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  c0/num_reg[12]/Q
                         net (fo=5, routed)           0.151     0.251    c0/num[12]
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.028     0.279 r  c0/num[12]_i_1/O
                         net (fo=1, routed)           0.000     0.279    c0/D[0]
    SLICE_X3Y20          FDRE                                         r  c0/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.129ns (46.143%)  route 0.151ns (53.857%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  c0/num_reg[12]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[12]/Q
                         net (fo=5, routed)           0.151     0.251    c0/num[12]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.029     0.280 r  c0/num[13]_i_1/O
                         net (fo=1, routed)           0.000     0.280    c0/D[1]
    SLICE_X3Y20          FDRE                                         r  c0/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.145ns (49.023%)  route 0.151ns (50.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  c0/num_reg[10]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c0/num_reg[10]/Q
                         net (fo=3, routed)           0.151     0.269    c0/num[10]
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.027     0.296 r  c0/num[11]_i_1/O
                         net (fo=1, routed)           0.000     0.296    c0/C[3]
    SLICE_X2Y20          FDRE                                         r  c0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  c0/num_reg[10]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c0/num_reg[10]/Q
                         net (fo=3, routed)           0.151     0.269    c0/num[10]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.028     0.297 r  c0/num[10]_i_1/O
                         net (fo=1, routed)           0.000     0.297    c0/C[2]
    SLICE_X2Y20          FDRE                                         r  c0/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.665%)  route 0.179ns (58.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  c0/num_reg[14]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  c0/num_reg[14]/Q
                         net (fo=3, routed)           0.179     0.279    c0/num[14]
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.028     0.307 r  c0/num[14]_i_1/O
                         net (fo=1, routed)           0.000     0.307    c0/D[2]
    SLICE_X1Y20          FDRE                                         r  c0/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c0/num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.145ns (47.189%)  route 0.162ns (52.811%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  c0/num_reg[0]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c0/num_reg[0]/Q
                         net (fo=5, routed)           0.162     0.280    c0/num[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.027     0.307 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    c0/A[1]
    SLICE_X2Y21          FDRE                                         r  c0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.741ns  (logic 3.726ns (29.239%)  route 9.016ns (70.761%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.276    13.359    c0/s13
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.053    13.412 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.240    14.652    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    18.003 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.003    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.695ns  (logic 3.875ns (30.524%)  route 8.820ns (69.476%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.059    13.142    c0/s13
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.063    13.205 r  c0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.261    14.466    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.490    17.957 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.957    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 3.859ns (30.466%)  route 8.807ns (69.534%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.017    13.100    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.062    13.162 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.291    14.452    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.475    17.927 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.927    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.609ns  (logic 3.844ns (30.486%)  route 8.765ns (69.514%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.015    13.098    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.056    13.154 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.251    14.404    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.466    17.870 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.870    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 3.757ns (29.890%)  route 8.813ns (70.110%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.015    13.098    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.053    13.151 r  c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.299    14.449    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382    17.831 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.831    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.545ns  (logic 3.752ns (29.908%)  route 8.793ns (70.091%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.017    13.100    c0/s13
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.053    13.153 r  c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.276    14.429    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    17.806 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.806    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.447ns  (logic 3.751ns (30.139%)  route 8.696ns (69.861%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          3.500     9.030    c1/clk_div[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.053     9.083 r  c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           4.059    13.142    c0/s13
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.053    13.195 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.137    14.332    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.376    17.709 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.709    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.399ns  (logic 3.676ns (29.651%)  route 8.722ns (70.349%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[18]/Q
                         net (fo=11, routed)          3.831     9.362    c1/clk_div[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I3_O)        0.053     9.415 r  c1/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.891    14.305    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.354    17.660 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.660    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 3.825ns (57.649%)  route 2.810ns (42.351%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 r  c1/clk_div_reg[18]/Q
                         net (fo=11, routed)          1.378     6.909    c1/clk_div[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.070     6.979 r  c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.431     8.410    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.486    11.896 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.896    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.815ns (59.331%)  route 2.615ns (40.669%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.832     5.261    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.269     5.530 f  c1/clk_div_reg[18]/Q
                         net (fo=11, routed)          1.379     6.909    c1/clk_div[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.067     6.976 r  c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.237     8.212    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.479    11.692 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.692    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.496ns (63.439%)  route 0.862ns (36.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 f  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.547     2.568    c1/clk_div[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.596 r  c1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.315     2.912    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.279 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.279    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.498ns (63.494%)  route 0.861ns (36.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.543     2.564    c1/clk_div[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.028     2.592 r  c1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.911    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.281 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.281    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.546ns (65.383%)  route 0.819ns (34.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.414     2.436    c0/clk_div[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.140     2.604    c0/d0/s8[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.028     2.632 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.265     2.897    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.390     4.287 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.287    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.521ns (63.446%)  route 0.876ns (36.554%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.485     2.506    c0/clk_div[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.534 r  c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.082     2.616    c0/d0/s8[2]
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.028     2.644 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.310     2.954    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     4.319 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.319    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.547ns (64.375%)  route 0.856ns (35.625%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 f  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.547     2.568    c1/clk_div[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.030     2.598 r  c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.310     2.908    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.417     4.325 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.325    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.586ns (64.445%)  route 0.875ns (35.555%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.414     2.436    c0/clk_div[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.140     2.604    c0/d0/s8[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.030     2.634 r  c0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.321     2.955    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.428     4.383 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.383    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.558ns (62.393%)  route 0.939ns (37.607%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.543     2.564    c1/clk_div[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.033     2.597 r  c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.994    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.418 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.418    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.547ns (61.631%)  route 0.963ns (38.369%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.414     2.436    c0/clk_div[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.241     2.704    c0/d0/s8[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.028     2.732 r  c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.308     3.041    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.432 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.432    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.562ns (61.827%)  route 0.965ns (38.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.414     2.436    c0/clk_div[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.245     2.709    c0/d0/s8[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.030     2.739 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.306     3.044    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.404     4.448 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.448    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.552ns (60.762%)  route 1.002ns (39.238%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    c1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  c1/clk_div_reg[17]/Q
                         net (fo=11, routed)          0.414     2.436    c0/clk_div[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.245     2.709    c0/d0/s8[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I2_O)        0.028     2.737 r  c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.344     3.080    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     4.476 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.476    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------





