
RtConcepts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08009b7c  08009b7c  00019b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f14  08009f14  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08009f14  08009f14  00019f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f1c  08009f1c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f1c  08009f1c  00019f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f20  08009f20  00019f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08009f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ee8  20000080  08009fa4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004f68  08009fa4  00024f68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c20  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004176  00000000  00000000  00042cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001960  00000000  00000000  00046e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017d8  00000000  00000000  000487a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000058c7  00000000  00000000  00049f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c275  00000000  00000000  0004f847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106ee3  00000000  00000000  0006babc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017299f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007644  00000000  00000000  001729f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  0017a038  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  0017a05c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009b64 	.word	0x08009b64

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08009b64 	.word	0x08009b64

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b5b0      	push	{r4, r5, r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f000 ff0c 	bl	80013ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f8c5 	bl	8000740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b6:	f000 f9f9 	bl	80009ac <MX_GPIO_Init>
  MX_ETH_Init();
 80005ba:	f000 f951 	bl	8000860 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005be:	f000 f997 	bl	80008f0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005c2:	f000 f9c5 	bl	8000950 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005c6:	f004 fa25 	bl	8004a14 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of dispatcherQueue */
  dispatcherQueueHandle = osMessageQueueNew (16, sizeof(request_t), &dispatcherQueue_attributes);
 80005ca:	4a51      	ldr	r2, [pc, #324]	; (8000710 <main+0x168>)
 80005cc:	210c      	movs	r1, #12
 80005ce:	2010      	movs	r0, #16
 80005d0:	f004 fe06 	bl	80051e0 <osMessageQueueNew>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a4f      	ldr	r2, [pc, #316]	; (8000714 <main+0x16c>)
 80005d8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  srand(time(NULL));
 80005da:	2000      	movs	r0, #0
 80005dc:	f008 fb8c 	bl	8008cf8 <time>
 80005e0:	4602      	mov	r2, r0
 80005e2:	460b      	mov	r3, r1
 80005e4:	4613      	mov	r3, r2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f008 fb08 	bl	8008bfc <srand>
	for (int i = 0; i < TOTAL_SERVICES; i++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	627b      	str	r3, [r7, #36]	; 0x24
 80005f0:	e078      	b.n	80006e4 <main+0x13c>
		osMessageQueueAttr_t* serviceQueueAttr = malloc(sizeof(osMessageQueueAttr_t));
 80005f2:	2018      	movs	r0, #24
 80005f4:	f008 f9a4 	bl	8008940 <malloc>
 80005f8:	4603      	mov	r3, r0
 80005fa:	623b      	str	r3, [r7, #32]
		serviceQueueAttr -> name = names[i];
 80005fc:	4a46      	ldr	r2, [pc, #280]	; (8000718 <main+0x170>)
 80005fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000600:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000604:	6a3b      	ldr	r3, [r7, #32]
 8000606:	601a      	str	r2, [r3, #0]
		osMessageQueueId_t* serviceQueue = osMessageQueueNew (16, sizeof(request_t), serviceQueueAttr);
 8000608:	6a3a      	ldr	r2, [r7, #32]
 800060a:	210c      	movs	r1, #12
 800060c:	2010      	movs	r0, #16
 800060e:	f004 fde7 	bl	80051e0 <osMessageQueueNew>
 8000612:	61f8      	str	r0, [r7, #28]

		osMutexAttr_t* serviceLockAttributes = malloc(sizeof(osMutexAttr_t));
 8000614:	2010      	movs	r0, #16
 8000616:	f008 f993 	bl	8008940 <malloc>
 800061a:	4603      	mov	r3, r0
 800061c:	61bb      	str	r3, [r7, #24]
		serviceLockAttributes -> name = names[i];
 800061e:	4a3e      	ldr	r2, [pc, #248]	; (8000718 <main+0x170>)
 8000620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000622:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	601a      	str	r2, [r3, #0]
		osMutexId_t serviceLock = osMutexNew(serviceLockAttributes);
 800062a:	69b8      	ldr	r0, [r7, #24]
 800062c:	f004 fb36 	bl	8004c9c <osMutexNew>
 8000630:	6178      	str	r0, [r7, #20]

		osSemaphoreAttr_t* semaphoreAttr = malloc(sizeof(osSemaphoreAttr_t));
 8000632:	2010      	movs	r0, #16
 8000634:	f008 f984 	bl	8008940 <malloc>
 8000638:	4603      	mov	r3, r0
 800063a:	613b      	str	r3, [r7, #16]
		semaphoreAttr -> name = names[i];
 800063c:	4a36      	ldr	r2, [pc, #216]	; (8000718 <main+0x170>)
 800063e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000640:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	601a      	str	r2, [r3, #0]
		osSemaphoreId_t semaphore = osSemaphoreNew(teams[i], teams[i], semaphoreAttr);
 8000648:	4a34      	ldr	r2, [pc, #208]	; (800071c <main+0x174>)
 800064a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000650:	4618      	mov	r0, r3
 8000652:	4a32      	ldr	r2, [pc, #200]	; (800071c <main+0x174>)
 8000654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800065a:	693a      	ldr	r2, [r7, #16]
 800065c:	4619      	mov	r1, r3
 800065e:	f004 fc65 	bl	8004f2c <osSemaphoreNew>
 8000662:	60f8      	str	r0, [r7, #12]

		service_attr_t* attrs = malloc(sizeof(service_attr_t));
 8000664:	2014      	movs	r0, #20
 8000666:	f008 f96b 	bl	8008940 <malloc>
 800066a:	4603      	mov	r3, r0
 800066c:	60bb      	str	r3, [r7, #8]
		attrs -> name = names[i];
 800066e:	4a2a      	ldr	r2, [pc, #168]	; (8000718 <main+0x170>)
 8000670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000672:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	60da      	str	r2, [r3, #12]
		attrs -> queue = serviceQueue;
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	69fa      	ldr	r2, [r7, #28]
 800067e:	601a      	str	r2, [r3, #0]
		attrs -> mutex = serviceLock;
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	697a      	ldr	r2, [r7, #20]
 8000684:	605a      	str	r2, [r3, #4]
		attrs -> semaphore = semaphore;
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	609a      	str	r2, [r3, #8]
		services[i] = *attrs;
 800068c:	4924      	ldr	r1, [pc, #144]	; (8000720 <main+0x178>)
 800068e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000690:	4613      	mov	r3, r2
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	4413      	add	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	18ca      	adds	r2, r1, r3
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	4614      	mov	r4, r2
 800069e:	461d      	mov	r5, r3
 80006a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a4:	682b      	ldr	r3, [r5, #0]
 80006a6:	6023      	str	r3, [r4, #0]

		osThreadAttr_t* serviceTaskAttrs = malloc(sizeof(osThreadAttr_t));
 80006a8:	2024      	movs	r0, #36	; 0x24
 80006aa:	f008 f949 	bl	8008940 <malloc>
 80006ae:	4603      	mov	r3, r0
 80006b0:	607b      	str	r3, [r7, #4]
		serviceTaskAttrs -> name = names[i];
 80006b2:	4a19      	ldr	r2, [pc, #100]	; (8000718 <main+0x170>)
 80006b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	601a      	str	r2, [r3, #0]
		serviceTaskAttrs -> stack_size = 128 * 4;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c4:	615a      	str	r2, [r3, #20]
		serviceTaskAttrs -> priority = (osPriority_t) osPriorityLow;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2208      	movs	r2, #8
 80006ca:	619a      	str	r2, [r3, #24]
		osThreadId_t serviceTaskId = osThreadNew(serviceTask, attrs, serviceTaskAttrs);
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	68b9      	ldr	r1, [r7, #8]
 80006d0:	4814      	ldr	r0, [pc, #80]	; (8000724 <main+0x17c>)
 80006d2:	f004 fa09 	bl	8004ae8 <osThreadNew>
 80006d6:	6038      	str	r0, [r7, #0]

		attrs -> task = serviceTaskId;
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	683a      	ldr	r2, [r7, #0]
 80006dc:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < TOTAL_SERVICES; i++) {
 80006de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e0:	3301      	adds	r3, #1
 80006e2:	627b      	str	r3, [r7, #36]	; 0x24
 80006e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e6:	2b02      	cmp	r3, #2
 80006e8:	dd83      	ble.n	80005f2 <main+0x4a>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006ea:	4a0f      	ldr	r2, [pc, #60]	; (8000728 <main+0x180>)
 80006ec:	2100      	movs	r1, #0
 80006ee:	480f      	ldr	r0, [pc, #60]	; (800072c <main+0x184>)
 80006f0:	f004 f9fa 	bl	8004ae8 <osThreadNew>
 80006f4:	4603      	mov	r3, r0
 80006f6:	4a0e      	ldr	r2, [pc, #56]	; (8000730 <main+0x188>)
 80006f8:	6013      	str	r3, [r2, #0]

  /* creation of dispatcher */
  dispatcherHandle = osThreadNew(dispatch, NULL, &dispatcher_attributes);
 80006fa:	4a0e      	ldr	r2, [pc, #56]	; (8000734 <main+0x18c>)
 80006fc:	2100      	movs	r1, #0
 80006fe:	480e      	ldr	r0, [pc, #56]	; (8000738 <main+0x190>)
 8000700:	f004 f9f2 	bl	8004ae8 <osThreadNew>
 8000704:	4603      	mov	r3, r0
 8000706:	4a0d      	ldr	r2, [pc, #52]	; (800073c <main+0x194>)
 8000708:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800070a:	f004 f9b7 	bl	8004a7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070e:	e7fe      	b.n	800070e <main+0x166>
 8000710:	08009d98 	.word	0x08009d98
 8000714:	20004ec4 	.word	0x20004ec4
 8000718:	20000000 	.word	0x20000000
 800071c:	08009d44 	.word	0x08009d44
 8000720:	20004e3c 	.word	0x20004e3c
 8000724:	08000af1 	.word	0x08000af1
 8000728:	08009d50 	.word	0x08009d50
 800072c:	08000c45 	.word	0x08000c45
 8000730:	200049b0 	.word	0x200049b0
 8000734:	08009d74 	.word	0x08009d74
 8000738:	08000d05 	.word	0x08000d05
 800073c:	20004e78 	.word	0x20004e78

08000740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b0b4      	sub	sp, #208	; 0xd0
 8000744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000746:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800074a:	2230      	movs	r2, #48	; 0x30
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f008 f914 	bl	800897c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000754:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2284      	movs	r2, #132	; 0x84
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f008 f905 	bl	800897c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000772:	f001 fed5 	bl	8002520 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000776:	4b37      	ldr	r3, [pc, #220]	; (8000854 <SystemClock_Config+0x114>)
 8000778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077a:	4a36      	ldr	r2, [pc, #216]	; (8000854 <SystemClock_Config+0x114>)
 800077c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000780:	6413      	str	r3, [r2, #64]	; 0x40
 8000782:	4b34      	ldr	r3, [pc, #208]	; (8000854 <SystemClock_Config+0x114>)
 8000784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800078e:	4b32      	ldr	r3, [pc, #200]	; (8000858 <SystemClock_Config+0x118>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000796:	4a30      	ldr	r2, [pc, #192]	; (8000858 <SystemClock_Config+0x118>)
 8000798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800079c:	6013      	str	r3, [r2, #0]
 800079e:	4b2e      	ldr	r3, [pc, #184]	; (8000858 <SystemClock_Config+0x118>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007aa:	2301      	movs	r3, #1
 80007ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007b0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80007b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b8:	2302      	movs	r3, #2
 80007ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007c6:	2304      	movs	r3, #4
 80007c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80007cc:	2348      	movs	r3, #72	; 0x48
 80007ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007d2:	2302      	movs	r3, #2
 80007d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80007d8:	2303      	movs	r3, #3
 80007da:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007de:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 feac 	bl	8002540 <HAL_RCC_OscConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007ee:	f000 faef 	bl	8000dd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f2:	230f      	movs	r3, #15
 80007f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f8:	2302      	movs	r3, #2
 80007fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000812:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000816:	2102      	movs	r1, #2
 8000818:	4618      	mov	r0, r3
 800081a:	f002 f935 	bl	8002a88 <HAL_RCC_ClockConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000824:	f000 fad4 	bl	8000dd0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <SystemClock_Config+0x11c>)
 800082a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800082c:	2300      	movs	r3, #0
 800082e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000830:	2300      	movs	r3, #0
 8000832:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fb58 	bl	8002ef0 <HAL_RCCEx_PeriphCLKConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x10a>
  {
    Error_Handler();
 8000846:	f000 fac3 	bl	8000dd0 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	37d0      	adds	r7, #208	; 0xd0
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000
 800085c:	00200100 	.word	0x00200100

08000860 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000864:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <MX_ETH_Init+0x88>)
 8000866:	4a21      	ldr	r2, [pc, #132]	; (80008ec <MX_ETH_Init+0x8c>)
 8000868:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800086a:	4b1f      	ldr	r3, [pc, #124]	; (80008e8 <MX_ETH_Init+0x88>)
 800086c:	2201      	movs	r2, #1
 800086e:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8000870:	4b1d      	ldr	r3, [pc, #116]	; (80008e8 <MX_ETH_Init+0x88>)
 8000872:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000876:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8000878:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <MX_ETH_Init+0x88>)
 800087a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800087e:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8000880:	4b19      	ldr	r3, [pc, #100]	; (80008e8 <MX_ETH_Init+0x88>)
 8000882:	2200      	movs	r2, #0
 8000884:	821a      	strh	r2, [r3, #16]
  heth.Init.MACAddr[0] =   0x00;
 8000886:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <MX_ETH_Init+0x88>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 800088e:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <MX_ETH_Init+0x88>)
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	3301      	adds	r3, #1
 8000894:	2280      	movs	r2, #128	; 0x80
 8000896:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000898:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <MX_ETH_Init+0x88>)
 800089a:	695b      	ldr	r3, [r3, #20]
 800089c:	3302      	adds	r3, #2
 800089e:	22e1      	movs	r2, #225	; 0xe1
 80008a0:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <MX_ETH_Init+0x88>)
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	3303      	adds	r3, #3
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 80008ac:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_ETH_Init+0x88>)
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	3304      	adds	r3, #4
 80008b2:	2200      	movs	r2, #0
 80008b4:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_ETH_Init+0x88>)
 80008b8:	695b      	ldr	r3, [r3, #20]
 80008ba:	3305      	adds	r3, #5
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_ETH_Init+0x88>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <MX_ETH_Init+0x88>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <MX_ETH_Init+0x88>)
 80008ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80008d2:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	; (80008e8 <MX_ETH_Init+0x88>)
 80008d6:	f000 feab 	bl	8001630 <HAL_ETH_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_ETH_Init+0x84>
  {
    Error_Handler();
 80008e0:	f000 fa76 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20004e7c 	.word	0x20004e7c
 80008ec:	40028000 	.word	0x40028000

080008f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008f4:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_USART3_UART_Init+0x58>)
 80008f6:	4a15      	ldr	r2, [pc, #84]	; (800094c <MX_USART3_UART_Init+0x5c>)
 80008f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <MX_USART3_UART_Init+0x58>)
 80008fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000900:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000908:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_USART3_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000914:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000916:	220c      	movs	r2, #12
 8000918:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091a:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <MX_USART3_UART_Init+0x58>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000920:	4b09      	ldr	r3, [pc, #36]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000926:	4b08      	ldr	r3, [pc, #32]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000928:	2200      	movs	r2, #0
 800092a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <MX_USART3_UART_Init+0x58>)
 800092e:	2200      	movs	r2, #0
 8000930:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000932:	4805      	ldr	r0, [pc, #20]	; (8000948 <MX_USART3_UART_Init+0x58>)
 8000934:	f003 f9ac 	bl	8003c90 <HAL_UART_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800093e:	f000 fa47 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200049b4 	.word	0x200049b4
 800094c:	40004800 	.word	0x40004800

08000950 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000956:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800095a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095e:	2206      	movs	r2, #6
 8000960:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000964:	2202      	movs	r2, #2
 8000966:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000970:	2202      	movs	r2, #2
 8000972:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000976:	2201      	movs	r2, #1
 8000978:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097c:	2200      	movs	r2, #0
 800097e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000982:	2200      	movs	r2, #0
 8000984:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000988:	2201      	movs	r2, #1
 800098a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098e:	2200      	movs	r2, #0
 8000990:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000994:	f001 fc7b 	bl	800228e <HAL_PCD_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800099e:	f000 fa17 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20004a38 	.word	0x20004a38

080009ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08c      	sub	sp, #48	; 0x30
 80009b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
 80009c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c2:	4b46      	ldr	r3, [pc, #280]	; (8000adc <MX_GPIO_Init+0x130>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	4a45      	ldr	r2, [pc, #276]	; (8000adc <MX_GPIO_Init+0x130>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6313      	str	r3, [r2, #48]	; 0x30
 80009ce:	4b43      	ldr	r3, [pc, #268]	; (8000adc <MX_GPIO_Init+0x130>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	61bb      	str	r3, [r7, #24]
 80009d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009da:	4b40      	ldr	r3, [pc, #256]	; (8000adc <MX_GPIO_Init+0x130>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a3f      	ldr	r2, [pc, #252]	; (8000adc <MX_GPIO_Init+0x130>)
 80009e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b3d      	ldr	r3, [pc, #244]	; (8000adc <MX_GPIO_Init+0x130>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f2:	4b3a      	ldr	r3, [pc, #232]	; (8000adc <MX_GPIO_Init+0x130>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a39      	ldr	r2, [pc, #228]	; (8000adc <MX_GPIO_Init+0x130>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b37      	ldr	r3, [pc, #220]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0a:	4b34      	ldr	r3, [pc, #208]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a33      	ldr	r2, [pc, #204]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b31      	ldr	r3, [pc, #196]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a22:	4b2e      	ldr	r3, [pc, #184]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a2d      	ldr	r2, [pc, #180]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a28:	f043 0308 	orr.w	r3, r3, #8
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b2b      	ldr	r3, [pc, #172]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0308 	and.w	r3, r3, #8
 8000a36:	60bb      	str	r3, [r7, #8]
 8000a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a3a:	4b28      	ldr	r3, [pc, #160]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a27      	ldr	r2, [pc, #156]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b25      	ldr	r3, [pc, #148]	; (8000adc <MX_GPIO_Init+0x130>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a58:	4821      	ldr	r0, [pc, #132]	; (8000ae0 <MX_GPIO_Init+0x134>)
 8000a5a:	f001 fbff 	bl	800225c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2140      	movs	r1, #64	; 0x40
 8000a62:	4820      	ldr	r0, [pc, #128]	; (8000ae4 <MX_GPIO_Init+0x138>)
 8000a64:	f001 fbfa 	bl	800225c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ae8 <MX_GPIO_Init+0x13c>)
 8000a70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	481b      	ldr	r0, [pc, #108]	; (8000aec <MX_GPIO_Init+0x140>)
 8000a7e:	f001 fa41 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a82:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a94:	f107 031c 	add.w	r3, r7, #28
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4811      	ldr	r0, [pc, #68]	; (8000ae0 <MX_GPIO_Init+0x134>)
 8000a9c:	f001 fa32 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000aa0:	2340      	movs	r3, #64	; 0x40
 8000aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ab0:	f107 031c 	add.w	r3, r7, #28
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	480b      	ldr	r0, [pc, #44]	; (8000ae4 <MX_GPIO_Init+0x138>)
 8000ab8:	f001 fa24 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <MX_GPIO_Init+0x138>)
 8000ad0:	f001 fa18 	bl	8001f04 <HAL_GPIO_Init>

}
 8000ad4:	bf00      	nop
 8000ad6:	3730      	adds	r7, #48	; 0x30
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020400 	.word	0x40020400
 8000ae4:	40021800 	.word	0x40021800
 8000ae8:	10110000 	.word	0x10110000
 8000aec:	40020800 	.word	0x40020800

08000af0 <serviceTask>:

/* USER CODE BEGIN 4 */
void serviceTask(void *argument) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08c      	sub	sp, #48	; 0x30
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	service_attr_t* settings = (service_attr_t*) argument;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	62bb      	str	r3, [r7, #40]	; 0x28
	for(;;) {
		osStatus_t mResult = osMutexAcquire(settings -> mutex, pdMS_TO_TICKS(5));
 8000afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2105      	movs	r1, #5
 8000b02:	4618      	mov	r0, r3
 8000b04:	f004 f964 	bl	8004dd0 <osMutexAcquire>
 8000b08:	6278      	str	r0, [r7, #36]	; 0x24
		if (mResult == osOK) {
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14e      	bne.n	8000bae <serviceTask+0xbe>
			struct request req;
			osStatus_t result = osMessageQueueGet(settings -> queue, &req, NULL, 0);
 8000b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b12:	6818      	ldr	r0, [r3, #0]
 8000b14:	f107 010c 	add.w	r1, r7, #12
 8000b18:	2300      	movs	r3, #0
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f004 fc5a 	bl	80053d4 <osMessageQueueGet>
 8000b20:	6238      	str	r0, [r7, #32]
			osMutexRelease(settings -> mutex);
 8000b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f004 f9b0 	bl	8004e8c <osMutexRelease>

			if (result == osOK) {
 8000b2c:	6a3b      	ldr	r3, [r7, #32]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d135      	bne.n	8000b9e <serviceTask+0xae>
				printf("%s got request for %d teams %ld seconds\n", settings -> name, req.groups, req.task_time);
 8000b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b34:	68d9      	ldr	r1, [r3, #12]
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	4823      	ldr	r0, [pc, #140]	; (8000bc8 <serviceTask+0xd8>)
 8000b3c:	f007 ffd0 	bl	8008ae0 <iprintf>

				for (int i = 0; i < req.groups; i++) {
 8000b40:	2300      	movs	r3, #0
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b44:	e026      	b.n	8000b94 <serviceTask+0xa4>
					osThreadAttr_t* teamTaskAttrs = malloc(sizeof(osThreadAttr_t));
 8000b46:	2024      	movs	r0, #36	; 0x24
 8000b48:	f007 fefa 	bl	8008940 <malloc>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	61fb      	str	r3, [r7, #28]
					teamTaskAttrs -> name = NULL; // settings -> name;
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
					teamTaskAttrs -> stack_size = 128 * 4;
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b5c:	615a      	str	r2, [r3, #20]
					teamTaskAttrs -> priority = (osPriority_t) osPriorityLow;
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	2208      	movs	r2, #8
 8000b62:	619a      	str	r2, [r3, #24]

					task_params_t* params = malloc(sizeof(task_params_t));
 8000b64:	200c      	movs	r0, #12
 8000b66:	f007 feeb 	bl	8008940 <malloc>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	61bb      	str	r3, [r7, #24]
					params -> semaphore = settings -> semaphore;
 8000b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b70:	689a      	ldr	r2, [r3, #8]
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	605a      	str	r2, [r3, #4]
					params -> time = req.task_time;
 8000b76:	697a      	ldr	r2, [r7, #20]
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	601a      	str	r2, [r3, #0]
					params -> name = settings -> name;
 8000b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b7e:	68da      	ldr	r2, [r3, #12]
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	609a      	str	r2, [r3, #8]
					/*osThreadId_t serviceTaskId =*/
					osThreadNew(teamTask, params, teamTaskAttrs);
 8000b84:	69fa      	ldr	r2, [r7, #28]
 8000b86:	69b9      	ldr	r1, [r7, #24]
 8000b88:	4810      	ldr	r0, [pc, #64]	; (8000bcc <serviceTask+0xdc>)
 8000b8a:	f003 ffad 	bl	8004ae8 <osThreadNew>
				for (int i = 0; i < req.groups; i++) {
 8000b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b90:	3301      	adds	r3, #1
 8000b92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	dbd4      	blt.n	8000b46 <serviceTask+0x56>
 8000b9c:	e00e      	b.n	8000bbc <serviceTask+0xcc>
				}
			} else {
				printf("%s error receiving message %d\n", settings -> name, result);
 8000b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	6a3a      	ldr	r2, [r7, #32]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	480a      	ldr	r0, [pc, #40]	; (8000bd0 <serviceTask+0xe0>)
 8000ba8:	f007 ff9a 	bl	8008ae0 <iprintf>
 8000bac:	e006      	b.n	8000bbc <serviceTask+0xcc>
			}
		} else {
			printf("%s failed to acquire lock %d\n", settings -> name, mResult);
 8000bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4807      	ldr	r0, [pc, #28]	; (8000bd4 <serviceTask+0xe4>)
 8000bb8:	f007 ff92 	bl	8008ae0 <iprintf>
		}
		osDelay(pdMS_TO_TICKS(DELAY));
 8000bbc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000bc0:	f004 f83e 	bl	8004c40 <osDelay>
	for(;;) {
 8000bc4:	e79a      	b.n	8000afc <serviceTask+0xc>
 8000bc6:	bf00      	nop
 8000bc8:	08009bc4 	.word	0x08009bc4
 8000bcc:	08000bd9 	.word	0x08000bd9
 8000bd0:	08009bf0 	.word	0x08009bf0
 8000bd4:	08009c10 	.word	0x08009c10

08000bd8 <teamTask>:
	}
}

void teamTask(void *argument) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	task_params_t* params = (task_params_t*) argument;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	60fb      	str	r3, [r7, #12]
	printf("%s running\n", params -> name);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	4619      	mov	r1, r3
 8000bea:	4813      	ldr	r0, [pc, #76]	; (8000c38 <teamTask+0x60>)
 8000bec:	f007 ff78 	bl	8008ae0 <iprintf>
	osSemaphoreAcquire(params -> semaphore, pdMS_TO_TICKS(5));
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2105      	movs	r1, #5
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f004 fa34 	bl	8005064 <osSemaphoreAcquire>
	osDelay(pdMS_TO_TICKS(params -> time));
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	4a0c      	ldr	r2, [pc, #48]	; (8000c3c <teamTask+0x64>)
 8000c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0e:	099b      	lsrs	r3, r3, #6
 8000c10:	4618      	mov	r0, r3
 8000c12:	f004 f815 	bl	8004c40 <osDelay>
	osSemaphoreRelease(params -> semaphore);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f004 fa88 	bl	8005130 <osSemaphoreRelease>
	printf("%s done\n", params -> name);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	4619      	mov	r1, r3
 8000c26:	4806      	ldr	r0, [pc, #24]	; (8000c40 <teamTask+0x68>)
 8000c28:	f007 ff5a 	bl	8008ae0 <iprintf>
	free(params);
 8000c2c:	68f8      	ldr	r0, [r7, #12]
 8000c2e:	f007 fe8f 	bl	8008950 <free>
	osThreadExit();
 8000c32:	f003 ffff 	bl	8004c34 <osThreadExit>
 8000c36:	bf00      	nop
 8000c38:	08009c30 	.word	0x08009c30
 8000c3c:	10624dd3 	.word	0x10624dd3
 8000c40:	08009c3c 	.word	0x08009c3c

08000c44 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b08a      	sub	sp, #40	; 0x28
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  int service_num = rand() % TOTAL_SERVICES;
 8000c4c:	f008 f804 	bl	8008c58 <rand>
 8000c50:	4602      	mov	r2, r0
 8000c52:	4b26      	ldr	r3, [pc, #152]	; (8000cec <StartDefaultTask+0xa8>)
 8000c54:	fb83 3102 	smull	r3, r1, r3, r2
 8000c58:	17d3      	asrs	r3, r2, #31
 8000c5a:	1ac9      	subs	r1, r1, r3
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	440b      	add	r3, r1
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
	  int team_num = rand() % 10;
 8000c66:	f007 fff7 	bl	8008c58 <rand>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	4b20      	ldr	r3, [pc, #128]	; (8000cf0 <StartDefaultTask+0xac>)
 8000c6e:	fb83 1302 	smull	r1, r3, r3, r2
 8000c72:	1099      	asrs	r1, r3, #2
 8000c74:	17d3      	asrs	r3, r2, #31
 8000c76:	1ac9      	subs	r1, r1, r3
 8000c78:	460b      	mov	r3, r1
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	623b      	str	r3, [r7, #32]
	  int time_ms = rand() % 10;
 8000c84:	f007 ffe8 	bl	8008c58 <rand>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <StartDefaultTask+0xac>)
 8000c8c:	fb83 1302 	smull	r1, r3, r3, r2
 8000c90:	1099      	asrs	r1, r3, #2
 8000c92:	17d3      	asrs	r3, r2, #31
 8000c94:	1ac9      	subs	r1, r1, r3
 8000c96:	460b      	mov	r3, r1
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	61fb      	str	r3, [r7, #28]

	  struct request req = {
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	6a3b      	ldr	r3, [r7, #32]
 8000ca8:	613b      	str	r3, [r7, #16]
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	617b      	str	r3, [r7, #20]
			  .service = service_num,
			  .groups = team_num,
			  .task_time = time_ms,
	  };
	  printf("Default task, request for service %d, teams %d, time %d\n", service_num, team_num, time_ms);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	6a3a      	ldr	r2, [r7, #32]
 8000cb2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000cb4:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <StartDefaultTask+0xb0>)
 8000cb6:	f007 ff13 	bl	8008ae0 <iprintf>
	  osStatus_t qResult = osMessageQueuePut(dispatcherQueueHandle, &req, 0, 0);
 8000cba:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <StartDefaultTask+0xb4>)
 8000cbc:	6818      	ldr	r0, [r3, #0]
 8000cbe:	f107 010c 	add.w	r1, r7, #12
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f004 fb11 	bl	80052ec <osMessageQueuePut>
 8000cca:	61b8      	str	r0, [r7, #24]
	  if (qResult == osOK) {
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d103      	bne.n	8000cda <StartDefaultTask+0x96>
		  printf("Dispatcher request sent\n");
 8000cd2:	480a      	ldr	r0, [pc, #40]	; (8000cfc <StartDefaultTask+0xb8>)
 8000cd4:	f007 ff8a 	bl	8008bec <puts>
 8000cd8:	e003      	b.n	8000ce2 <StartDefaultTask+0x9e>
	  } else {
		  printf("Failed to send dispatcher request %d\n", qResult);
 8000cda:	69b9      	ldr	r1, [r7, #24]
 8000cdc:	4808      	ldr	r0, [pc, #32]	; (8000d00 <StartDefaultTask+0xbc>)
 8000cde:	f007 feff 	bl	8008ae0 <iprintf>
	  }
	  osDelay(pdMS_TO_TICKS(DELAY));
 8000ce2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ce6:	f003 ffab 	bl	8004c40 <osDelay>
  {
 8000cea:	e7af      	b.n	8000c4c <StartDefaultTask+0x8>
 8000cec:	55555556 	.word	0x55555556
 8000cf0:	66666667 	.word	0x66666667
 8000cf4:	08009c48 	.word	0x08009c48
 8000cf8:	20004ec4 	.word	0x20004ec4
 8000cfc:	08009c84 	.word	0x08009c84
 8000d00:	08009c9c 	.word	0x08009c9c

08000d04 <dispatch>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_dispatch */
void dispatch(void *argument)
{
 8000d04:	b5b0      	push	{r4, r5, r7, lr}
 8000d06:	b08e      	sub	sp, #56	; 0x38
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN dispatch */
  /* Infinite loop */
  for(;;)
  {
	  struct request req;
	  osStatus_t qResult = osMessageQueueGet(dispatcherQueueHandle, &req, NULL, 0);
 8000d0c:	4b22      	ldr	r3, [pc, #136]	; (8000d98 <dispatch+0x94>)
 8000d0e:	6818      	ldr	r0, [r3, #0]
 8000d10:	f107 0120 	add.w	r1, r7, #32
 8000d14:	2300      	movs	r3, #0
 8000d16:	2200      	movs	r2, #0
 8000d18:	f004 fb5c 	bl	80053d4 <osMessageQueueGet>
 8000d1c:	6378      	str	r0, [r7, #52]	; 0x34
	  if (qResult == osOK) {
 8000d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d12f      	bne.n	8000d84 <dispatch+0x80>
		  service_attr_t serviceData = services[req.service];
 8000d24:	6a3a      	ldr	r2, [r7, #32]
 8000d26:	491d      	ldr	r1, [pc, #116]	; (8000d9c <dispatch+0x98>)
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	440b      	add	r3, r1
 8000d32:	f107 040c 	add.w	r4, r7, #12
 8000d36:	461d      	mov	r5, r3
 8000d38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3c:	682b      	ldr	r3, [r5, #0]
 8000d3e:	6023      	str	r3, [r4, #0]
		  osStatus_t mResult = osMutexAcquire(serviceData.mutex, pdMS_TO_TICKS(5));
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	2105      	movs	r1, #5
 8000d44:	4618      	mov	r0, r3
 8000d46:	f004 f843 	bl	8004dd0 <osMutexAcquire>
 8000d4a:	6338      	str	r0, [r7, #48]	; 0x30
		  if (mResult == osOK) {
 8000d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d113      	bne.n	8000d7a <dispatch+0x76>
			  osStatus_t qResult = osMessageQueuePut(serviceData.queue, &req, 0, 0);
 8000d52:	68f8      	ldr	r0, [r7, #12]
 8000d54:	f107 0120 	add.w	r1, r7, #32
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f004 fac6 	bl	80052ec <osMessageQueuePut>
 8000d60:	62f8      	str	r0, [r7, #44]	; 0x2c
			  if (qResult != osOK) {
 8000d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <dispatch+0x6c>
				  printf("Failed to put message in queue%d\n", qResult);
 8000d68:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d6a:	480d      	ldr	r0, [pc, #52]	; (8000da0 <dispatch+0x9c>)
 8000d6c:	f007 feb8 	bl	8008ae0 <iprintf>
			  }
			  osMutexRelease(serviceData.mutex);
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f004 f88a 	bl	8004e8c <osMutexRelease>
 8000d78:	e008      	b.n	8000d8c <dispatch+0x88>
		  } else {
			  printf("Failed to acquire lock %d\n", mResult);
 8000d7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <dispatch+0xa0>)
 8000d7e:	f007 feaf 	bl	8008ae0 <iprintf>
 8000d82:	e003      	b.n	8000d8c <dispatch+0x88>
		  }
	  } else {
		  printf("Failed to get message from queue %d\n", qResult);
 8000d84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000d86:	4808      	ldr	r0, [pc, #32]	; (8000da8 <dispatch+0xa4>)
 8000d88:	f007 feaa 	bl	8008ae0 <iprintf>
	  }
    osDelay(pdMS_TO_TICKS(DELAY));
 8000d8c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000d90:	f003 ff56 	bl	8004c40 <osDelay>
  {
 8000d94:	e7ba      	b.n	8000d0c <dispatch+0x8>
 8000d96:	bf00      	nop
 8000d98:	20004ec4 	.word	0x20004ec4
 8000d9c:	20004e3c 	.word	0x20004e3c
 8000da0:	08009cc4 	.word	0x08009cc4
 8000da4:	08009ce8 	.word	0x08009ce8
 8000da8:	08009d04 	.word	0x08009d04

08000dac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d101      	bne.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dbe:	f000 fb11 	bl	80013e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40010000 	.word	0x40010000

08000dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd4:	b672      	cpsid	i
}
 8000dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <Error_Handler+0x8>
	...

08000ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000de2:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <HAL_MspInit+0x4c>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	4a10      	ldr	r2, [pc, #64]	; (8000e28 <HAL_MspInit+0x4c>)
 8000de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dec:	6413      	str	r3, [r2, #64]	; 0x40
 8000dee:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_MspInit+0x4c>)
 8000df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <HAL_MspInit+0x4c>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <HAL_MspInit+0x4c>)
 8000e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e04:	6453      	str	r3, [r2, #68]	; 0x44
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <HAL_MspInit+0x4c>)
 8000e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	210f      	movs	r1, #15
 8000e16:	f06f 0001 	mvn.w	r0, #1
 8000e1a:	f000 fbdf 	bl	80015dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40023800 	.word	0x40023800

08000e2c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08e      	sub	sp, #56	; 0x38
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a4e      	ldr	r2, [pc, #312]	; (8000f84 <HAL_ETH_MspInit+0x158>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	f040 8096 	bne.w	8000f7c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000e50:	4b4d      	ldr	r3, [pc, #308]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e54:	4a4c      	ldr	r2, [pc, #304]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5c:	4b4a      	ldr	r3, [pc, #296]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e64:	623b      	str	r3, [r7, #32]
 8000e66:	6a3b      	ldr	r3, [r7, #32]
 8000e68:	4b47      	ldr	r3, [pc, #284]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6c:	4a46      	ldr	r2, [pc, #280]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e72:	6313      	str	r3, [r2, #48]	; 0x30
 8000e74:	4b44      	ldr	r3, [pc, #272]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e7c:	61fb      	str	r3, [r7, #28]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	4b41      	ldr	r3, [pc, #260]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e84:	4a40      	ldr	r2, [pc, #256]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8c:	4b3e      	ldr	r3, [pc, #248]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e94:	61bb      	str	r3, [r7, #24]
 8000e96:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e98:	4b3b      	ldr	r3, [pc, #236]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9c:	4a3a      	ldr	r2, [pc, #232]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000e9e:	f043 0304 	orr.w	r3, r3, #4
 8000ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea4:	4b38      	ldr	r3, [pc, #224]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea8:	f003 0304 	and.w	r3, r3, #4
 8000eac:	617b      	str	r3, [r7, #20]
 8000eae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	4b35      	ldr	r3, [pc, #212]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb4:	4a34      	ldr	r2, [pc, #208]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebc:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec8:	4b2f      	ldr	r3, [pc, #188]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ecc:	4a2e      	ldr	r2, [pc, #184]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ece:	f043 0302 	orr.w	r3, r3, #2
 8000ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ee0:	4b29      	ldr	r3, [pc, #164]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee4:	4a28      	ldr	r2, [pc, #160]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eea:	6313      	str	r3, [r2, #48]	; 0x30
 8000eec:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <HAL_ETH_MspInit+0x15c>)
 8000eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ef8:	2332      	movs	r3, #50	; 0x32
 8000efa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f04:	2303      	movs	r3, #3
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f08:	230b      	movs	r3, #11
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	481e      	ldr	r0, [pc, #120]	; (8000f8c <HAL_ETH_MspInit+0x160>)
 8000f14:	f000 fff6 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000f18:	2386      	movs	r3, #134	; 0x86
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f24:	2303      	movs	r3, #3
 8000f26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f28:	230b      	movs	r3, #11
 8000f2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f30:	4619      	mov	r1, r3
 8000f32:	4817      	ldr	r0, [pc, #92]	; (8000f90 <HAL_ETH_MspInit+0x164>)
 8000f34:	f000 ffe6 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f46:	2303      	movs	r3, #3
 8000f48:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f4a:	230b      	movs	r3, #11
 8000f4c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f52:	4619      	mov	r1, r3
 8000f54:	480f      	ldr	r0, [pc, #60]	; (8000f94 <HAL_ETH_MspInit+0x168>)
 8000f56:	f000 ffd5 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000f5a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f6c:	230b      	movs	r3, #11
 8000f6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f74:	4619      	mov	r1, r3
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <HAL_ETH_MspInit+0x16c>)
 8000f78:	f000 ffc4 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3738      	adds	r7, #56	; 0x38
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40028000 	.word	0x40028000
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40020800 	.word	0x40020800
 8000f90:	40020000 	.word	0x40020000
 8000f94:	40020400 	.word	0x40020400
 8000f98:	40021800 	.word	0x40021800

08000f9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a17      	ldr	r2, [pc, #92]	; (8001018 <HAL_UART_MspInit+0x7c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d128      	bne.n	8001010 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc2:	4a16      	ldr	r2, [pc, #88]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd6:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a10      	ldr	r2, [pc, #64]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fdc:	f043 0308 	orr.w	r3, r3, #8
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_UART_MspInit+0x80>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000fee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001000:	2307      	movs	r3, #7
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4805      	ldr	r0, [pc, #20]	; (8001020 <HAL_UART_MspInit+0x84>)
 800100c:	f000 ff7a 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	; 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40004800 	.word	0x40004800
 800101c:	40023800 	.word	0x40023800
 8001020:	40020c00 	.word	0x40020c00

08001024 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	; 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001044:	d141      	bne.n	80010ca <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a22      	ldr	r2, [pc, #136]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800105e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001064:	2302      	movs	r3, #2
 8001066:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106c:	2303      	movs	r3, #3
 800106e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001070:	230a      	movs	r3, #10
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4619      	mov	r1, r3
 800107a:	4817      	ldr	r0, [pc, #92]	; (80010d8 <HAL_PCD_MspInit+0xb4>)
 800107c:	f000 ff42 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001080:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	4810      	ldr	r0, [pc, #64]	; (80010d8 <HAL_PCD_MspInit+0xb4>)
 8001096:	f000 ff35 	bl	8001f04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800109a:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 800109c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800109e:	4a0d      	ldr	r2, [pc, #52]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 80010a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a4:	6353      	str	r3, [r2, #52]	; 0x34
 80010a6:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 80010a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b6:	4a07      	ldr	r2, [pc, #28]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 80010b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010bc:	6453      	str	r3, [r2, #68]	; 0x44
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <HAL_PCD_MspInit+0xb0>)
 80010c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80010ca:	bf00      	nop
 80010cc:	3728      	adds	r7, #40	; 0x28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40020000 	.word	0x40020000

080010dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	; 0x30
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	6879      	ldr	r1, [r7, #4]
 80010f0:	2019      	movs	r0, #25
 80010f2:	f000 fa73 	bl	80015dc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80010f6:	2019      	movs	r0, #25
 80010f8:	f000 fa8c 	bl	8001614 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010fc:	4b1e      	ldr	r3, [pc, #120]	; (8001178 <HAL_InitTick+0x9c>)
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	4a1d      	ldr	r2, [pc, #116]	; (8001178 <HAL_InitTick+0x9c>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6453      	str	r3, [r2, #68]	; 0x44
 8001108:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <HAL_InitTick+0x9c>)
 800110a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001114:	f107 0210 	add.w	r2, r7, #16
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4611      	mov	r1, r2
 800111e:	4618      	mov	r0, r3
 8001120:	f001 feb4 	bl	8002e8c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001124:	f001 fe9e 	bl	8002e64 <HAL_RCC_GetPCLK2Freq>
 8001128:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800112a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800112c:	4a13      	ldr	r2, [pc, #76]	; (800117c <HAL_InitTick+0xa0>)
 800112e:	fba2 2303 	umull	r2, r3, r2, r3
 8001132:	0c9b      	lsrs	r3, r3, #18
 8001134:	3b01      	subs	r3, #1
 8001136:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <HAL_InitTick+0xa4>)
 800113a:	4a12      	ldr	r2, [pc, #72]	; (8001184 <HAL_InitTick+0xa8>)
 800113c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <HAL_InitTick+0xa4>)
 8001140:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001144:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001146:	4a0e      	ldr	r2, [pc, #56]	; (8001180 <HAL_InitTick+0xa4>)
 8001148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800114a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <HAL_InitTick+0xa4>)
 800114e:	2200      	movs	r2, #0
 8001150:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <HAL_InitTick+0xa4>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <HAL_InitTick+0xa4>)
 800115a:	f002 fab9 	bl	80036d0 <HAL_TIM_Base_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d104      	bne.n	800116e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001164:	4806      	ldr	r0, [pc, #24]	; (8001180 <HAL_InitTick+0xa4>)
 8001166:	f002 fb15 	bl	8003794 <HAL_TIM_Base_Start_IT>
 800116a:	4603      	mov	r3, r0
 800116c:	e000      	b.n	8001170 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
}
 8001170:	4618      	mov	r0, r3
 8001172:	3730      	adds	r7, #48	; 0x30
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40023800 	.word	0x40023800
 800117c:	431bde83 	.word	0x431bde83
 8001180:	20004ec8 	.word	0x20004ec8
 8001184:	40010000 	.word	0x40010000

08001188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800118c:	e7fe      	b.n	800118c <NMI_Handler+0x4>

0800118e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001192:	e7fe      	b.n	8001192 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <MemManage_Handler+0x4>

0800119a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011b8:	4802      	ldr	r0, [pc, #8]	; (80011c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80011ba:	f002 fb63 	bl	8003884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20004ec8 	.word	0x20004ec8

080011c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
	return 1;
 80011cc:	2301      	movs	r3, #1
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <_kill>:

int _kill(int pid, int sig)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011e2:	f007 fb83 	bl	80088ec <__errno>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2216      	movs	r2, #22
 80011ea:	601a      	str	r2, [r3, #0]
	return -1;
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <_exit>:

void _exit (int status)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001200:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ffe7 	bl	80011d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800120a:	e7fe      	b.n	800120a <_exit+0x12>

0800120c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	e00a      	b.n	8001234 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800121e:	f3af 8000 	nop.w
 8001222:	4601      	mov	r1, r0
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	1c5a      	adds	r2, r3, #1
 8001228:	60ba      	str	r2, [r7, #8]
 800122a:	b2ca      	uxtb	r2, r1
 800122c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	dbf0      	blt.n	800121e <_read+0x12>
	}

return len;
 800123c:	687b      	ldr	r3, [r7, #4]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e009      	b.n	800126c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	1c5a      	adds	r2, r3, #1
 800125c:	60ba      	str	r2, [r7, #8]
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3301      	adds	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	697a      	ldr	r2, [r7, #20]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	429a      	cmp	r2, r3
 8001272:	dbf1      	blt.n	8001258 <_write+0x12>
	}
	return len;
 8001274:	687b      	ldr	r3, [r7, #4]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <_close>:

int _close(int file)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
	return -1;
 8001286:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
 800129e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012a6:	605a      	str	r2, [r3, #4]
	return 0;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_isatty>:

int _isatty(int file)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
	return 1;
 80012be:	2301      	movs	r3, #1
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
	return 0;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	; (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	; (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	; (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f007 fae8 	bl	80088ec <__errno>
 800131c:	4603      	mov	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	4a05      	ldr	r2, [pc, #20]	; (800134c <_sbrk+0x64>)
 8001338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20050000 	.word	0x20050000
 8001348:	00000400 	.word	0x00000400
 800134c:	2000009c 	.word	0x2000009c
 8001350:	20004f68 	.word	0x20004f68

08001354 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <SystemInit+0x20>)
 800135a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800135e:	4a05      	ldr	r2, [pc, #20]	; (8001374 <SystemInit+0x20>)
 8001360:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001364:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800137c:	480d      	ldr	r0, [pc, #52]	; (80013b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800137e:	490e      	ldr	r1, [pc, #56]	; (80013b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001380:	4a0e      	ldr	r2, [pc, #56]	; (80013bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001384:	e002      	b.n	800138c <LoopCopyDataInit>

08001386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138a:	3304      	adds	r3, #4

0800138c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800138c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800138e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001390:	d3f9      	bcc.n	8001386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001392:	4a0b      	ldr	r2, [pc, #44]	; (80013c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001394:	4c0b      	ldr	r4, [pc, #44]	; (80013c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001398:	e001      	b.n	800139e <LoopFillZerobss>

0800139a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800139c:	3204      	adds	r2, #4

0800139e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800139e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a0:	d3fb      	bcc.n	800139a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013a2:	f7ff ffd7 	bl	8001354 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013a6:	f007 faa7 	bl	80088f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013aa:	f7ff f8fd 	bl	80005a8 <main>
  bx  lr    
 80013ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013b0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80013b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80013bc:	08009f24 	.word	0x08009f24
  ldr r2, =_sbss
 80013c0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80013c4:	20004f68 	.word	0x20004f68

080013c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013c8:	e7fe      	b.n	80013c8 <ADC_IRQHandler>

080013ca <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ce:	2003      	movs	r0, #3
 80013d0:	f000 f8f9 	bl	80015c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013d4:	2000      	movs	r0, #0
 80013d6:	f7ff fe81 	bl	80010dc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80013da:	f7ff fcff 	bl	8000ddc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_IncTick+0x20>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_IncTick+0x24>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	4a04      	ldr	r2, [pc, #16]	; (8001408 <HAL_IncTick+0x24>)
 80013f6:	6013      	str	r3, [r2, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000014 	.word	0x20000014
 8001408:	20004f14 	.word	0x20004f14

0800140c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  return uwTick;
 8001410:	4b03      	ldr	r3, [pc, #12]	; (8001420 <HAL_GetTick+0x14>)
 8001412:	681b      	ldr	r3, [r3, #0]
}
 8001414:	4618      	mov	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20004f14 	.word	0x20004f14

08001424 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800142c:	f7ff ffee 	bl	800140c <HAL_GetTick>
 8001430:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800143c:	d005      	beq.n	800144a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800143e:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <HAL_Delay+0x44>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4413      	add	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800144a:	bf00      	nop
 800144c:	f7ff ffde 	bl	800140c <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	429a      	cmp	r2, r3
 800145a:	d8f7      	bhi.n	800144c <HAL_Delay+0x28>
  {
  }
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000014 	.word	0x20000014

0800146c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800147c:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <__NVIC_SetPriorityGrouping+0x40>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001488:	4013      	ands	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001496:	4313      	orrs	r3, r2
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	; (80014ac <__NVIC_SetPriorityGrouping+0x40>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000ed00 	.word	0xe000ed00
 80014b0:	05fa0000 	.word	0x05fa0000

080014b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b8:	4b04      	ldr	r3, [pc, #16]	; (80014cc <__NVIC_GetPriorityGrouping+0x18>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	0a1b      	lsrs	r3, r3, #8
 80014be:	f003 0307 	and.w	r3, r3, #7
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	db0b      	blt.n	80014fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	f003 021f 	and.w	r2, r3, #31
 80014e8:	4907      	ldr	r1, [pc, #28]	; (8001508 <__NVIC_EnableIRQ+0x38>)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	095b      	lsrs	r3, r3, #5
 80014f0:	2001      	movs	r0, #1
 80014f2:	fa00 f202 	lsl.w	r2, r0, r2
 80014f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000e100 	.word	0xe000e100

0800150c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151c:	2b00      	cmp	r3, #0
 800151e:	db0a      	blt.n	8001536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	b2da      	uxtb	r2, r3
 8001524:	490c      	ldr	r1, [pc, #48]	; (8001558 <__NVIC_SetPriority+0x4c>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	440b      	add	r3, r1
 8001530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001534:	e00a      	b.n	800154c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4908      	ldr	r1, [pc, #32]	; (800155c <__NVIC_SetPriority+0x50>)
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	3b04      	subs	r3, #4
 8001544:	0112      	lsls	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	440b      	add	r3, r1
 800154a:	761a      	strb	r2, [r3, #24]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000e100 	.word	0xe000e100
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	; 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 0307 	and.w	r3, r3, #7
 8001572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f1c3 0307 	rsb	r3, r3, #7
 800157a:	2b04      	cmp	r3, #4
 800157c:	bf28      	it	cs
 800157e:	2304      	movcs	r3, #4
 8001580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3304      	adds	r3, #4
 8001586:	2b06      	cmp	r3, #6
 8001588:	d902      	bls.n	8001590 <NVIC_EncodePriority+0x30>
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3b03      	subs	r3, #3
 800158e:	e000      	b.n	8001592 <NVIC_EncodePriority+0x32>
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43da      	mvns	r2, r3
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	401a      	ands	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	43d9      	mvns	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	4313      	orrs	r3, r2
         );
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3724      	adds	r7, #36	; 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ff4c 	bl	800146c <__NVIC_SetPriorityGrouping>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
 80015e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ee:	f7ff ff61 	bl	80014b4 <__NVIC_GetPriorityGrouping>
 80015f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	6978      	ldr	r0, [r7, #20]
 80015fa:	f7ff ffb1 	bl	8001560 <NVIC_EncodePriority>
 80015fe:	4602      	mov	r2, r0
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001604:	4611      	mov	r1, r2
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff ff80 	bl	800150c <__NVIC_SetPriority>
}
 800160c:	bf00      	nop
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ff54 	bl	80014d0 <__NVIC_EnableIRQ>
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8001640:	4ba9      	ldr	r3, [pc, #676]	; (80018e8 <HAL_ETH_Init+0x2b8>)
 8001642:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e181      	b.n	800195a <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b00      	cmp	r3, #0
 8001660:	d106      	bne.n	8001670 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff fbde 	bl	8000e2c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001670:	4b9e      	ldr	r3, [pc, #632]	; (80018ec <HAL_ETH_Init+0x2bc>)
 8001672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001674:	4a9d      	ldr	r2, [pc, #628]	; (80018ec <HAL_ETH_Init+0x2bc>)
 8001676:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800167a:	6453      	str	r3, [r2, #68]	; 0x44
 800167c:	4b9b      	ldr	r3, [pc, #620]	; (80018ec <HAL_ETH_Init+0x2bc>)
 800167e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001680:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001688:	4b99      	ldr	r3, [pc, #612]	; (80018f0 <HAL_ETH_Init+0x2c0>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4a98      	ldr	r2, [pc, #608]	; (80018f0 <HAL_ETH_Init+0x2c0>)
 800168e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001692:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001694:	4b96      	ldr	r3, [pc, #600]	; (80018f0 <HAL_ETH_Init+0x2c0>)
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4994      	ldr	r1, [pc, #592]	; (80018f0 <HAL_ETH_Init+0x2c0>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f042 0201 	orr.w	r2, r2, #1
 80016b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016b8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80016ba:	f7ff fea7 	bl	800140c <HAL_GetTick>
 80016be:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80016c0:	e011      	b.n	80016e6 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80016c2:	f7ff fea3 	bl	800140c <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016d0:	d909      	bls.n	80016e6 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2203      	movs	r2, #3
 80016d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e139      	b.n	800195a <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e4      	bne.n	80016c2 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f023 031c 	bic.w	r3, r3, #28
 8001706:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001708:	f001 fb8c 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 800170c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	4a78      	ldr	r2, [pc, #480]	; (80018f4 <HAL_ETH_Init+0x2c4>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d908      	bls.n	8001728 <HAL_ETH_Init+0xf8>
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	4a77      	ldr	r2, [pc, #476]	; (80018f8 <HAL_ETH_Init+0x2c8>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d804      	bhi.n	8001728 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	f043 0308 	orr.w	r3, r3, #8
 8001724:	61fb      	str	r3, [r7, #28]
 8001726:	e027      	b.n	8001778 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4a73      	ldr	r2, [pc, #460]	; (80018f8 <HAL_ETH_Init+0x2c8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d908      	bls.n	8001742 <HAL_ETH_Init+0x112>
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	4a6d      	ldr	r2, [pc, #436]	; (80018e8 <HAL_ETH_Init+0x2b8>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d204      	bcs.n	8001742 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	f043 030c 	orr.w	r3, r3, #12
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	e01a      	b.n	8001778 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	4a68      	ldr	r2, [pc, #416]	; (80018e8 <HAL_ETH_Init+0x2b8>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d303      	bcc.n	8001752 <HAL_ETH_Init+0x122>
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	4a6b      	ldr	r2, [pc, #428]	; (80018fc <HAL_ETH_Init+0x2cc>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d911      	bls.n	8001776 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4a69      	ldr	r2, [pc, #420]	; (80018fc <HAL_ETH_Init+0x2cc>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d908      	bls.n	800176c <HAL_ETH_Init+0x13c>
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	4a68      	ldr	r2, [pc, #416]	; (8001900 <HAL_ETH_Init+0x2d0>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d804      	bhi.n	800176c <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	e005      	b.n	8001778 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	61fb      	str	r3, [r7, #28]
 8001774:	e000      	b.n	8001778 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001776:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	69fa      	ldr	r2, [r7, #28]
 800177e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8001780:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001784:	2100      	movs	r1, #0
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f954 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00b      	beq.n	80017aa <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001796:	6939      	ldr	r1, [r7, #16]
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f000 f9b1 	bl	8001b00 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e0d7      	b.n	800195a <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80017aa:	20ff      	movs	r0, #255	; 0xff
 80017ac:	f7ff fe3a 	bl	8001424 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80a5 	beq.w	8001904 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80017ba:	f7ff fe27 	bl	800140c <HAL_GetTick>
 80017be:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80017c0:	f107 030c 	add.w	r3, r7, #12
 80017c4:	461a      	mov	r2, r3
 80017c6:	2101      	movs	r1, #1
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 f8cb 	bl	8001964 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80017ce:	f7ff fe1d 	bl	800140c <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017dc:	4293      	cmp	r3, r2
 80017de:	d90f      	bls.n	8001800 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80017e4:	6939      	ldr	r1, [r7, #16]
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 f98a 	bl	8001b00 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e0ac      	b.n	800195a <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0da      	beq.n	80017c0 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800180a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800180e:	2100      	movs	r1, #0
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f000 f90f 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00b      	beq.n	8001834 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001820:	6939      	ldr	r1, [r7, #16]
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 f96c 	bl	8001b00 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001830:	2301      	movs	r3, #1
 8001832:	e092      	b.n	800195a <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8001834:	f7ff fdea 	bl	800140c <HAL_GetTick>
 8001838:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	461a      	mov	r2, r3
 8001840:	2101      	movs	r1, #1
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f88e 	bl	8001964 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001848:	f7ff fde0 	bl	800140c <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	f241 3288 	movw	r2, #5000	; 0x1388
 8001856:	4293      	cmp	r3, r2
 8001858:	d90f      	bls.n	800187a <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800185e:	6939      	ldr	r1, [r7, #16]
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f000 f94d 	bl	8001b00 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e06f      	b.n	800195a <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f003 0320 	and.w	r3, r3, #32
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0da      	beq.n	800183a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	461a      	mov	r2, r3
 800188a:	2110      	movs	r1, #16
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f000 f869 	bl	8001964 <HAL_ETH_ReadPHYRegister>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00b      	beq.n	80018b0 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800189c:	6939      	ldr	r1, [r7, #16]
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f92e 	bl	8001b00 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80018ac:	2301      	movs	r3, #1
 80018ae:	e054      	b.n	800195a <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d004      	beq.n	80018c4 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	e002      	b.n	80018ca <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	e035      	b.n	8001948 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	e030      	b.n	8001948 <HAL_ETH_Init+0x318>
 80018e6:	bf00      	nop
 80018e8:	03938700 	.word	0x03938700
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40013800 	.word	0x40013800
 80018f4:	01312cff 	.word	0x01312cff
 80018f8:	02160ebf 	.word	0x02160ebf
 80018fc:	05f5e0ff 	.word	0x05f5e0ff
 8001900:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	08db      	lsrs	r3, r3, #3
 800190a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001914:	4313      	orrs	r3, r2
 8001916:	b29b      	uxth	r3, r3
 8001918:	461a      	mov	r2, r3
 800191a:	2100      	movs	r1, #0
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f889 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00b      	beq.n	8001940 <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800192c:	6939      	ldr	r1, [r7, #16]
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 f8e6 	bl	8001b00 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e00c      	b.n	800195a <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8001940:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001944:	f7ff fd6e 	bl	8001424 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8001948:	6939      	ldr	r1, [r7, #16]
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 f8d8 	bl	8001b00 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3720      	adds	r7, #32
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop

08001964 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	460b      	mov	r3, r1
 800196e:	607a      	str	r2, [r7, #4]
 8001970:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b82      	cmp	r3, #130	; 0x82
 8001984:	d101      	bne.n	800198a <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8001986:	2302      	movs	r3, #2
 8001988:	e050      	b.n	8001a2c <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2282      	movs	r2, #130	; 0x82
 800198e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f003 031c 	and.w	r3, r3, #28
 80019a0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	8a1b      	ldrh	r3, [r3, #16]
 80019a6:	02db      	lsls	r3, r3, #11
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80019b0:	897b      	ldrh	r3, [r7, #10]
 80019b2:	019b      	lsls	r3, r3, #6
 80019b4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f023 0302 	bic.w	r3, r3, #2
 80019c4:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80019d6:	f7ff fd19 	bl	800140c <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80019dc:	e015      	b.n	8001a0a <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 80019de:	f7ff fd15 	bl	800140c <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ec:	d309      	bcc.n	8001a02 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e014      	b.n	8001a2c <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1e4      	bne.n	80019de <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2201      	movs	r2, #1
 8001a26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b42      	cmp	r3, #66	; 0x42
 8001a54:	d101      	bne.n	8001a5a <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001a56:	2302      	movs	r3, #2
 8001a58:	e04e      	b.n	8001af8 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2242      	movs	r2, #66	; 0x42
 8001a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f003 031c 	and.w	r3, r3, #28
 8001a70:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8a1b      	ldrh	r3, [r3, #16]
 8001a76:	02db      	lsls	r3, r3, #11
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8001a80:	897b      	ldrh	r3, [r7, #10]
 8001a82:	019b      	lsls	r3, r3, #6
 8001a84:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab0:	f7ff fcac 	bl	800140c <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001ab6:	e015      	b.n	8001ae4 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8001ab8:	f7ff fca8 	bl	800140c <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac6:	d309      	bcc.n	8001adc <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e00d      	b.n	8001af8 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1e4      	bne.n	8001ab8 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b0b0      	sub	sp, #192	; 0xc0
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d007      	beq.n	8001b26 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b1c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b24:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8001b26:	2300      	movs	r3, #0
 8001b28:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001b32:	2300      	movs	r3, #0
 8001b34:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d103      	bne.n	8001b4e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8001b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b4a:	663b      	str	r3, [r7, #96]	; 0x60
 8001b4c:	e001      	b.n	8001b52 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001b52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b56:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001b60:	2300      	movs	r3, #0
 8001b62:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001b64:	2300      	movs	r3, #0
 8001b66:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001b6c:	2340      	movs	r3, #64	; 0x40
 8001b6e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001b82:	2300      	movs	r3, #0
 8001b84:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001bd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001bd8:	4bab      	ldr	r3, [pc, #684]	; (8001e88 <ETH_MACDMAConfig+0x388>)
 8001bda:	4013      	ands	r3, r2
 8001bdc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001be0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8001be2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001be4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8001be6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8001be8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8001bea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8001bec:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8001bf2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8001bf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8001bf6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8001bf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8001bfa:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8001c00:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8001c02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8001c04:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8001c06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8001c08:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8001c0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8001c0c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8001c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8001c10:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8001c12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8001c14:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001c16:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c28:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c34:	2001      	movs	r0, #1
 8001c36:	f7ff fbf5 	bl	8001424 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c42:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001c44:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8001c46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001c48:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001c4a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8001c4c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8001c4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8001c52:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001c54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8001c58:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001c5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8001c5e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8001c64:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001c68:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001c70:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001c72:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f7ff fbd0 	bl	8001424 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c8c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001c96:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001ca0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001cac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001cb0:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001cba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cbe:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001cc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001cc4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001cc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8001cca:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8001ccc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8001cd0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8001cd6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8001cd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8001cdc:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001cde:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001cf0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f7ff fb91 	bl	8001424 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001d0a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8001d0c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8001d10:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d26:	2001      	movs	r0, #1
 8001d28:	f7ff fb7c 	bl	8001424 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001d34:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8001d3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d3e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8001d44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d48:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001d5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d62:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001d64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d68:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001d6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d6e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001d70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d74:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8001d76:	2380      	movs	r3, #128	; 0x80
 8001d78:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	f241 0318 	movw	r3, #4120	; 0x1018
 8001d8a:	4413      	add	r3, r2
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8001d92:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001d96:	4b3d      	ldr	r3, [pc, #244]	; (8001e8c <ETH_MACDMAConfig+0x38c>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001d9e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8001da0:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001da2:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8001da4:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8001da6:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8001da8:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8001daa:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8001dac:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8001dae:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8001db0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8001db2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8001db4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8001db6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8001dba:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8001dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8001dbe:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001dc0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f241 0318 	movw	r3, #4120	; 0x1018
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001dd8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	f241 0318 	movw	r3, #4120	; 0x1018
 8001de2:	4413      	add	r3, r2
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dea:	2001      	movs	r0, #1
 8001dec:	f7ff fb1a 	bl	8001424 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	f241 0318 	movw	r3, #4120	; 0x1018
 8001df8:	4413      	add	r3, r2
 8001dfa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001dfe:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8001e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001e04:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8001e08:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8001e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001e0c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8001e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8001e10:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8001e12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e14:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8001e16:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8001e18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8001e1a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e28:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7ff faf3 	bl	8001424 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001e4a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d10d      	bne.n	8001e70 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	f241 031c 	movw	r3, #4124	; 0x101c
 8001e5c:	4413      	add	r3, r2
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6811      	ldr	r1, [r2, #0]
 8001e64:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <ETH_MACDMAConfig+0x390>)
 8001e66:	431a      	orrs	r2, r3
 8001e68:	f241 031c 	movw	r3, #4124	; 0x101c
 8001e6c:	440b      	add	r3, r1
 8001e6e:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	461a      	mov	r2, r3
 8001e76:	2100      	movs	r1, #0
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f80b 	bl	8001e94 <ETH_MACAddressConfig>
}
 8001e7e:	bf00      	nop
 8001e80:	37c0      	adds	r7, #192	; 0xc0
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	ff20810f 	.word	0xff20810f
 8001e8c:	f8de3f23 	.word	0xf8de3f23
 8001e90:	00010040 	.word	0x00010040

08001e94 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3305      	adds	r3, #5
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	3204      	adds	r2, #4
 8001eac:	7812      	ldrb	r2, [r2, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <ETH_MACAddressConfig+0x68>)
 8001eb6:	4413      	add	r3, r2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	3303      	adds	r3, #3
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	061a      	lsls	r2, r3, #24
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3302      	adds	r3, #2
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	7812      	ldrb	r2, [r2, #0]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8001ee2:	68ba      	ldr	r2, [r7, #8]
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <ETH_MACAddressConfig+0x6c>)
 8001ee6:	4413      	add	r3, r2
 8001ee8:	461a      	mov	r2, r3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	6013      	str	r3, [r2, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	371c      	adds	r7, #28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40028040 	.word	0x40028040
 8001f00:	40028044 	.word	0x40028044

08001f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b089      	sub	sp, #36	; 0x24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
 8001f22:	e175      	b.n	8002210 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001f24:	2201      	movs	r2, #1
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	f040 8164 	bne.w	800220a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d00b      	beq.n	8001f62 <HAL_GPIO_Init+0x5e>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d007      	beq.n	8001f62 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f56:	2b11      	cmp	r3, #17
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b12      	cmp	r3, #18
 8001f60:	d130      	bne.n	8001fc4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	2203      	movs	r2, #3
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f98:	2201      	movs	r2, #1
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	f003 0201 	and.w	r2, r3, #1
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	2203      	movs	r2, #3
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x100>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b12      	cmp	r3, #18
 8002002:	d123      	bne.n	800204c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	08da      	lsrs	r2, r3, #3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3208      	adds	r2, #8
 800200c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	220f      	movs	r2, #15
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4013      	ands	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	4313      	orrs	r3, r2
 800203c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	08da      	lsrs	r2, r3, #3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3208      	adds	r2, #8
 8002046:	69b9      	ldr	r1, [r7, #24]
 8002048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	2203      	movs	r2, #3
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43db      	mvns	r3, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4013      	ands	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 0203 	and.w	r2, r3, #3
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4313      	orrs	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 80be 	beq.w	800220a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208e:	4b66      	ldr	r3, [pc, #408]	; (8002228 <HAL_GPIO_Init+0x324>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	4a65      	ldr	r2, [pc, #404]	; (8002228 <HAL_GPIO_Init+0x324>)
 8002094:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002098:	6453      	str	r3, [r2, #68]	; 0x44
 800209a:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_GPIO_Init+0x324>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80020a6:	4a61      	ldr	r2, [pc, #388]	; (800222c <HAL_GPIO_Init+0x328>)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	089b      	lsrs	r3, r3, #2
 80020ac:	3302      	adds	r3, #2
 80020ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	220f      	movs	r2, #15
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a58      	ldr	r2, [pc, #352]	; (8002230 <HAL_GPIO_Init+0x32c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d037      	beq.n	8002142 <HAL_GPIO_Init+0x23e>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a57      	ldr	r2, [pc, #348]	; (8002234 <HAL_GPIO_Init+0x330>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d031      	beq.n	800213e <HAL_GPIO_Init+0x23a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a56      	ldr	r2, [pc, #344]	; (8002238 <HAL_GPIO_Init+0x334>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d02b      	beq.n	800213a <HAL_GPIO_Init+0x236>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a55      	ldr	r2, [pc, #340]	; (800223c <HAL_GPIO_Init+0x338>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d025      	beq.n	8002136 <HAL_GPIO_Init+0x232>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a54      	ldr	r2, [pc, #336]	; (8002240 <HAL_GPIO_Init+0x33c>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d01f      	beq.n	8002132 <HAL_GPIO_Init+0x22e>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a53      	ldr	r2, [pc, #332]	; (8002244 <HAL_GPIO_Init+0x340>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d019      	beq.n	800212e <HAL_GPIO_Init+0x22a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a52      	ldr	r2, [pc, #328]	; (8002248 <HAL_GPIO_Init+0x344>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d013      	beq.n	800212a <HAL_GPIO_Init+0x226>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a51      	ldr	r2, [pc, #324]	; (800224c <HAL_GPIO_Init+0x348>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d00d      	beq.n	8002126 <HAL_GPIO_Init+0x222>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a50      	ldr	r2, [pc, #320]	; (8002250 <HAL_GPIO_Init+0x34c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d007      	beq.n	8002122 <HAL_GPIO_Init+0x21e>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4f      	ldr	r2, [pc, #316]	; (8002254 <HAL_GPIO_Init+0x350>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_GPIO_Init+0x21a>
 800211a:	2309      	movs	r3, #9
 800211c:	e012      	b.n	8002144 <HAL_GPIO_Init+0x240>
 800211e:	230a      	movs	r3, #10
 8002120:	e010      	b.n	8002144 <HAL_GPIO_Init+0x240>
 8002122:	2308      	movs	r3, #8
 8002124:	e00e      	b.n	8002144 <HAL_GPIO_Init+0x240>
 8002126:	2307      	movs	r3, #7
 8002128:	e00c      	b.n	8002144 <HAL_GPIO_Init+0x240>
 800212a:	2306      	movs	r3, #6
 800212c:	e00a      	b.n	8002144 <HAL_GPIO_Init+0x240>
 800212e:	2305      	movs	r3, #5
 8002130:	e008      	b.n	8002144 <HAL_GPIO_Init+0x240>
 8002132:	2304      	movs	r3, #4
 8002134:	e006      	b.n	8002144 <HAL_GPIO_Init+0x240>
 8002136:	2303      	movs	r3, #3
 8002138:	e004      	b.n	8002144 <HAL_GPIO_Init+0x240>
 800213a:	2302      	movs	r3, #2
 800213c:	e002      	b.n	8002144 <HAL_GPIO_Init+0x240>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <HAL_GPIO_Init+0x240>
 8002142:	2300      	movs	r3, #0
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	f002 0203 	and.w	r2, r2, #3
 800214a:	0092      	lsls	r2, r2, #2
 800214c:	4093      	lsls	r3, r2
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002154:	4935      	ldr	r1, [pc, #212]	; (800222c <HAL_GPIO_Init+0x328>)
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002162:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <HAL_GPIO_Init+0x354>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002186:	4a34      	ldr	r2, [pc, #208]	; (8002258 <HAL_GPIO_Init+0x354>)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800218c:	4b32      	ldr	r3, [pc, #200]	; (8002258 <HAL_GPIO_Init+0x354>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021b0:	4a29      	ldr	r2, [pc, #164]	; (8002258 <HAL_GPIO_Init+0x354>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <HAL_GPIO_Init+0x354>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021da:	4a1f      	ldr	r2, [pc, #124]	; (8002258 <HAL_GPIO_Init+0x354>)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_GPIO_Init+0x354>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	4013      	ands	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002204:	4a14      	ldr	r2, [pc, #80]	; (8002258 <HAL_GPIO_Init+0x354>)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3301      	adds	r3, #1
 800220e:	61fb      	str	r3, [r7, #28]
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	2b0f      	cmp	r3, #15
 8002214:	f67f ae86 	bls.w	8001f24 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002218:	bf00      	nop
 800221a:	bf00      	nop
 800221c:	3724      	adds	r7, #36	; 0x24
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	40013800 	.word	0x40013800
 8002230:	40020000 	.word	0x40020000
 8002234:	40020400 	.word	0x40020400
 8002238:	40020800 	.word	0x40020800
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40021000 	.word	0x40021000
 8002244:	40021400 	.word	0x40021400
 8002248:	40021800 	.word	0x40021800
 800224c:	40021c00 	.word	0x40021c00
 8002250:	40022000 	.word	0x40022000
 8002254:	40022400 	.word	0x40022400
 8002258:	40013c00 	.word	0x40013c00

0800225c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
 8002268:	4613      	mov	r3, r2
 800226a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800226c:	787b      	ldrb	r3, [r7, #1]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002272:	887a      	ldrh	r2, [r7, #2]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002278:	e003      	b.n	8002282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800227a:	887b      	ldrh	r3, [r7, #2]
 800227c:	041a      	lsls	r2, r3, #16
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	619a      	str	r2, [r3, #24]
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800228e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002290:	b08f      	sub	sp, #60	; 0x3c
 8002292:	af0a      	add	r7, sp, #40	; 0x28
 8002294:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e116      	b.n	80024ce <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe feb2 	bl	8001024 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2203      	movs	r2, #3
 80022c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d102      	bne.n	80022da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f002 f930 	bl	8004544 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	603b      	str	r3, [r7, #0]
 80022ea:	687e      	ldr	r6, [r7, #4]
 80022ec:	466d      	mov	r5, sp
 80022ee:	f106 0410 	add.w	r4, r6, #16
 80022f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8002302:	1d33      	adds	r3, r6, #4
 8002304:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002306:	6838      	ldr	r0, [r7, #0]
 8002308:	f002 f8c4 	bl	8004494 <USB_CoreInit>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2202      	movs	r2, #2
 8002316:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e0d7      	b.n	80024ce <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f002 f91e 	bl	8004566 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800232a:	2300      	movs	r3, #0
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	e04a      	b.n	80023c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	4613      	mov	r3, r2
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	1a9b      	subs	r3, r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	440b      	add	r3, r1
 800233e:	333d      	adds	r3, #61	; 0x3d
 8002340:	2201      	movs	r2, #1
 8002342:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	333c      	adds	r3, #60	; 0x3c
 8002354:	7bfa      	ldrb	r2, [r7, #15]
 8002356:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002358:	7bfa      	ldrb	r2, [r7, #15]
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	b298      	uxth	r0, r3
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3342      	adds	r3, #66	; 0x42
 800236c:	4602      	mov	r2, r0
 800236e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002370:	7bfa      	ldrb	r2, [r7, #15]
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	4613      	mov	r3, r2
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	1a9b      	subs	r3, r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	333f      	adds	r3, #63	; 0x3f
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002384:	7bfa      	ldrb	r2, [r7, #15]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	3344      	adds	r3, #68	; 0x44
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002398:	7bfa      	ldrb	r2, [r7, #15]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	3348      	adds	r3, #72	; 0x48
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	3350      	adds	r3, #80	; 0x50
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
 80023c2:	3301      	adds	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
 80023c6:	7bfa      	ldrb	r2, [r7, #15]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d3af      	bcc.n	8002330 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]
 80023d4:	e044      	b.n	8002460 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023d6:	7bfa      	ldrb	r2, [r7, #15]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	00db      	lsls	r3, r3, #3
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	440b      	add	r3, r1
 80023e4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023ec:	7bfa      	ldrb	r2, [r7, #15]
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4613      	mov	r3, r2
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	440b      	add	r3, r1
 80023fa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80023fe:	7bfa      	ldrb	r2, [r7, #15]
 8002400:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002402:	7bfa      	ldrb	r2, [r7, #15]
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002418:	7bfa      	ldrb	r2, [r7, #15]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800242e:	7bfa      	ldrb	r2, [r7, #15]
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	1a9b      	subs	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002444:	7bfa      	ldrb	r2, [r7, #15]
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	1a9b      	subs	r3, r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	3301      	adds	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	429a      	cmp	r2, r3
 8002468:	d3b5      	bcc.n	80023d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	687e      	ldr	r6, [r7, #4]
 8002472:	466d      	mov	r5, sp
 8002474:	f106 0410 	add.w	r4, r6, #16
 8002478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800247a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800247c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800247e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002480:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002484:	e885 0003 	stmia.w	r5, {r0, r1}
 8002488:	1d33      	adds	r3, r6, #4
 800248a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800248c:	6838      	ldr	r0, [r7, #0]
 800248e:	f002 f895 	bl	80045bc <USB_DevInit>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2202      	movs	r2, #2
 800249c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e014      	b.n	80024ce <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d102      	bne.n	80024c2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f80b 	bl	80024d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f002 fa47 	bl	800495a <USB_DevDisconnect>

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080024d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <HAL_PCDEx_ActivateLPM+0x44>)
 8002508:	4313      	orrs	r3, r2
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	10000003 	.word	0x10000003

08002520 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a04      	ldr	r2, [pc, #16]	; (800253c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800252a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252e:	6013      	str	r3, [r2, #0]
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40007000 	.word	0x40007000

08002540 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e291      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 8087 	beq.w	8002672 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002564:	4b96      	ldr	r3, [pc, #600]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 030c 	and.w	r3, r3, #12
 800256c:	2b04      	cmp	r3, #4
 800256e:	d00c      	beq.n	800258a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002570:	4b93      	ldr	r3, [pc, #588]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 030c 	and.w	r3, r3, #12
 8002578:	2b08      	cmp	r3, #8
 800257a:	d112      	bne.n	80025a2 <HAL_RCC_OscConfig+0x62>
 800257c:	4b90      	ldr	r3, [pc, #576]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002584:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002588:	d10b      	bne.n	80025a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800258a:	4b8d      	ldr	r3, [pc, #564]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d06c      	beq.n	8002670 <HAL_RCC_OscConfig+0x130>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d168      	bne.n	8002670 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e26b      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_OscConfig+0x7a>
 80025ac:	4b84      	ldr	r3, [pc, #528]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a83      	ldr	r2, [pc, #524]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b6:	6013      	str	r3, [r2, #0]
 80025b8:	e02e      	b.n	8002618 <HAL_RCC_OscConfig+0xd8>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10c      	bne.n	80025dc <HAL_RCC_OscConfig+0x9c>
 80025c2:	4b7f      	ldr	r3, [pc, #508]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a7e      	ldr	r2, [pc, #504]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	4b7c      	ldr	r3, [pc, #496]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a7b      	ldr	r2, [pc, #492]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	e01d      	b.n	8002618 <HAL_RCC_OscConfig+0xd8>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025e4:	d10c      	bne.n	8002600 <HAL_RCC_OscConfig+0xc0>
 80025e6:	4b76      	ldr	r3, [pc, #472]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a75      	ldr	r2, [pc, #468]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	4b73      	ldr	r3, [pc, #460]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a72      	ldr	r2, [pc, #456]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e00b      	b.n	8002618 <HAL_RCC_OscConfig+0xd8>
 8002600:	4b6f      	ldr	r3, [pc, #444]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a6e      	ldr	r2, [pc, #440]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002606:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800260a:	6013      	str	r3, [r2, #0]
 800260c:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a6b      	ldr	r2, [pc, #428]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002612:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002616:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d013      	beq.n	8002648 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fef4 	bl	800140c <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002628:	f7fe fef0 	bl	800140c <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b64      	cmp	r3, #100	; 0x64
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e21f      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263a:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f0      	beq.n	8002628 <HAL_RCC_OscConfig+0xe8>
 8002646:	e014      	b.n	8002672 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7fe fee0 	bl	800140c <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002650:	f7fe fedc 	bl	800140c <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	; 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e20b      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002662:	4b57      	ldr	r3, [pc, #348]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x110>
 800266e:	e000      	b.n	8002672 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002670:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d069      	beq.n	8002752 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800267e:	4b50      	ldr	r3, [pc, #320]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00b      	beq.n	80026a2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800268a:	4b4d      	ldr	r3, [pc, #308]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 030c 	and.w	r3, r3, #12
 8002692:	2b08      	cmp	r3, #8
 8002694:	d11c      	bne.n	80026d0 <HAL_RCC_OscConfig+0x190>
 8002696:	4b4a      	ldr	r3, [pc, #296]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d116      	bne.n	80026d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d005      	beq.n	80026ba <HAL_RCC_OscConfig+0x17a>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d001      	beq.n	80026ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e1df      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ba:	4b41      	ldr	r3, [pc, #260]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	493d      	ldr	r1, [pc, #244]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ce:	e040      	b.n	8002752 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d023      	beq.n	8002720 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d8:	4b39      	ldr	r3, [pc, #228]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a38      	ldr	r2, [pc, #224]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e4:	f7fe fe92 	bl	800140c <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ec:	f7fe fe8e 	bl	800140c <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e1bd      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026fe:	4b30      	ldr	r3, [pc, #192]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0f0      	beq.n	80026ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270a:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4929      	ldr	r1, [pc, #164]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]
 800271e:	e018      	b.n	8002752 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002720:	4b27      	ldr	r3, [pc, #156]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a26      	ldr	r2, [pc, #152]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002726:	f023 0301 	bic.w	r3, r3, #1
 800272a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272c:	f7fe fe6e 	bl	800140c <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002734:	f7fe fe6a 	bl	800140c <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e199      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002746:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	2b00      	cmp	r3, #0
 800275c:	d038      	beq.n	80027d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d019      	beq.n	800279a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002766:	4b16      	ldr	r3, [pc, #88]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 8002768:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800276a:	4a15      	ldr	r2, [pc, #84]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002772:	f7fe fe4b 	bl	800140c <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277a:	f7fe fe47 	bl	800140c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e176      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800278e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0f0      	beq.n	800277a <HAL_RCC_OscConfig+0x23a>
 8002798:	e01a      	b.n	80027d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800279a:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 800279c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800279e:	4a08      	ldr	r2, [pc, #32]	; (80027c0 <HAL_RCC_OscConfig+0x280>)
 80027a0:	f023 0301 	bic.w	r3, r3, #1
 80027a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a6:	f7fe fe31 	bl	800140c <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ae:	f7fe fe2d 	bl	800140c <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d903      	bls.n	80027c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e15c      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
 80027c0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027c4:	4b91      	ldr	r3, [pc, #580]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80027c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1ee      	bne.n	80027ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 80a4 	beq.w	8002926 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027de:	4b8b      	ldr	r3, [pc, #556]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d10d      	bne.n	8002806 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ea:	4b88      	ldr	r3, [pc, #544]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a87      	ldr	r2, [pc, #540]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80027f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
 80027f6:	4b85      	ldr	r3, [pc, #532]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fe:	60bb      	str	r3, [r7, #8]
 8002800:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002802:	2301      	movs	r3, #1
 8002804:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002806:	4b82      	ldr	r3, [pc, #520]	; (8002a10 <HAL_RCC_OscConfig+0x4d0>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800280e:	2b00      	cmp	r3, #0
 8002810:	d118      	bne.n	8002844 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002812:	4b7f      	ldr	r3, [pc, #508]	; (8002a10 <HAL_RCC_OscConfig+0x4d0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a7e      	ldr	r2, [pc, #504]	; (8002a10 <HAL_RCC_OscConfig+0x4d0>)
 8002818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800281e:	f7fe fdf5 	bl	800140c <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002826:	f7fe fdf1 	bl	800140c <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b64      	cmp	r3, #100	; 0x64
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e120      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002838:	4b75      	ldr	r3, [pc, #468]	; (8002a10 <HAL_RCC_OscConfig+0x4d0>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0f0      	beq.n	8002826 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d106      	bne.n	800285a <HAL_RCC_OscConfig+0x31a>
 800284c:	4b6f      	ldr	r3, [pc, #444]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	4a6e      	ldr	r2, [pc, #440]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	6713      	str	r3, [r2, #112]	; 0x70
 8002858:	e02d      	b.n	80028b6 <HAL_RCC_OscConfig+0x376>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10c      	bne.n	800287c <HAL_RCC_OscConfig+0x33c>
 8002862:	4b6a      	ldr	r3, [pc, #424]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002866:	4a69      	ldr	r2, [pc, #420]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	6713      	str	r3, [r2, #112]	; 0x70
 800286e:	4b67      	ldr	r3, [pc, #412]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002872:	4a66      	ldr	r2, [pc, #408]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002874:	f023 0304 	bic.w	r3, r3, #4
 8002878:	6713      	str	r3, [r2, #112]	; 0x70
 800287a:	e01c      	b.n	80028b6 <HAL_RCC_OscConfig+0x376>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b05      	cmp	r3, #5
 8002882:	d10c      	bne.n	800289e <HAL_RCC_OscConfig+0x35e>
 8002884:	4b61      	ldr	r3, [pc, #388]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	4a60      	ldr	r2, [pc, #384]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800288a:	f043 0304 	orr.w	r3, r3, #4
 800288e:	6713      	str	r3, [r2, #112]	; 0x70
 8002890:	4b5e      	ldr	r3, [pc, #376]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002894:	4a5d      	ldr	r2, [pc, #372]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6713      	str	r3, [r2, #112]	; 0x70
 800289c:	e00b      	b.n	80028b6 <HAL_RCC_OscConfig+0x376>
 800289e:	4b5b      	ldr	r3, [pc, #364]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80028a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a2:	4a5a      	ldr	r2, [pc, #360]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80028a4:	f023 0301 	bic.w	r3, r3, #1
 80028a8:	6713      	str	r3, [r2, #112]	; 0x70
 80028aa:	4b58      	ldr	r3, [pc, #352]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80028ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ae:	4a57      	ldr	r2, [pc, #348]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80028b0:	f023 0304 	bic.w	r3, r3, #4
 80028b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d015      	beq.n	80028ea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028be:	f7fe fda5 	bl	800140c <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c4:	e00a      	b.n	80028dc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c6:	f7fe fda1 	bl	800140c <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e0ce      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028dc:	4b4b      	ldr	r3, [pc, #300]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80028de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0ee      	beq.n	80028c6 <HAL_RCC_OscConfig+0x386>
 80028e8:	e014      	b.n	8002914 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ea:	f7fe fd8f 	bl	800140c <HAL_GetTick>
 80028ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f0:	e00a      	b.n	8002908 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f2:	f7fe fd8b 	bl	800140c <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002900:	4293      	cmp	r3, r2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e0b8      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002908:	4b40      	ldr	r3, [pc, #256]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800290a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1ee      	bne.n	80028f2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002914:	7dfb      	ldrb	r3, [r7, #23]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d105      	bne.n	8002926 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800291a:	4b3c      	ldr	r3, [pc, #240]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	4a3b      	ldr	r2, [pc, #236]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002924:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80a4 	beq.w	8002a78 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002930:	4b36      	ldr	r3, [pc, #216]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d06b      	beq.n	8002a14 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	2b02      	cmp	r3, #2
 8002942:	d149      	bne.n	80029d8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002944:	4b31      	ldr	r3, [pc, #196]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a30      	ldr	r2, [pc, #192]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800294a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800294e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7fe fd5c 	bl	800140c <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7fe fd58 	bl	800140c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e087      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69da      	ldr	r2, [r3, #28]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	019b      	lsls	r3, r3, #6
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298c:	085b      	lsrs	r3, r3, #1
 800298e:	3b01      	subs	r3, #1
 8002990:	041b      	lsls	r3, r3, #16
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	4313      	orrs	r3, r2
 800299c:	4a1b      	ldr	r2, [pc, #108]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800299e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029a2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029a4:	4b19      	ldr	r3, [pc, #100]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a18      	ldr	r2, [pc, #96]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7fe fd2c 	bl	800140c <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b8:	f7fe fd28 	bl	800140c <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e057      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x478>
 80029d6:	e04f      	b.n	8002a78 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a0b      	ldr	r2, [pc, #44]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7fe fd12 	bl	800140c <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ec:	f7fe fd0e 	bl	800140c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e03d      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fe:	4b03      	ldr	r3, [pc, #12]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x4ac>
 8002a0a:	e035      	b.n	8002a78 <HAL_RCC_OscConfig+0x538>
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_OscConfig+0x544>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d028      	beq.n	8002a74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d121      	bne.n	8002a74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d11a      	bne.n	8002a74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a44:	4013      	ands	r3, r2
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a4a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d111      	bne.n	8002a74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5a:	085b      	lsrs	r3, r3, #1
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d107      	bne.n	8002a74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e0d0      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002aa0:	4b6a      	ldr	r3, [pc, #424]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 030f 	and.w	r3, r3, #15
 8002aa8:	683a      	ldr	r2, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d910      	bls.n	8002ad0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aae:	4b67      	ldr	r3, [pc, #412]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f023 020f 	bic.w	r2, r3, #15
 8002ab6:	4965      	ldr	r1, [pc, #404]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abe:	4b63      	ldr	r3, [pc, #396]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d001      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0b8      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d020      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ae8:	4b59      	ldr	r3, [pc, #356]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	4a58      	ldr	r2, [pc, #352]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002aee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002af2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b00:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	4a52      	ldr	r2, [pc, #328]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b0c:	4b50      	ldr	r3, [pc, #320]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	494d      	ldr	r1, [pc, #308]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d040      	beq.n	8002bac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d107      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	4b47      	ldr	r3, [pc, #284]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d115      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e07f      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d107      	bne.n	8002b5a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b4a:	4b41      	ldr	r3, [pc, #260]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d109      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e073      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5a:	4b3d      	ldr	r3, [pc, #244]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e06b      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b6a:	4b39      	ldr	r3, [pc, #228]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f023 0203 	bic.w	r2, r3, #3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	4936      	ldr	r1, [pc, #216]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b7c:	f7fe fc46 	bl	800140c <HAL_GetTick>
 8002b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b82:	e00a      	b.n	8002b9a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b84:	f7fe fc42 	bl	800140c <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e053      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b9a:	4b2d      	ldr	r3, [pc, #180]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 020c 	and.w	r2, r3, #12
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d1eb      	bne.n	8002b84 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bac:	4b27      	ldr	r3, [pc, #156]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d210      	bcs.n	8002bdc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bba:	4b24      	ldr	r3, [pc, #144]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 020f 	bic.w	r2, r3, #15
 8002bc2:	4922      	ldr	r1, [pc, #136]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bca:	4b20      	ldr	r3, [pc, #128]	; (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 030f 	and.w	r3, r3, #15
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e032      	b.n	8002c42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d008      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002be8:	4b19      	ldr	r3, [pc, #100]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	4916      	ldr	r1, [pc, #88]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c06:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	490e      	ldr	r1, [pc, #56]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c1a:	f000 f821 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	490a      	ldr	r1, [pc, #40]	; (8002c54 <HAL_RCC_ClockConfig+0x1cc>)
 8002c2c:	5ccb      	ldrb	r3, [r1, r3]
 8002c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c32:	4a09      	ldr	r2, [pc, #36]	; (8002c58 <HAL_RCC_ClockConfig+0x1d0>)
 8002c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <HAL_RCC_ClockConfig+0x1d4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe fa4e 	bl	80010dc <HAL_InitTick>

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023c00 	.word	0x40023c00
 8002c50:	40023800 	.word	0x40023800
 8002c54:	08009db0 	.word	0x08009db0
 8002c58:	2000000c 	.word	0x2000000c
 8002c5c:	20000010 	.word	0x20000010

08002c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002c64:	b084      	sub	sp, #16
 8002c66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	607b      	str	r3, [r7, #4]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	2300      	movs	r3, #0
 8002c72:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c78:	4b67      	ldr	r3, [pc, #412]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 030c 	and.w	r3, r3, #12
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d00d      	beq.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x40>
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	f200 80bd 	bhi.w	8002e04 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x34>
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	d003      	beq.n	8002c9a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c92:	e0b7      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c94:	4b61      	ldr	r3, [pc, #388]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002c96:	60bb      	str	r3, [r7, #8]
      break;
 8002c98:	e0b7      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c9a:	4b61      	ldr	r3, [pc, #388]	; (8002e20 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002c9c:	60bb      	str	r3, [r7, #8]
      break;
 8002c9e:	e0b4      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ca0:	4b5d      	ldr	r3, [pc, #372]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ca8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002caa:	4b5b      	ldr	r3, [pc, #364]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d04d      	beq.n	8002d52 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cb6:	4b58      	ldr	r3, [pc, #352]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	099b      	lsrs	r3, r3, #6
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002cc6:	f04f 0100 	mov.w	r1, #0
 8002cca:	ea02 0800 	and.w	r8, r2, r0
 8002cce:	ea03 0901 	and.w	r9, r3, r1
 8002cd2:	4640      	mov	r0, r8
 8002cd4:	4649      	mov	r1, r9
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	f04f 0300 	mov.w	r3, #0
 8002cde:	014b      	lsls	r3, r1, #5
 8002ce0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ce4:	0142      	lsls	r2, r0, #5
 8002ce6:	4610      	mov	r0, r2
 8002ce8:	4619      	mov	r1, r3
 8002cea:	ebb0 0008 	subs.w	r0, r0, r8
 8002cee:	eb61 0109 	sbc.w	r1, r1, r9
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	f04f 0300 	mov.w	r3, #0
 8002cfa:	018b      	lsls	r3, r1, #6
 8002cfc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002d00:	0182      	lsls	r2, r0, #6
 8002d02:	1a12      	subs	r2, r2, r0
 8002d04:	eb63 0301 	sbc.w	r3, r3, r1
 8002d08:	f04f 0000 	mov.w	r0, #0
 8002d0c:	f04f 0100 	mov.w	r1, #0
 8002d10:	00d9      	lsls	r1, r3, #3
 8002d12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d16:	00d0      	lsls	r0, r2, #3
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	eb12 0208 	adds.w	r2, r2, r8
 8002d20:	eb43 0309 	adc.w	r3, r3, r9
 8002d24:	f04f 0000 	mov.w	r0, #0
 8002d28:	f04f 0100 	mov.w	r1, #0
 8002d2c:	0259      	lsls	r1, r3, #9
 8002d2e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002d32:	0250      	lsls	r0, r2, #9
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	f7fd fab4 	bl	80002b0 <__aeabi_uldivmod>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]
 8002d50:	e04a      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d52:	4b31      	ldr	r3, [pc, #196]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	099b      	lsrs	r3, r3, #6
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f04f 0300 	mov.w	r3, #0
 8002d5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002d62:	f04f 0100 	mov.w	r1, #0
 8002d66:	ea02 0400 	and.w	r4, r2, r0
 8002d6a:	ea03 0501 	and.w	r5, r3, r1
 8002d6e:	4620      	mov	r0, r4
 8002d70:	4629      	mov	r1, r5
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	014b      	lsls	r3, r1, #5
 8002d7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002d80:	0142      	lsls	r2, r0, #5
 8002d82:	4610      	mov	r0, r2
 8002d84:	4619      	mov	r1, r3
 8002d86:	1b00      	subs	r0, r0, r4
 8002d88:	eb61 0105 	sbc.w	r1, r1, r5
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	018b      	lsls	r3, r1, #6
 8002d96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002d9a:	0182      	lsls	r2, r0, #6
 8002d9c:	1a12      	subs	r2, r2, r0
 8002d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8002da2:	f04f 0000 	mov.w	r0, #0
 8002da6:	f04f 0100 	mov.w	r1, #0
 8002daa:	00d9      	lsls	r1, r3, #3
 8002dac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002db0:	00d0      	lsls	r0, r2, #3
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	1912      	adds	r2, r2, r4
 8002db8:	eb45 0303 	adc.w	r3, r5, r3
 8002dbc:	f04f 0000 	mov.w	r0, #0
 8002dc0:	f04f 0100 	mov.w	r1, #0
 8002dc4:	0299      	lsls	r1, r3, #10
 8002dc6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002dca:	0290      	lsls	r0, r2, #10
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	f7fd fa68 	bl	80002b0 <__aeabi_uldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4613      	mov	r3, r2
 8002de6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002de8:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	0c1b      	lsrs	r3, r3, #16
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	3301      	adds	r3, #1
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e00:	60bb      	str	r3, [r7, #8]
      break;
 8002e02:	e002      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e04:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002e06:	60bb      	str	r3, [r7, #8]
      break;
 8002e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	00f42400 	.word	0x00f42400
 8002e20:	007a1200 	.word	0x007a1200

08002e24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e28:	4b03      	ldr	r3, [pc, #12]	; (8002e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	2000000c 	.word	0x2000000c

08002e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e40:	f7ff fff0 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 8002e44:	4602      	mov	r2, r0
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	0a9b      	lsrs	r3, r3, #10
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	4903      	ldr	r1, [pc, #12]	; (8002e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e52:	5ccb      	ldrb	r3, [r1, r3]
 8002e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	08009dc0 	.word	0x08009dc0

08002e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e68:	f7ff ffdc 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b05      	ldr	r3, [pc, #20]	; (8002e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	0b5b      	lsrs	r3, r3, #13
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	4903      	ldr	r1, [pc, #12]	; (8002e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e7a:	5ccb      	ldrb	r3, [r1, r3]
 8002e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40023800 	.word	0x40023800
 8002e88:	08009dc0 	.word	0x08009dc0

08002e8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	220f      	movs	r2, #15
 8002e9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 0203 	and.w	r2, r3, #3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ea8:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002eb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002ec0:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	08db      	lsrs	r3, r3, #3
 8002ec6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <HAL_RCC_GetClockConfig+0x60>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 020f 	and.w	r2, r3, #15
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	601a      	str	r2, [r3, #0]
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40023c00 	.word	0x40023c00

08002ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f04:	2300      	movs	r3, #0
 8002f06:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d012      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f18:	4b69      	ldr	r3, [pc, #420]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	4a68      	ldr	r2, [pc, #416]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002f22:	6093      	str	r3, [r2, #8]
 8002f24:	4b66      	ldr	r3, [pc, #408]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2c:	4964      	ldr	r1, [pc, #400]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d017      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f4a:	4b5d      	ldr	r3, [pc, #372]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f58:	4959      	ldr	r1, [pc, #356]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f68:	d101      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002f76:	2301      	movs	r3, #1
 8002f78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d017      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f86:	4b4e      	ldr	r3, [pc, #312]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f8c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	494a      	ldr	r1, [pc, #296]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fa4:	d101      	bne.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0320 	and.w	r3, r3, #32
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 808b 	beq.w	80030ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fd4:	4b3a      	ldr	r3, [pc, #232]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	4a39      	ldr	r2, [pc, #228]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe0:	4b37      	ldr	r3, [pc, #220]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	60bb      	str	r3, [r7, #8]
 8002fea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002fec:	4b35      	ldr	r3, [pc, #212]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a34      	ldr	r2, [pc, #208]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff8:	f7fe fa08 	bl	800140c <HAL_GetTick>
 8002ffc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003000:	f7fe fa04 	bl	800140c <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b64      	cmp	r3, #100	; 0x64
 800300c:	d901      	bls.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e357      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003012:	4b2c      	ldr	r3, [pc, #176]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d0f0      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800301e:	4b28      	ldr	r3, [pc, #160]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003026:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d035      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	429a      	cmp	r2, r3
 800303a:	d02e      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800303c:	4b20      	ldr	r3, [pc, #128]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003044:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003046:	4b1e      	ldr	r3, [pc, #120]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304a:	4a1d      	ldr	r2, [pc, #116]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003050:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003052:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003056:	4a1a      	ldr	r2, [pc, #104]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800305c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800305e:	4a18      	ldr	r2, [pc, #96]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003064:	4b16      	ldr	r3, [pc, #88]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b01      	cmp	r3, #1
 800306e:	d114      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003070:	f7fe f9cc 	bl	800140c <HAL_GetTick>
 8003074:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003076:	e00a      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003078:	f7fe f9c8 	bl	800140c <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	f241 3288 	movw	r2, #5000	; 0x1388
 8003086:	4293      	cmp	r3, r2
 8003088:	d901      	bls.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e319      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308e:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0ee      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030a6:	d111      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030b4:	4b04      	ldr	r3, [pc, #16]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80030b6:	400b      	ands	r3, r1
 80030b8:	4901      	ldr	r1, [pc, #4]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]
 80030be:	e00b      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40007000 	.word	0x40007000
 80030c8:	0ffffcff 	.word	0x0ffffcff
 80030cc:	4bb1      	ldr	r3, [pc, #708]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4ab0      	ldr	r2, [pc, #704]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80030d6:	6093      	str	r3, [r2, #8]
 80030d8:	4bae      	ldr	r3, [pc, #696]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e4:	49ab      	ldr	r1, [pc, #684]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0310 	and.w	r3, r3, #16
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d010      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80030f6:	4ba7      	ldr	r3, [pc, #668]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030fc:	4aa5      	ldr	r2, [pc, #660]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80030fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003102:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003106:	4ba3      	ldr	r3, [pc, #652]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003108:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003110:	49a0      	ldr	r1, [pc, #640]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003112:	4313      	orrs	r3, r2
 8003114:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003124:	4b9b      	ldr	r3, [pc, #620]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003132:	4998      	ldr	r1, [pc, #608]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003146:	4b93      	ldr	r3, [pc, #588]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800314c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003154:	498f      	ldr	r1, [pc, #572]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003168:	4b8a      	ldr	r3, [pc, #552]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800316a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800316e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003176:	4987      	ldr	r1, [pc, #540]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800318a:	4b82      	ldr	r3, [pc, #520]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003190:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003198:	497e      	ldr	r1, [pc, #504]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ac:	4b79      	ldr	r3, [pc, #484]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b2:	f023 0203 	bic.w	r2, r3, #3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ba:	4976      	ldr	r1, [pc, #472]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031ce:	4b71      	ldr	r3, [pc, #452]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80031d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d4:	f023 020c 	bic.w	r2, r3, #12
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031dc:	496d      	ldr	r1, [pc, #436]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031f0:	4b68      	ldr	r3, [pc, #416]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80031f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fe:	4965      	ldr	r1, [pc, #404]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003212:	4b60      	ldr	r3, [pc, #384]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003218:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003220:	495c      	ldr	r1, [pc, #368]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003234:	4b57      	ldr	r3, [pc, #348]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800323a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003242:	4954      	ldr	r1, [pc, #336]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003256:	4b4f      	ldr	r3, [pc, #316]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800325c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003264:	494b      	ldr	r1, [pc, #300]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00a      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003278:	4b46      	ldr	r3, [pc, #280]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800327a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003286:	4943      	ldr	r1, [pc, #268]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800329a:	4b3e      	ldr	r3, [pc, #248]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800329c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a8:	493a      	ldr	r1, [pc, #232]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00a      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032bc:	4b35      	ldr	r3, [pc, #212]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032c2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032ca:	4932      	ldr	r1, [pc, #200]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d011      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80032de:	4b2d      	ldr	r3, [pc, #180]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80032e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032e4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032ec:	4929      	ldr	r1, [pc, #164]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032fc:	d101      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80032fe:	2301      	movs	r3, #1
 8003300:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800330e:	2301      	movs	r3, #1
 8003310:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00a      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800331e:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003324:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800332c:	4919      	ldr	r1, [pc, #100]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800332e:	4313      	orrs	r3, r2
 8003330:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00b      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003340:	4b14      	ldr	r3, [pc, #80]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003346:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003350:	4910      	ldr	r1, [pc, #64]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d006      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80d9 	beq.w	800351e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800336c:	4b09      	ldr	r3, [pc, #36]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a08      	ldr	r2, [pc, #32]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003372:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003376:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003378:	f7fe f848 	bl	800140c <HAL_GetTick>
 800337c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800337e:	e00b      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003380:	f7fe f844 	bl	800140c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b64      	cmp	r3, #100	; 0x64
 800338c:	d904      	bls.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e197      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003398:	4b6c      	ldr	r3, [pc, #432]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1ed      	bne.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d021      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d11d      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033b8:	4b64      	ldr	r3, [pc, #400]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033be:	0c1b      	lsrs	r3, r3, #16
 80033c0:	f003 0303 	and.w	r3, r3, #3
 80033c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033c6:	4b61      	ldr	r3, [pc, #388]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033cc:	0e1b      	lsrs	r3, r3, #24
 80033ce:	f003 030f 	and.w	r3, r3, #15
 80033d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	019a      	lsls	r2, r3, #6
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	041b      	lsls	r3, r3, #16
 80033de:	431a      	orrs	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	061b      	lsls	r3, r3, #24
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	071b      	lsls	r3, r3, #28
 80033ec:	4957      	ldr	r1, [pc, #348]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d004      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003404:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003408:	d00a      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003412:	2b00      	cmp	r3, #0
 8003414:	d02e      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800341e:	d129      	bne.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003420:	4b4a      	ldr	r3, [pc, #296]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003422:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003426:	0c1b      	lsrs	r3, r3, #16
 8003428:	f003 0303 	and.w	r3, r3, #3
 800342c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800342e:	4b47      	ldr	r3, [pc, #284]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003430:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003434:	0f1b      	lsrs	r3, r3, #28
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	019a      	lsls	r2, r3, #6
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	041b      	lsls	r3, r3, #16
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	061b      	lsls	r3, r3, #24
 800344e:	431a      	orrs	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	071b      	lsls	r3, r3, #28
 8003454:	493d      	ldr	r1, [pc, #244]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800345c:	4b3b      	ldr	r3, [pc, #236]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800345e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003462:	f023 021f 	bic.w	r2, r3, #31
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	3b01      	subs	r3, #1
 800346c:	4937      	ldr	r1, [pc, #220]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d01d      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003480:	4b32      	ldr	r3, [pc, #200]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003482:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003486:	0e1b      	lsrs	r3, r3, #24
 8003488:	f003 030f 	and.w	r3, r3, #15
 800348c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800348e:	4b2f      	ldr	r3, [pc, #188]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003490:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003494:	0f1b      	lsrs	r3, r3, #28
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	019a      	lsls	r2, r3, #6
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	041b      	lsls	r3, r3, #16
 80034a8:	431a      	orrs	r2, r3
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	431a      	orrs	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	071b      	lsls	r3, r3, #28
 80034b4:	4925      	ldr	r1, [pc, #148]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d011      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	019a      	lsls	r2, r3, #6
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	041b      	lsls	r3, r3, #16
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	061b      	lsls	r3, r3, #24
 80034dc:	431a      	orrs	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	071b      	lsls	r3, r3, #28
 80034e4:	4919      	ldr	r1, [pc, #100]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034ec:	4b17      	ldr	r3, [pc, #92]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a16      	ldr	r2, [pc, #88]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034f8:	f7fd ff88 	bl	800140c <HAL_GetTick>
 80034fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034fe:	e008      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003500:	f7fd ff84 	bl	800140c <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	; 0x64
 800350c:	d901      	bls.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e0d7      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003512:	4b0e      	ldr	r3, [pc, #56]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	2b01      	cmp	r3, #1
 8003522:	f040 80cd 	bne.w	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a08      	ldr	r2, [pc, #32]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800352c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003530:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003532:	f7fd ff6b 	bl	800140c <HAL_GetTick>
 8003536:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003538:	e00a      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800353a:	f7fd ff67 	bl	800140c <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b64      	cmp	r3, #100	; 0x64
 8003546:	d903      	bls.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e0ba      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800354c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003550:	4b5e      	ldr	r3, [pc, #376]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003558:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800355c:	d0ed      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356e:	2b00      	cmp	r3, #0
 8003570:	d009      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800357a:	2b00      	cmp	r3, #0
 800357c:	d02e      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	2b00      	cmp	r3, #0
 8003584:	d12a      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003586:	4b51      	ldr	r3, [pc, #324]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800358c:	0c1b      	lsrs	r3, r3, #16
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003594:	4b4d      	ldr	r3, [pc, #308]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359a:	0f1b      	lsrs	r3, r3, #28
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	019a      	lsls	r2, r3, #6
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	041b      	lsls	r3, r3, #16
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	061b      	lsls	r3, r3, #24
 80035b4:	431a      	orrs	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	071b      	lsls	r3, r3, #28
 80035ba:	4944      	ldr	r1, [pc, #272]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035c2:	4b42      	ldr	r3, [pc, #264]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d0:	3b01      	subs	r3, #1
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	493d      	ldr	r1, [pc, #244]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d022      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035f0:	d11d      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035f2:	4b36      	ldr	r3, [pc, #216]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f8:	0e1b      	lsrs	r3, r3, #24
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003600:	4b32      	ldr	r3, [pc, #200]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003606:	0f1b      	lsrs	r3, r3, #28
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	019a      	lsls	r2, r3, #6
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	041b      	lsls	r3, r3, #16
 800361a:	431a      	orrs	r2, r3
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	061b      	lsls	r3, r3, #24
 8003620:	431a      	orrs	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	071b      	lsls	r3, r3, #28
 8003626:	4929      	ldr	r1, [pc, #164]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d028      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800363a:	4b24      	ldr	r3, [pc, #144]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003640:	0e1b      	lsrs	r3, r3, #24
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003648:	4b20      	ldr	r3, [pc, #128]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800364a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800364e:	0c1b      	lsrs	r3, r3, #16
 8003650:	f003 0303 	and.w	r3, r3, #3
 8003654:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	019a      	lsls	r2, r3, #6
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	041b      	lsls	r3, r3, #16
 8003660:	431a      	orrs	r2, r3
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	061b      	lsls	r3, r3, #24
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	071b      	lsls	r3, r3, #28
 800366e:	4917      	ldr	r1, [pc, #92]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800367c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	4911      	ldr	r1, [pc, #68]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003686:	4313      	orrs	r3, r2
 8003688:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800368c:	4b0f      	ldr	r3, [pc, #60]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a0e      	ldr	r2, [pc, #56]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003696:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003698:	f7fd feb8 	bl	800140c <HAL_GetTick>
 800369c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800369e:	e008      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80036a0:	f7fd feb4 	bl	800140c <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	2b64      	cmp	r3, #100	; 0x64
 80036ac:	d901      	bls.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e007      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80036b2:	4b06      	ldr	r3, [pc, #24]	; (80036cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036be:	d1ef      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3720      	adds	r7, #32
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40023800 	.word	0x40023800

080036d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e049      	b.n	8003776 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f841 	bl	800377e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3304      	adds	r3, #4
 800370c:	4619      	mov	r1, r3
 800370e:	4610      	mov	r0, r2
 8003710:	f000 fa00 	bl	8003b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d001      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e054      	b.n	8003856 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a26      	ldr	r2, [pc, #152]	; (8003864 <HAL_TIM_Base_Start_IT+0xd0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d022      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d6:	d01d      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a22      	ldr	r2, [pc, #136]	; (8003868 <HAL_TIM_Base_Start_IT+0xd4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d018      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a21      	ldr	r2, [pc, #132]	; (800386c <HAL_TIM_Base_Start_IT+0xd8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d013      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a1f      	ldr	r2, [pc, #124]	; (8003870 <HAL_TIM_Base_Start_IT+0xdc>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d00e      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a1e      	ldr	r2, [pc, #120]	; (8003874 <HAL_TIM_Base_Start_IT+0xe0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d009      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a1c      	ldr	r2, [pc, #112]	; (8003878 <HAL_TIM_Base_Start_IT+0xe4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d004      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x80>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a1b      	ldr	r2, [pc, #108]	; (800387c <HAL_TIM_Base_Start_IT+0xe8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d115      	bne.n	8003840 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	4b19      	ldr	r3, [pc, #100]	; (8003880 <HAL_TIM_Base_Start_IT+0xec>)
 800381c:	4013      	ands	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b06      	cmp	r3, #6
 8003824:	d015      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0xbe>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800382c:	d011      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800383e:	e008      	b.n	8003852 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	e000      	b.n	8003854 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003852:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40010000 	.word	0x40010000
 8003868:	40000400 	.word	0x40000400
 800386c:	40000800 	.word	0x40000800
 8003870:	40000c00 	.word	0x40000c00
 8003874:	40010400 	.word	0x40010400
 8003878:	40014000 	.word	0x40014000
 800387c:	40001800 	.word	0x40001800
 8003880:	00010007 	.word	0x00010007

08003884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b02      	cmp	r3, #2
 8003898:	d122      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d11b      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f06f 0202 	mvn.w	r2, #2
 80038b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f905 	bl	8003ad6 <HAL_TIM_IC_CaptureCallback>
 80038cc:	e005      	b.n	80038da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f8f7 	bl	8003ac2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f908 	bl	8003aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d122      	bne.n	8003934 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d11b      	bne.n	8003934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0204 	mvn.w	r2, #4
 8003904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2202      	movs	r2, #2
 800390a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f8db 	bl	8003ad6 <HAL_TIM_IC_CaptureCallback>
 8003920:	e005      	b.n	800392e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f8cd 	bl	8003ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8de 	bl	8003aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b08      	cmp	r3, #8
 8003940:	d122      	bne.n	8003988 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b08      	cmp	r3, #8
 800394e:	d11b      	bne.n	8003988 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f06f 0208 	mvn.w	r2, #8
 8003958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2204      	movs	r2, #4
 800395e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f8b1 	bl	8003ad6 <HAL_TIM_IC_CaptureCallback>
 8003974:	e005      	b.n	8003982 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f8a3 	bl	8003ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f8b4 	bl	8003aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f003 0310 	and.w	r3, r3, #16
 8003992:	2b10      	cmp	r3, #16
 8003994:	d122      	bne.n	80039dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d11b      	bne.n	80039dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0210 	mvn.w	r2, #16
 80039ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2208      	movs	r2, #8
 80039b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f887 	bl	8003ad6 <HAL_TIM_IC_CaptureCallback>
 80039c8:	e005      	b.n	80039d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f879 	bl	8003ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f88a 	bl	8003aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d10e      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d107      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0201 	mvn.w	r2, #1
 8003a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd f9d2 	bl	8000dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a12:	2b80      	cmp	r3, #128	; 0x80
 8003a14:	d10e      	bne.n	8003a34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a20:	2b80      	cmp	r3, #128	; 0x80
 8003a22:	d107      	bne.n	8003a34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f91a 	bl	8003c68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a42:	d10e      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a4e:	2b80      	cmp	r3, #128	; 0x80
 8003a50:	d107      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f90d 	bl	8003c7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a6c:	2b40      	cmp	r3, #64	; 0x40
 8003a6e:	d10e      	bne.n	8003a8e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	d107      	bne.n	8003a8e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f838 	bl	8003afe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f003 0320 	and.w	r3, r3, #32
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	d10e      	bne.n	8003aba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f003 0320 	and.w	r3, r3, #32
 8003aa6:	2b20      	cmp	r3, #32
 8003aa8:	d107      	bne.n	8003aba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f06f 0220 	mvn.w	r2, #32
 8003ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f8cd 	bl	8003c54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr

08003aea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
	...

08003b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a40      	ldr	r2, [pc, #256]	; (8003c28 <TIM_Base_SetConfig+0x114>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d013      	beq.n	8003b54 <TIM_Base_SetConfig+0x40>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b32:	d00f      	beq.n	8003b54 <TIM_Base_SetConfig+0x40>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a3d      	ldr	r2, [pc, #244]	; (8003c2c <TIM_Base_SetConfig+0x118>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d00b      	beq.n	8003b54 <TIM_Base_SetConfig+0x40>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a3c      	ldr	r2, [pc, #240]	; (8003c30 <TIM_Base_SetConfig+0x11c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d007      	beq.n	8003b54 <TIM_Base_SetConfig+0x40>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a3b      	ldr	r2, [pc, #236]	; (8003c34 <TIM_Base_SetConfig+0x120>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d003      	beq.n	8003b54 <TIM_Base_SetConfig+0x40>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a3a      	ldr	r2, [pc, #232]	; (8003c38 <TIM_Base_SetConfig+0x124>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d108      	bne.n	8003b66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a2f      	ldr	r2, [pc, #188]	; (8003c28 <TIM_Base_SetConfig+0x114>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d02b      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b74:	d027      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a2c      	ldr	r2, [pc, #176]	; (8003c2c <TIM_Base_SetConfig+0x118>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d023      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a2b      	ldr	r2, [pc, #172]	; (8003c30 <TIM_Base_SetConfig+0x11c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d01f      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a2a      	ldr	r2, [pc, #168]	; (8003c34 <TIM_Base_SetConfig+0x120>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d01b      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a29      	ldr	r2, [pc, #164]	; (8003c38 <TIM_Base_SetConfig+0x124>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d017      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a28      	ldr	r2, [pc, #160]	; (8003c3c <TIM_Base_SetConfig+0x128>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d013      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a27      	ldr	r2, [pc, #156]	; (8003c40 <TIM_Base_SetConfig+0x12c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d00f      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a26      	ldr	r2, [pc, #152]	; (8003c44 <TIM_Base_SetConfig+0x130>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00b      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a25      	ldr	r2, [pc, #148]	; (8003c48 <TIM_Base_SetConfig+0x134>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d007      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a24      	ldr	r2, [pc, #144]	; (8003c4c <TIM_Base_SetConfig+0x138>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <TIM_Base_SetConfig+0xb2>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a23      	ldr	r2, [pc, #140]	; (8003c50 <TIM_Base_SetConfig+0x13c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d108      	bne.n	8003bd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a0a      	ldr	r2, [pc, #40]	; (8003c28 <TIM_Base_SetConfig+0x114>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d003      	beq.n	8003c0c <TIM_Base_SetConfig+0xf8>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a0c      	ldr	r2, [pc, #48]	; (8003c38 <TIM_Base_SetConfig+0x124>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d103      	bne.n	8003c14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	615a      	str	r2, [r3, #20]
}
 8003c1a:	bf00      	nop
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800
 8003c34:	40000c00 	.word	0x40000c00
 8003c38:	40010400 	.word	0x40010400
 8003c3c:	40014000 	.word	0x40014000
 8003c40:	40014400 	.word	0x40014400
 8003c44:	40014800 	.word	0x40014800
 8003c48:	40001800 	.word	0x40001800
 8003c4c:	40001c00 	.word	0x40001c00
 8003c50:	40002000 	.word	0x40002000

08003c54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c70:	bf00      	nop
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e040      	b.n	8003d24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d106      	bne.n	8003cb8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7fd f972 	bl	8000f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2224      	movs	r2, #36	; 0x24
 8003cbc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0201 	bic.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f82c 	bl	8003d2c <UART_SetConfig>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e022      	b.n	8003d24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fa82 	bl	80041f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689a      	ldr	r2, [r3, #8]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 fb09 	bl	8004334 <UART_CheckIdleState>
 8003d22:	4603      	mov	r3, r0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d34:	2300      	movs	r3, #0
 8003d36:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	431a      	orrs	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	4ba7      	ldr	r3, [pc, #668]	; (8003ff4 <UART_SetConfig+0x2c8>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6812      	ldr	r2, [r2, #0]
 8003d5e:	6979      	ldr	r1, [r7, #20]
 8003d60:	430b      	orrs	r3, r1
 8003d62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a95      	ldr	r2, [pc, #596]	; (8003ff8 <UART_SetConfig+0x2cc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d120      	bne.n	8003dea <UART_SetConfig+0xbe>
 8003da8:	4b94      	ldr	r3, [pc, #592]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d816      	bhi.n	8003de4 <UART_SetConfig+0xb8>
 8003db6:	a201      	add	r2, pc, #4	; (adr r2, 8003dbc <UART_SetConfig+0x90>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003dd9 	.word	0x08003dd9
 8003dc4:	08003dd3 	.word	0x08003dd3
 8003dc8:	08003ddf 	.word	0x08003ddf
 8003dcc:	2301      	movs	r3, #1
 8003dce:	77fb      	strb	r3, [r7, #31]
 8003dd0:	e14f      	b.n	8004072 <UART_SetConfig+0x346>
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	77fb      	strb	r3, [r7, #31]
 8003dd6:	e14c      	b.n	8004072 <UART_SetConfig+0x346>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e149      	b.n	8004072 <UART_SetConfig+0x346>
 8003dde:	2308      	movs	r3, #8
 8003de0:	77fb      	strb	r3, [r7, #31]
 8003de2:	e146      	b.n	8004072 <UART_SetConfig+0x346>
 8003de4:	2310      	movs	r3, #16
 8003de6:	77fb      	strb	r3, [r7, #31]
 8003de8:	e143      	b.n	8004072 <UART_SetConfig+0x346>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a84      	ldr	r2, [pc, #528]	; (8004000 <UART_SetConfig+0x2d4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d132      	bne.n	8003e5a <UART_SetConfig+0x12e>
 8003df4:	4b81      	ldr	r3, [pc, #516]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	2b0c      	cmp	r3, #12
 8003e00:	d828      	bhi.n	8003e54 <UART_SetConfig+0x128>
 8003e02:	a201      	add	r2, pc, #4	; (adr r2, 8003e08 <UART_SetConfig+0xdc>)
 8003e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003e55 	.word	0x08003e55
 8003e10:	08003e55 	.word	0x08003e55
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e49 	.word	0x08003e49
 8003e1c:	08003e55 	.word	0x08003e55
 8003e20:	08003e55 	.word	0x08003e55
 8003e24:	08003e55 	.word	0x08003e55
 8003e28:	08003e43 	.word	0x08003e43
 8003e2c:	08003e55 	.word	0x08003e55
 8003e30:	08003e55 	.word	0x08003e55
 8003e34:	08003e55 	.word	0x08003e55
 8003e38:	08003e4f 	.word	0x08003e4f
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	77fb      	strb	r3, [r7, #31]
 8003e40:	e117      	b.n	8004072 <UART_SetConfig+0x346>
 8003e42:	2302      	movs	r3, #2
 8003e44:	77fb      	strb	r3, [r7, #31]
 8003e46:	e114      	b.n	8004072 <UART_SetConfig+0x346>
 8003e48:	2304      	movs	r3, #4
 8003e4a:	77fb      	strb	r3, [r7, #31]
 8003e4c:	e111      	b.n	8004072 <UART_SetConfig+0x346>
 8003e4e:	2308      	movs	r3, #8
 8003e50:	77fb      	strb	r3, [r7, #31]
 8003e52:	e10e      	b.n	8004072 <UART_SetConfig+0x346>
 8003e54:	2310      	movs	r3, #16
 8003e56:	77fb      	strb	r3, [r7, #31]
 8003e58:	e10b      	b.n	8004072 <UART_SetConfig+0x346>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a69      	ldr	r2, [pc, #420]	; (8004004 <UART_SetConfig+0x2d8>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d120      	bne.n	8003ea6 <UART_SetConfig+0x17a>
 8003e64:	4b65      	ldr	r3, [pc, #404]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e6e:	2b30      	cmp	r3, #48	; 0x30
 8003e70:	d013      	beq.n	8003e9a <UART_SetConfig+0x16e>
 8003e72:	2b30      	cmp	r3, #48	; 0x30
 8003e74:	d814      	bhi.n	8003ea0 <UART_SetConfig+0x174>
 8003e76:	2b20      	cmp	r3, #32
 8003e78:	d009      	beq.n	8003e8e <UART_SetConfig+0x162>
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d810      	bhi.n	8003ea0 <UART_SetConfig+0x174>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <UART_SetConfig+0x15c>
 8003e82:	2b10      	cmp	r3, #16
 8003e84:	d006      	beq.n	8003e94 <UART_SetConfig+0x168>
 8003e86:	e00b      	b.n	8003ea0 <UART_SetConfig+0x174>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	77fb      	strb	r3, [r7, #31]
 8003e8c:	e0f1      	b.n	8004072 <UART_SetConfig+0x346>
 8003e8e:	2302      	movs	r3, #2
 8003e90:	77fb      	strb	r3, [r7, #31]
 8003e92:	e0ee      	b.n	8004072 <UART_SetConfig+0x346>
 8003e94:	2304      	movs	r3, #4
 8003e96:	77fb      	strb	r3, [r7, #31]
 8003e98:	e0eb      	b.n	8004072 <UART_SetConfig+0x346>
 8003e9a:	2308      	movs	r3, #8
 8003e9c:	77fb      	strb	r3, [r7, #31]
 8003e9e:	e0e8      	b.n	8004072 <UART_SetConfig+0x346>
 8003ea0:	2310      	movs	r3, #16
 8003ea2:	77fb      	strb	r3, [r7, #31]
 8003ea4:	e0e5      	b.n	8004072 <UART_SetConfig+0x346>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a57      	ldr	r2, [pc, #348]	; (8004008 <UART_SetConfig+0x2dc>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d120      	bne.n	8003ef2 <UART_SetConfig+0x1c6>
 8003eb0:	4b52      	ldr	r3, [pc, #328]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eba:	2bc0      	cmp	r3, #192	; 0xc0
 8003ebc:	d013      	beq.n	8003ee6 <UART_SetConfig+0x1ba>
 8003ebe:	2bc0      	cmp	r3, #192	; 0xc0
 8003ec0:	d814      	bhi.n	8003eec <UART_SetConfig+0x1c0>
 8003ec2:	2b80      	cmp	r3, #128	; 0x80
 8003ec4:	d009      	beq.n	8003eda <UART_SetConfig+0x1ae>
 8003ec6:	2b80      	cmp	r3, #128	; 0x80
 8003ec8:	d810      	bhi.n	8003eec <UART_SetConfig+0x1c0>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <UART_SetConfig+0x1a8>
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d006      	beq.n	8003ee0 <UART_SetConfig+0x1b4>
 8003ed2:	e00b      	b.n	8003eec <UART_SetConfig+0x1c0>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e0cb      	b.n	8004072 <UART_SetConfig+0x346>
 8003eda:	2302      	movs	r3, #2
 8003edc:	77fb      	strb	r3, [r7, #31]
 8003ede:	e0c8      	b.n	8004072 <UART_SetConfig+0x346>
 8003ee0:	2304      	movs	r3, #4
 8003ee2:	77fb      	strb	r3, [r7, #31]
 8003ee4:	e0c5      	b.n	8004072 <UART_SetConfig+0x346>
 8003ee6:	2308      	movs	r3, #8
 8003ee8:	77fb      	strb	r3, [r7, #31]
 8003eea:	e0c2      	b.n	8004072 <UART_SetConfig+0x346>
 8003eec:	2310      	movs	r3, #16
 8003eee:	77fb      	strb	r3, [r7, #31]
 8003ef0:	e0bf      	b.n	8004072 <UART_SetConfig+0x346>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a45      	ldr	r2, [pc, #276]	; (800400c <UART_SetConfig+0x2e0>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d125      	bne.n	8003f48 <UART_SetConfig+0x21c>
 8003efc:	4b3f      	ldr	r3, [pc, #252]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f0a:	d017      	beq.n	8003f3c <UART_SetConfig+0x210>
 8003f0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f10:	d817      	bhi.n	8003f42 <UART_SetConfig+0x216>
 8003f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f16:	d00b      	beq.n	8003f30 <UART_SetConfig+0x204>
 8003f18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f1c:	d811      	bhi.n	8003f42 <UART_SetConfig+0x216>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <UART_SetConfig+0x1fe>
 8003f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f26:	d006      	beq.n	8003f36 <UART_SetConfig+0x20a>
 8003f28:	e00b      	b.n	8003f42 <UART_SetConfig+0x216>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	77fb      	strb	r3, [r7, #31]
 8003f2e:	e0a0      	b.n	8004072 <UART_SetConfig+0x346>
 8003f30:	2302      	movs	r3, #2
 8003f32:	77fb      	strb	r3, [r7, #31]
 8003f34:	e09d      	b.n	8004072 <UART_SetConfig+0x346>
 8003f36:	2304      	movs	r3, #4
 8003f38:	77fb      	strb	r3, [r7, #31]
 8003f3a:	e09a      	b.n	8004072 <UART_SetConfig+0x346>
 8003f3c:	2308      	movs	r3, #8
 8003f3e:	77fb      	strb	r3, [r7, #31]
 8003f40:	e097      	b.n	8004072 <UART_SetConfig+0x346>
 8003f42:	2310      	movs	r3, #16
 8003f44:	77fb      	strb	r3, [r7, #31]
 8003f46:	e094      	b.n	8004072 <UART_SetConfig+0x346>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a30      	ldr	r2, [pc, #192]	; (8004010 <UART_SetConfig+0x2e4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d125      	bne.n	8003f9e <UART_SetConfig+0x272>
 8003f52:	4b2a      	ldr	r3, [pc, #168]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f60:	d017      	beq.n	8003f92 <UART_SetConfig+0x266>
 8003f62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f66:	d817      	bhi.n	8003f98 <UART_SetConfig+0x26c>
 8003f68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f6c:	d00b      	beq.n	8003f86 <UART_SetConfig+0x25a>
 8003f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f72:	d811      	bhi.n	8003f98 <UART_SetConfig+0x26c>
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <UART_SetConfig+0x254>
 8003f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f7c:	d006      	beq.n	8003f8c <UART_SetConfig+0x260>
 8003f7e:	e00b      	b.n	8003f98 <UART_SetConfig+0x26c>
 8003f80:	2301      	movs	r3, #1
 8003f82:	77fb      	strb	r3, [r7, #31]
 8003f84:	e075      	b.n	8004072 <UART_SetConfig+0x346>
 8003f86:	2302      	movs	r3, #2
 8003f88:	77fb      	strb	r3, [r7, #31]
 8003f8a:	e072      	b.n	8004072 <UART_SetConfig+0x346>
 8003f8c:	2304      	movs	r3, #4
 8003f8e:	77fb      	strb	r3, [r7, #31]
 8003f90:	e06f      	b.n	8004072 <UART_SetConfig+0x346>
 8003f92:	2308      	movs	r3, #8
 8003f94:	77fb      	strb	r3, [r7, #31]
 8003f96:	e06c      	b.n	8004072 <UART_SetConfig+0x346>
 8003f98:	2310      	movs	r3, #16
 8003f9a:	77fb      	strb	r3, [r7, #31]
 8003f9c:	e069      	b.n	8004072 <UART_SetConfig+0x346>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1c      	ldr	r2, [pc, #112]	; (8004014 <UART_SetConfig+0x2e8>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d137      	bne.n	8004018 <UART_SetConfig+0x2ec>
 8003fa8:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <UART_SetConfig+0x2d0>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003fb2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fb6:	d017      	beq.n	8003fe8 <UART_SetConfig+0x2bc>
 8003fb8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fbc:	d817      	bhi.n	8003fee <UART_SetConfig+0x2c2>
 8003fbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc2:	d00b      	beq.n	8003fdc <UART_SetConfig+0x2b0>
 8003fc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc8:	d811      	bhi.n	8003fee <UART_SetConfig+0x2c2>
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <UART_SetConfig+0x2aa>
 8003fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fd2:	d006      	beq.n	8003fe2 <UART_SetConfig+0x2b6>
 8003fd4:	e00b      	b.n	8003fee <UART_SetConfig+0x2c2>
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	77fb      	strb	r3, [r7, #31]
 8003fda:	e04a      	b.n	8004072 <UART_SetConfig+0x346>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	77fb      	strb	r3, [r7, #31]
 8003fe0:	e047      	b.n	8004072 <UART_SetConfig+0x346>
 8003fe2:	2304      	movs	r3, #4
 8003fe4:	77fb      	strb	r3, [r7, #31]
 8003fe6:	e044      	b.n	8004072 <UART_SetConfig+0x346>
 8003fe8:	2308      	movs	r3, #8
 8003fea:	77fb      	strb	r3, [r7, #31]
 8003fec:	e041      	b.n	8004072 <UART_SetConfig+0x346>
 8003fee:	2310      	movs	r3, #16
 8003ff0:	77fb      	strb	r3, [r7, #31]
 8003ff2:	e03e      	b.n	8004072 <UART_SetConfig+0x346>
 8003ff4:	efff69f3 	.word	0xefff69f3
 8003ff8:	40011000 	.word	0x40011000
 8003ffc:	40023800 	.word	0x40023800
 8004000:	40004400 	.word	0x40004400
 8004004:	40004800 	.word	0x40004800
 8004008:	40004c00 	.word	0x40004c00
 800400c:	40005000 	.word	0x40005000
 8004010:	40011400 	.word	0x40011400
 8004014:	40007800 	.word	0x40007800
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a71      	ldr	r2, [pc, #452]	; (80041e4 <UART_SetConfig+0x4b8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d125      	bne.n	800406e <UART_SetConfig+0x342>
 8004022:	4b71      	ldr	r3, [pc, #452]	; (80041e8 <UART_SetConfig+0x4bc>)
 8004024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004028:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800402c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004030:	d017      	beq.n	8004062 <UART_SetConfig+0x336>
 8004032:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004036:	d817      	bhi.n	8004068 <UART_SetConfig+0x33c>
 8004038:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800403c:	d00b      	beq.n	8004056 <UART_SetConfig+0x32a>
 800403e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004042:	d811      	bhi.n	8004068 <UART_SetConfig+0x33c>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <UART_SetConfig+0x324>
 8004048:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800404c:	d006      	beq.n	800405c <UART_SetConfig+0x330>
 800404e:	e00b      	b.n	8004068 <UART_SetConfig+0x33c>
 8004050:	2300      	movs	r3, #0
 8004052:	77fb      	strb	r3, [r7, #31]
 8004054:	e00d      	b.n	8004072 <UART_SetConfig+0x346>
 8004056:	2302      	movs	r3, #2
 8004058:	77fb      	strb	r3, [r7, #31]
 800405a:	e00a      	b.n	8004072 <UART_SetConfig+0x346>
 800405c:	2304      	movs	r3, #4
 800405e:	77fb      	strb	r3, [r7, #31]
 8004060:	e007      	b.n	8004072 <UART_SetConfig+0x346>
 8004062:	2308      	movs	r3, #8
 8004064:	77fb      	strb	r3, [r7, #31]
 8004066:	e004      	b.n	8004072 <UART_SetConfig+0x346>
 8004068:	2310      	movs	r3, #16
 800406a:	77fb      	strb	r3, [r7, #31]
 800406c:	e001      	b.n	8004072 <UART_SetConfig+0x346>
 800406e:	2310      	movs	r3, #16
 8004070:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800407a:	d15b      	bne.n	8004134 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800407c:	7ffb      	ldrb	r3, [r7, #31]
 800407e:	2b08      	cmp	r3, #8
 8004080:	d827      	bhi.n	80040d2 <UART_SetConfig+0x3a6>
 8004082:	a201      	add	r2, pc, #4	; (adr r2, 8004088 <UART_SetConfig+0x35c>)
 8004084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004088:	080040ad 	.word	0x080040ad
 800408c:	080040b5 	.word	0x080040b5
 8004090:	080040bd 	.word	0x080040bd
 8004094:	080040d3 	.word	0x080040d3
 8004098:	080040c3 	.word	0x080040c3
 800409c:	080040d3 	.word	0x080040d3
 80040a0:	080040d3 	.word	0x080040d3
 80040a4:	080040d3 	.word	0x080040d3
 80040a8:	080040cb 	.word	0x080040cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040ac:	f7fe fec6 	bl	8002e3c <HAL_RCC_GetPCLK1Freq>
 80040b0:	61b8      	str	r0, [r7, #24]
        break;
 80040b2:	e013      	b.n	80040dc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040b4:	f7fe fed6 	bl	8002e64 <HAL_RCC_GetPCLK2Freq>
 80040b8:	61b8      	str	r0, [r7, #24]
        break;
 80040ba:	e00f      	b.n	80040dc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040bc:	4b4b      	ldr	r3, [pc, #300]	; (80041ec <UART_SetConfig+0x4c0>)
 80040be:	61bb      	str	r3, [r7, #24]
        break;
 80040c0:	e00c      	b.n	80040dc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040c2:	f7fe fdcd 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 80040c6:	61b8      	str	r0, [r7, #24]
        break;
 80040c8:	e008      	b.n	80040dc <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040ce:	61bb      	str	r3, [r7, #24]
        break;
 80040d0:	e004      	b.n	80040dc <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80040d2:	2300      	movs	r3, #0
 80040d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	77bb      	strb	r3, [r7, #30]
        break;
 80040da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d074      	beq.n	80041cc <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	005a      	lsls	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	085b      	lsrs	r3, r3, #1
 80040ec:	441a      	add	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	2b0f      	cmp	r3, #15
 80040fe:	d916      	bls.n	800412e <UART_SetConfig+0x402>
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004106:	d212      	bcs.n	800412e <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	b29b      	uxth	r3, r3
 800410c:	f023 030f 	bic.w	r3, r3, #15
 8004110:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	085b      	lsrs	r3, r3, #1
 8004116:	b29b      	uxth	r3, r3
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	b29a      	uxth	r2, r3
 800411e:	89fb      	ldrh	r3, [r7, #14]
 8004120:	4313      	orrs	r3, r2
 8004122:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	89fa      	ldrh	r2, [r7, #14]
 800412a:	60da      	str	r2, [r3, #12]
 800412c:	e04e      	b.n	80041cc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	77bb      	strb	r3, [r7, #30]
 8004132:	e04b      	b.n	80041cc <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004134:	7ffb      	ldrb	r3, [r7, #31]
 8004136:	2b08      	cmp	r3, #8
 8004138:	d827      	bhi.n	800418a <UART_SetConfig+0x45e>
 800413a:	a201      	add	r2, pc, #4	; (adr r2, 8004140 <UART_SetConfig+0x414>)
 800413c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004140:	08004165 	.word	0x08004165
 8004144:	0800416d 	.word	0x0800416d
 8004148:	08004175 	.word	0x08004175
 800414c:	0800418b 	.word	0x0800418b
 8004150:	0800417b 	.word	0x0800417b
 8004154:	0800418b 	.word	0x0800418b
 8004158:	0800418b 	.word	0x0800418b
 800415c:	0800418b 	.word	0x0800418b
 8004160:	08004183 	.word	0x08004183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004164:	f7fe fe6a 	bl	8002e3c <HAL_RCC_GetPCLK1Freq>
 8004168:	61b8      	str	r0, [r7, #24]
        break;
 800416a:	e013      	b.n	8004194 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800416c:	f7fe fe7a 	bl	8002e64 <HAL_RCC_GetPCLK2Freq>
 8004170:	61b8      	str	r0, [r7, #24]
        break;
 8004172:	e00f      	b.n	8004194 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004174:	4b1d      	ldr	r3, [pc, #116]	; (80041ec <UART_SetConfig+0x4c0>)
 8004176:	61bb      	str	r3, [r7, #24]
        break;
 8004178:	e00c      	b.n	8004194 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800417a:	f7fe fd71 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 800417e:	61b8      	str	r0, [r7, #24]
        break;
 8004180:	e008      	b.n	8004194 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004186:	61bb      	str	r3, [r7, #24]
        break;
 8004188:	e004      	b.n	8004194 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	77bb      	strb	r3, [r7, #30]
        break;
 8004192:	bf00      	nop
    }

    if (pclk != 0U)
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d018      	beq.n	80041cc <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	085a      	lsrs	r2, r3, #1
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	441a      	add	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	2b0f      	cmp	r3, #15
 80041b4:	d908      	bls.n	80041c8 <UART_SetConfig+0x49c>
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041bc:	d204      	bcs.n	80041c8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	60da      	str	r2, [r3, #12]
 80041c6:	e001      	b.n	80041cc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80041d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3720      	adds	r7, #32
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40007c00 	.word	0x40007c00
 80041e8:	40023800 	.word	0x40023800
 80041ec:	00f42400 	.word	0x00f42400

080041f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d01a      	beq.n	8004306 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ee:	d10a      	bne.n	8004306 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
  }
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af02      	add	r7, sp, #8
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004344:	f7fd f862 	bl	800140c <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d10e      	bne.n	8004376 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004358:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f817 	bl	800439a <UART_WaitOnFlagUntilTimeout>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e00d      	b.n	8004392 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	603b      	str	r3, [r7, #0]
 80043a6:	4613      	mov	r3, r2
 80043a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043aa:	e05e      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043b2:	d05a      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b4:	f7fd f82a 	bl	800140c <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d302      	bcc.n	80043ca <UART_WaitOnFlagUntilTimeout+0x30>
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d11b      	bne.n	8004402 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80043d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689a      	ldr	r2, [r3, #8]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0201 	bic.w	r2, r2, #1
 80043e8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2220      	movs	r2, #32
 80043ee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2220      	movs	r2, #32
 80043f4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e043      	b.n	800448a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	d02c      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800441a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800441e:	d124      	bne.n	800446a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004428:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004438:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0201 	bic.w	r2, r2, #1
 8004448:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2220      	movs	r2, #32
 800444e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e00f      	b.n	800448a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	69da      	ldr	r2, [r3, #28]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4013      	ands	r3, r2
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	429a      	cmp	r2, r3
 8004478:	bf0c      	ite	eq
 800447a:	2301      	moveq	r3, #1
 800447c:	2300      	movne	r3, #0
 800447e:	b2db      	uxtb	r3, r3
 8004480:	461a      	mov	r2, r3
 8004482:	79fb      	ldrb	r3, [r7, #7]
 8004484:	429a      	cmp	r2, r3
 8004486:	d091      	beq.n	80043ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004494:	b084      	sub	sp, #16
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
 800449e:	f107 001c 	add.w	r0, r7, #28
 80044a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d120      	bne.n	80044ee <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	4b20      	ldr	r3, [pc, #128]	; (8004540 <USB_CoreInit+0xac>)
 80044be:	4013      	ands	r3, r2
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80044d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d105      	bne.n	80044e2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fa5a 	bl	800499c <USB_CoreReset>
 80044e8:	4603      	mov	r3, r0
 80044ea:	73fb      	strb	r3, [r7, #15]
 80044ec:	e010      	b.n	8004510 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 fa4e 	bl	800499c <USB_CoreReset>
 8004500:	4603      	mov	r3, r0
 8004502:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004512:	2b01      	cmp	r3, #1
 8004514:	d10b      	bne.n	800452e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f043 0206 	orr.w	r2, r3, #6
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f043 0220 	orr.w	r2, r3, #32
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800452e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800453a:	b004      	add	sp, #16
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	ffbdffbf 	.word	0xffbdffbf

08004544 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f023 0201 	bic.w	r2, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b082      	sub	sp, #8
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	460b      	mov	r3, r1
 8004570:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800457e:	78fb      	ldrb	r3, [r7, #3]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d106      	bne.n	8004592 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	60da      	str	r2, [r3, #12]
 8004590:	e00b      	b.n	80045aa <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004592:	78fb      	ldrb	r3, [r7, #3]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d106      	bne.n	80045a6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	60da      	str	r2, [r3, #12]
 80045a4:	e001      	b.n	80045aa <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e003      	b.n	80045b2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80045aa:	2032      	movs	r0, #50	; 0x32
 80045ac:	f7fc ff3a 	bl	8001424 <HAL_Delay>

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80045bc:	b084      	sub	sp, #16
 80045be:	b580      	push	{r7, lr}
 80045c0:	b086      	sub	sp, #24
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80045ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80045d6:	2300      	movs	r3, #0
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	e009      	b.n	80045f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3340      	adds	r3, #64	; 0x40
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	2200      	movs	r2, #0
 80045e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	3301      	adds	r3, #1
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	2b0e      	cmp	r3, #14
 80045f4:	d9f2      	bls.n	80045dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80045f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d11c      	bne.n	8004636 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800460a:	f043 0302 	orr.w	r3, r3, #2
 800460e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004614:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	e005      	b.n	8004642 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004648:	461a      	mov	r2, r3
 800464a:	2300      	movs	r3, #0
 800464c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004654:	4619      	mov	r1, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800465c:	461a      	mov	r2, r3
 800465e:	680b      	ldr	r3, [r1, #0]
 8004660:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	2b01      	cmp	r3, #1
 8004666:	d10c      	bne.n	8004682 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466a:	2b00      	cmp	r3, #0
 800466c:	d104      	bne.n	8004678 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800466e:	2100      	movs	r1, #0
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f959 	bl	8004928 <USB_SetDevSpeed>
 8004676:	e018      	b.n	80046aa <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004678:	2101      	movs	r1, #1
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f954 	bl	8004928 <USB_SetDevSpeed>
 8004680:	e013      	b.n	80046aa <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004684:	2b03      	cmp	r3, #3
 8004686:	d10c      	bne.n	80046a2 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d104      	bne.n	8004698 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800468e:	2100      	movs	r1, #0
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f949 	bl	8004928 <USB_SetDevSpeed>
 8004696:	e008      	b.n	80046aa <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004698:	2101      	movs	r1, #1
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f944 	bl	8004928 <USB_SetDevSpeed>
 80046a0:	e003      	b.n	80046aa <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80046a2:	2103      	movs	r1, #3
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 f93f 	bl	8004928 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80046aa:	2110      	movs	r1, #16
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f8f3 	bl	8004898 <USB_FlushTxFifo>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f911 	bl	80048e4 <USB_FlushRxFifo>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046d2:	461a      	mov	r2, r3
 80046d4:	2300      	movs	r3, #0
 80046d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046de:	461a      	mov	r2, r3
 80046e0:	2300      	movs	r3, #0
 80046e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ea:	461a      	mov	r2, r3
 80046ec:	2300      	movs	r3, #0
 80046ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046f0:	2300      	movs	r3, #0
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e043      	b.n	800477e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004708:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800470c:	d118      	bne.n	8004740 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10a      	bne.n	800472a <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004720:	461a      	mov	r2, r3
 8004722:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	e013      	b.n	8004752 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	015a      	lsls	r2, r3, #5
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4413      	add	r3, r2
 8004732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004736:	461a      	mov	r2, r3
 8004738:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800473c:	6013      	str	r3, [r2, #0]
 800473e:	e008      	b.n	8004752 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4413      	add	r3, r2
 8004748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800474c:	461a      	mov	r2, r3
 800474e:	2300      	movs	r3, #0
 8004750:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4413      	add	r3, r2
 800475a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800475e:	461a      	mov	r2, r3
 8004760:	2300      	movs	r3, #0
 8004762:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	015a      	lsls	r2, r3, #5
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4413      	add	r3, r2
 800476c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004770:	461a      	mov	r2, r3
 8004772:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004776:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	3301      	adds	r3, #1
 800477c:	613b      	str	r3, [r7, #16]
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	429a      	cmp	r2, r3
 8004784:	d3b7      	bcc.n	80046f6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004786:	2300      	movs	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	e043      	b.n	8004814 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	015a      	lsls	r2, r3, #5
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4413      	add	r3, r2
 8004794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800479e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047a2:	d118      	bne.n	80047d6 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10a      	bne.n	80047c0 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047b6:	461a      	mov	r2, r3
 80047b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	e013      	b.n	80047e8 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047cc:	461a      	mov	r2, r3
 80047ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80047d2:	6013      	str	r3, [r2, #0]
 80047d4:	e008      	b.n	80047e8 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047e2:	461a      	mov	r2, r3
 80047e4:	2300      	movs	r3, #0
 80047e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047f4:	461a      	mov	r2, r3
 80047f6:	2300      	movs	r3, #0
 80047f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004806:	461a      	mov	r2, r3
 8004808:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800480c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	3301      	adds	r3, #1
 8004812:	613b      	str	r3, [r7, #16]
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	429a      	cmp	r2, r3
 800481a:	d3b7      	bcc.n	800478c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800482a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800482e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800483c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800483e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004840:	2b00      	cmp	r3, #0
 8004842:	d105      	bne.n	8004850 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f043 0210 	orr.w	r2, r3, #16
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699a      	ldr	r2, [r3, #24]
 8004854:	4b0e      	ldr	r3, [pc, #56]	; (8004890 <USB_DevInit+0x2d4>)
 8004856:	4313      	orrs	r3, r2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800485c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	f043 0208 	orr.w	r2, r3, #8
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800486e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d105      	bne.n	8004880 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	699a      	ldr	r2, [r3, #24]
 8004878:	4b06      	ldr	r3, [pc, #24]	; (8004894 <USB_DevInit+0x2d8>)
 800487a:	4313      	orrs	r3, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004880:	7dfb      	ldrb	r3, [r7, #23]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800488c:	b004      	add	sp, #16
 800488e:	4770      	bx	lr
 8004890:	803c3800 	.word	0x803c3800
 8004894:	40000004 	.word	0x40000004

08004898 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	019b      	lsls	r3, r3, #6
 80048aa:	f043 0220 	orr.w	r2, r3, #32
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	3301      	adds	r3, #1
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	4a09      	ldr	r2, [pc, #36]	; (80048e0 <USB_FlushTxFifo+0x48>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d901      	bls.n	80048c4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e006      	b.n	80048d2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b20      	cmp	r3, #32
 80048ce:	d0f0      	beq.n	80048b2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	00030d40 	.word	0x00030d40

080048e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2210      	movs	r2, #16
 80048f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3301      	adds	r3, #1
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4a09      	ldr	r2, [pc, #36]	; (8004924 <USB_FlushRxFifo+0x40>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e006      	b.n	8004916 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f003 0310 	and.w	r3, r3, #16
 8004910:	2b10      	cmp	r3, #16
 8004912:	d0f0      	beq.n	80048f6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3714      	adds	r7, #20
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	00030d40 	.word	0x00030d40

08004928 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	460b      	mov	r3, r1
 8004932:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	78fb      	ldrb	r3, [r7, #3]
 8004942:	68f9      	ldr	r1, [r7, #12]
 8004944:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004948:	4313      	orrs	r3, r2
 800494a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr

0800495a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800495a:	b480      	push	{r7}
 800495c:	b085      	sub	sp, #20
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004974:	f023 0303 	bic.w	r3, r3, #3
 8004978:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004988:	f043 0302 	orr.w	r3, r3, #2
 800498c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80049a4:	2300      	movs	r3, #0
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	3301      	adds	r3, #1
 80049ac:	60fb      	str	r3, [r7, #12]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4a13      	ldr	r2, [pc, #76]	; (8004a00 <USB_CoreReset+0x64>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d901      	bls.n	80049ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e01b      	b.n	80049f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	daf2      	bge.n	80049a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80049c2:	2300      	movs	r3, #0
 80049c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	3301      	adds	r3, #1
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4a09      	ldr	r2, [pc, #36]	; (8004a00 <USB_CoreReset+0x64>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d901      	bls.n	80049e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e006      	b.n	80049f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d0f0      	beq.n	80049d2 <USB_CoreReset+0x36>

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	00030d40 	.word	0x00030d40

08004a04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8004a08:	bf00      	nop
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a1a:	f3ef 8305 	mrs	r3, IPSR
 8004a1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a20:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10f      	bne.n	8004a46 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a26:	f3ef 8310 	mrs	r3, PRIMASK
 8004a2a:	607b      	str	r3, [r7, #4]
  return(result);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d105      	bne.n	8004a3e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a32:	f3ef 8311 	mrs	r3, BASEPRI
 8004a36:	603b      	str	r3, [r7, #0]
  return(result);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d007      	beq.n	8004a4e <osKernelInitialize+0x3a>
 8004a3e:	4b0e      	ldr	r3, [pc, #56]	; (8004a78 <osKernelInitialize+0x64>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d103      	bne.n	8004a4e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004a46:	f06f 0305 	mvn.w	r3, #5
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	e00c      	b.n	8004a68 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a4e:	4b0a      	ldr	r3, [pc, #40]	; (8004a78 <osKernelInitialize+0x64>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d105      	bne.n	8004a62 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a56:	4b08      	ldr	r3, [pc, #32]	; (8004a78 <osKernelInitialize+0x64>)
 8004a58:	2201      	movs	r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
 8004a60:	e002      	b.n	8004a68 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a66:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004a68:	68fb      	ldr	r3, [r7, #12]
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	200000a0 	.word	0x200000a0

08004a7c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a82:	f3ef 8305 	mrs	r3, IPSR
 8004a86:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a88:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10f      	bne.n	8004aae <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a92:	607b      	str	r3, [r7, #4]
  return(result);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d105      	bne.n	8004aa6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a9a:	f3ef 8311 	mrs	r3, BASEPRI
 8004a9e:	603b      	str	r3, [r7, #0]
  return(result);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d007      	beq.n	8004ab6 <osKernelStart+0x3a>
 8004aa6:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <osKernelStart+0x68>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d103      	bne.n	8004ab6 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004aae:	f06f 0305 	mvn.w	r3, #5
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e010      	b.n	8004ad8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004ab6:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <osKernelStart+0x68>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d109      	bne.n	8004ad2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004abe:	f7ff ffa1 	bl	8004a04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004ac2:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <osKernelStart+0x68>)
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ac8:	f002 f942 	bl	8006d50 <vTaskStartScheduler>
      stat = osOK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	e002      	b.n	8004ad8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8004ad2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ad6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	200000a0 	.word	0x200000a0

08004ae8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b090      	sub	sp, #64	; 0x40
 8004aec:	af04      	add	r7, sp, #16
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004af8:	f3ef 8305 	mrs	r3, IPSR
 8004afc:	61fb      	str	r3, [r7, #28]
  return(result);
 8004afe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f040 808f 	bne.w	8004c24 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b06:	f3ef 8310 	mrs	r3, PRIMASK
 8004b0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d105      	bne.n	8004b1e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b12:	f3ef 8311 	mrs	r3, BASEPRI
 8004b16:	617b      	str	r3, [r7, #20]
  return(result);
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <osThreadNew+0x3e>
 8004b1e:	4b44      	ldr	r3, [pc, #272]	; (8004c30 <osThreadNew+0x148>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d07e      	beq.n	8004c24 <osThreadNew+0x13c>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d07b      	beq.n	8004c24 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8004b2c:	2380      	movs	r3, #128	; 0x80
 8004b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004b30:	2318      	movs	r3, #24
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8004b34:	2300      	movs	r3, #0
 8004b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8004b38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b3c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d045      	beq.n	8004bd0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <osThreadNew+0x6a>
        name = attr->name;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d008      	beq.n	8004b78 <osThreadNew+0x90>
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	2b38      	cmp	r3, #56	; 0x38
 8004b6a:	d805      	bhi.n	8004b78 <osThreadNew+0x90>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <osThreadNew+0x94>
        return (NULL);
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e054      	b.n	8004c26 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	089b      	lsrs	r3, r3, #2
 8004b8a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00e      	beq.n	8004bb2 <osThreadNew+0xca>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b5b      	cmp	r3, #91	; 0x5b
 8004b9a:	d90a      	bls.n	8004bb2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d006      	beq.n	8004bb2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <osThreadNew+0xca>
        mem = 1;
 8004bac:	2301      	movs	r3, #1
 8004bae:	623b      	str	r3, [r7, #32]
 8004bb0:	e010      	b.n	8004bd4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10c      	bne.n	8004bd4 <osThreadNew+0xec>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d108      	bne.n	8004bd4 <osThreadNew+0xec>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d104      	bne.n	8004bd4 <osThreadNew+0xec>
          mem = 0;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	e001      	b.n	8004bd4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d110      	bne.n	8004bfc <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004be2:	9202      	str	r2, [sp, #8]
 8004be4:	9301      	str	r3, [sp, #4]
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f001 fe59 	bl	80068a8 <xTaskCreateStatic>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	613b      	str	r3, [r7, #16]
 8004bfa:	e013      	b.n	8004c24 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d110      	bne.n	8004c24 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	f107 0310 	add.w	r3, r7, #16
 8004c0a:	9301      	str	r3, [sp, #4]
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	9300      	str	r3, [sp, #0]
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f001 feaa 	bl	800696e <xTaskCreate>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d001      	beq.n	8004c24 <osThreadNew+0x13c>
          hTask = NULL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c24:	693b      	ldr	r3, [r7, #16]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3730      	adds	r7, #48	; 0x30
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	200000a0 	.word	0x200000a0

08004c34 <osThreadExit>:
  }

  return (stat);
}

__NO_RETURN void osThreadExit (void) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8004c38:	2000      	movs	r0, #0
 8004c3a:	f001 ffdf 	bl	8006bfc <vTaskDelete>
#endif
  for (;;);
 8004c3e:	e7fe      	b.n	8004c3e <osThreadExit+0xa>

08004c40 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c48:	f3ef 8305 	mrs	r3, IPSR
 8004c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8004c4e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d10f      	bne.n	8004c74 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c54:	f3ef 8310 	mrs	r3, PRIMASK
 8004c58:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d105      	bne.n	8004c6c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c60:	f3ef 8311 	mrs	r3, BASEPRI
 8004c64:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d007      	beq.n	8004c7c <osDelay+0x3c>
 8004c6c:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <osDelay+0x58>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d103      	bne.n	8004c7c <osDelay+0x3c>
    stat = osErrorISR;
 8004c74:	f06f 0305 	mvn.w	r3, #5
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	e007      	b.n	8004c8c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <osDelay+0x4c>
      vTaskDelay(ticks);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f002 f82c 	bl	8006ce4 <vTaskDelay>
    }
  }

  return (stat);
 8004c8c:	697b      	ldr	r3, [r7, #20]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	200000a0 	.word	0x200000a0

08004c9c <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08a      	sub	sp, #40	; 0x28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ca8:	f3ef 8305 	mrs	r3, IPSR
 8004cac:	613b      	str	r3, [r7, #16]
  return(result);
 8004cae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f040 8085 	bne.w	8004dc0 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cba:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d105      	bne.n	8004cce <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004cc2:	f3ef 8311 	mrs	r3, BASEPRI
 8004cc6:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d003      	beq.n	8004cd6 <osMutexNew+0x3a>
 8004cce:	4b3f      	ldr	r3, [pc, #252]	; (8004dcc <osMutexNew+0x130>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d074      	beq.n	8004dc0 <osMutexNew+0x124>
    if (attr != NULL) {
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <osMutexNew+0x48>
      type = attr->attr_bits;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	623b      	str	r3, [r7, #32]
 8004ce2:	e001      	b.n	8004ce8 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <osMutexNew+0x5c>
      rmtx = 1U;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	61fb      	str	r3, [r7, #28]
 8004cf6:	e001      	b.n	8004cfc <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d15c      	bne.n	8004dc0 <osMutexNew+0x124>
      mem = -1;
 8004d06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d0a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d015      	beq.n	8004d3e <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d006      	beq.n	8004d28 <osMutexNew+0x8c>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	2b4f      	cmp	r3, #79	; 0x4f
 8004d20:	d902      	bls.n	8004d28 <osMutexNew+0x8c>
          mem = 1;
 8004d22:	2301      	movs	r3, #1
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	e00c      	b.n	8004d42 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d108      	bne.n	8004d42 <osMutexNew+0xa6>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <osMutexNew+0xa6>
            mem = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	61bb      	str	r3, [r7, #24]
 8004d3c:	e001      	b.n	8004d42 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d112      	bne.n	8004d6e <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	4619      	mov	r1, r3
 8004d54:	2004      	movs	r0, #4
 8004d56:	f000 fe1a 	bl	800598e <xQueueCreateMutexStatic>
 8004d5a:	6278      	str	r0, [r7, #36]	; 0x24
 8004d5c:	e016      	b.n	8004d8c <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	4619      	mov	r1, r3
 8004d64:	2001      	movs	r0, #1
 8004d66:	f000 fe12 	bl	800598e <xQueueCreateMutexStatic>
 8004d6a:	6278      	str	r0, [r7, #36]	; 0x24
 8004d6c:	e00e      	b.n	8004d8c <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10b      	bne.n	8004d8c <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8004d7a:	2004      	movs	r0, #4
 8004d7c:	f000 fdef 	bl	800595e <xQueueCreateMutex>
 8004d80:	6278      	str	r0, [r7, #36]	; 0x24
 8004d82:	e003      	b.n	8004d8c <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8004d84:	2001      	movs	r0, #1
 8004d86:	f000 fdea 	bl	800595e <xQueueCreateMutex>
 8004d8a:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d00c      	beq.n	8004dac <osMutexNew+0x110>
        if (attr != NULL) {
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <osMutexNew+0x104>
          name = attr->name;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	e001      	b.n	8004da4 <osMutexNew+0x108>
        } else {
          name = NULL;
 8004da0:	2300      	movs	r3, #0
 8004da2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8004da4:	6979      	ldr	r1, [r7, #20]
 8004da6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004da8:	f001 fcf6 	bl	8006798 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d006      	beq.n	8004dc0 <osMutexNew+0x124>
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3728      	adds	r7, #40	; 0x28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	200000a0 	.word	0x200000a0

08004dd0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b088      	sub	sp, #32
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f023 0301 	bic.w	r3, r3, #1
 8004de0:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dee:	f3ef 8305 	mrs	r3, IPSR
 8004df2:	613b      	str	r3, [r7, #16]
  return(result);
 8004df4:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10f      	bne.n	8004e1a <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8004dfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d105      	bne.n	8004e12 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e06:	f3ef 8311 	mrs	r3, BASEPRI
 8004e0a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d007      	beq.n	8004e22 <osMutexAcquire+0x52>
 8004e12:	4b1d      	ldr	r3, [pc, #116]	; (8004e88 <osMutexAcquire+0xb8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d103      	bne.n	8004e22 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8004e1a:	f06f 0305 	mvn.w	r3, #5
 8004e1e:	61fb      	str	r3, [r7, #28]
 8004e20:	e02c      	b.n	8004e7c <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d103      	bne.n	8004e30 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8004e28:	f06f 0303 	mvn.w	r3, #3
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	e025      	b.n	8004e7c <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d011      	beq.n	8004e5a <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004e36:	6839      	ldr	r1, [r7, #0]
 8004e38:	69b8      	ldr	r0, [r7, #24]
 8004e3a:	f000 fdf9 	bl	8005a30 <xQueueTakeMutexRecursive>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d01b      	beq.n	8004e7c <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8004e4a:	f06f 0301 	mvn.w	r3, #1
 8004e4e:	61fb      	str	r3, [r7, #28]
 8004e50:	e014      	b.n	8004e7c <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004e52:	f06f 0302 	mvn.w	r3, #2
 8004e56:	61fb      	str	r3, [r7, #28]
 8004e58:	e010      	b.n	8004e7c <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004e5a:	6839      	ldr	r1, [r7, #0]
 8004e5c:	69b8      	ldr	r0, [r7, #24]
 8004e5e:	f001 f9b3 	bl	80061c8 <xQueueSemaphoreTake>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d009      	beq.n	8004e7c <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8004e6e:	f06f 0301 	mvn.w	r3, #1
 8004e72:	61fb      	str	r3, [r7, #28]
 8004e74:	e002      	b.n	8004e7c <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004e76:	f06f 0302 	mvn.w	r3, #2
 8004e7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004e7c:	69fb      	ldr	r3, [r7, #28]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3720      	adds	r7, #32
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	200000a0 	.word	0x200000a0

08004e8c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b088      	sub	sp, #32
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f023 0301 	bic.w	r3, r3, #1
 8004e9a:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ea8:	f3ef 8305 	mrs	r3, IPSR
 8004eac:	613b      	str	r3, [r7, #16]
  return(result);
 8004eae:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10f      	bne.n	8004ed4 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb8:	60fb      	str	r3, [r7, #12]
  return(result);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d105      	bne.n	8004ecc <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004ec0:	f3ef 8311 	mrs	r3, BASEPRI
 8004ec4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d007      	beq.n	8004edc <osMutexRelease+0x50>
 8004ecc:	4b16      	ldr	r3, [pc, #88]	; (8004f28 <osMutexRelease+0x9c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d103      	bne.n	8004edc <osMutexRelease+0x50>
    stat = osErrorISR;
 8004ed4:	f06f 0305 	mvn.w	r3, #5
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	e01f      	b.n	8004f1c <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d103      	bne.n	8004eea <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8004ee2:	f06f 0303 	mvn.w	r3, #3
 8004ee6:	61fb      	str	r3, [r7, #28]
 8004ee8:	e018      	b.n	8004f1c <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004ef0:	69b8      	ldr	r0, [r7, #24]
 8004ef2:	f000 fd67 	bl	80059c4 <xQueueGiveMutexRecursive>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d00f      	beq.n	8004f1c <osMutexRelease+0x90>
        stat = osErrorResource;
 8004efc:	f06f 0302 	mvn.w	r3, #2
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	e00b      	b.n	8004f1c <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004f04:	2300      	movs	r3, #0
 8004f06:	2200      	movs	r2, #0
 8004f08:	2100      	movs	r1, #0
 8004f0a:	69b8      	ldr	r0, [r7, #24]
 8004f0c:	f000 fe3a 	bl	8005b84 <xQueueGenericSend>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d002      	beq.n	8004f1c <osMutexRelease+0x90>
        stat = osErrorResource;
 8004f16:	f06f 0302 	mvn.w	r3, #2
 8004f1a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8004f1c:	69fb      	ldr	r3, [r7, #28]
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3720      	adds	r7, #32
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	200000a0 	.word	0x200000a0

08004f2c <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08c      	sub	sp, #48	; 0x30
 8004f30:	af02      	add	r7, sp, #8
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f3c:	f3ef 8305 	mrs	r3, IPSR
 8004f40:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f42:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f040 8086 	bne.w	8005056 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f4e:	617b      	str	r3, [r7, #20]
  return(result);
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d105      	bne.n	8004f62 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f56:	f3ef 8311 	mrs	r3, BASEPRI
 8004f5a:	613b      	str	r3, [r7, #16]
  return(result);
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <osSemaphoreNew+0x3e>
 8004f62:	4b3f      	ldr	r3, [pc, #252]	; (8005060 <osSemaphoreNew+0x134>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d075      	beq.n	8005056 <osSemaphoreNew+0x12a>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d072      	beq.n	8005056 <osSemaphoreNew+0x12a>
 8004f70:	68ba      	ldr	r2, [r7, #8]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d86e      	bhi.n	8005056 <osSemaphoreNew+0x12a>
    mem = -1;
 8004f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f7c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d015      	beq.n	8004fb0 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d006      	beq.n	8004f9a <osSemaphoreNew+0x6e>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	2b4f      	cmp	r3, #79	; 0x4f
 8004f92:	d902      	bls.n	8004f9a <osSemaphoreNew+0x6e>
        mem = 1;
 8004f94:	2301      	movs	r3, #1
 8004f96:	623b      	str	r3, [r7, #32]
 8004f98:	e00c      	b.n	8004fb4 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d108      	bne.n	8004fb4 <osSemaphoreNew+0x88>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d104      	bne.n	8004fb4 <osSemaphoreNew+0x88>
          mem = 0;
 8004faa:	2300      	movs	r3, #0
 8004fac:	623b      	str	r3, [r7, #32]
 8004fae:	e001      	b.n	8004fb4 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fba:	d04c      	beq.n	8005056 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d128      	bne.n	8005014 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d10a      	bne.n	8004fde <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2203      	movs	r2, #3
 8004fce:	9200      	str	r2, [sp, #0]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	2001      	movs	r0, #1
 8004fd6:	f000 fbc1 	bl	800575c <xQueueGenericCreateStatic>
 8004fda:	6278      	str	r0, [r7, #36]	; 0x24
 8004fdc:	e005      	b.n	8004fea <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8004fde:	2203      	movs	r2, #3
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	2001      	movs	r0, #1
 8004fe4:	f000 fc3c 	bl	8005860 <xQueueGenericCreate>
 8004fe8:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d022      	beq.n	8005036 <osSemaphoreNew+0x10a>
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d01f      	beq.n	8005036 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ffe:	f000 fdc1 	bl	8005b84 <xQueueGenericSend>
 8005002:	4603      	mov	r3, r0
 8005004:	2b01      	cmp	r3, #1
 8005006:	d016      	beq.n	8005036 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8005008:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800500a:	f001 fa77 	bl	80064fc <vQueueDelete>
            hSemaphore = NULL;
 800500e:	2300      	movs	r3, #0
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
 8005012:	e010      	b.n	8005036 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d108      	bne.n	800502c <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	461a      	mov	r2, r3
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fd3c 	bl	8005aa0 <xQueueCreateCountingSemaphoreStatic>
 8005028:	6278      	str	r0, [r7, #36]	; 0x24
 800502a:	e004      	b.n	8005036 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800502c:	68b9      	ldr	r1, [r7, #8]
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 fd71 	bl	8005b16 <xQueueCreateCountingSemaphore>
 8005034:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00c      	beq.n	8005056 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <osSemaphoreNew+0x11e>
          name = attr->name;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	61fb      	str	r3, [r7, #28]
 8005048:	e001      	b.n	800504e <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800504a:	2300      	movs	r3, #0
 800504c:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800504e:	69f9      	ldr	r1, [r7, #28]
 8005050:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005052:	f001 fba1 	bl	8006798 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005058:	4618      	mov	r0, r3
 800505a:	3728      	adds	r7, #40	; 0x28
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	200000a0 	.word	0x200000a0

08005064 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005064:	b580      	push	{r7, lr}
 8005066:	b088      	sub	sp, #32
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d103      	bne.n	8005084 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800507c:	f06f 0303 	mvn.w	r3, #3
 8005080:	61fb      	str	r3, [r7, #28]
 8005082:	e04b      	b.n	800511c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005084:	f3ef 8305 	mrs	r3, IPSR
 8005088:	617b      	str	r3, [r7, #20]
  return(result);
 800508a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10f      	bne.n	80050b0 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005090:	f3ef 8310 	mrs	r3, PRIMASK
 8005094:	613b      	str	r3, [r7, #16]
  return(result);
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d105      	bne.n	80050a8 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800509c:	f3ef 8311 	mrs	r3, BASEPRI
 80050a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d026      	beq.n	80050f6 <osSemaphoreAcquire+0x92>
 80050a8:	4b1f      	ldr	r3, [pc, #124]	; (8005128 <osSemaphoreAcquire+0xc4>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d122      	bne.n	80050f6 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80050b6:	f06f 0303 	mvn.w	r3, #3
 80050ba:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80050bc:	e02d      	b.n	800511a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80050be:	2300      	movs	r3, #0
 80050c0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80050c2:	f107 0308 	add.w	r3, r7, #8
 80050c6:	461a      	mov	r2, r3
 80050c8:	2100      	movs	r1, #0
 80050ca:	69b8      	ldr	r0, [r7, #24]
 80050cc:	f001 f990 	bl	80063f0 <xQueueReceiveFromISR>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d003      	beq.n	80050de <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80050d6:	f06f 0302 	mvn.w	r3, #2
 80050da:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80050dc:	e01d      	b.n	800511a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d01a      	beq.n	800511a <osSemaphoreAcquire+0xb6>
 80050e4:	4b11      	ldr	r3, [pc, #68]	; (800512c <osSemaphoreAcquire+0xc8>)
 80050e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80050f4:	e011      	b.n	800511a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80050f6:	6839      	ldr	r1, [r7, #0]
 80050f8:	69b8      	ldr	r0, [r7, #24]
 80050fa:	f001 f865 	bl	80061c8 <xQueueSemaphoreTake>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b01      	cmp	r3, #1
 8005102:	d00b      	beq.n	800511c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800510a:	f06f 0301 	mvn.w	r3, #1
 800510e:	61fb      	str	r3, [r7, #28]
 8005110:	e004      	b.n	800511c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8005112:	f06f 0302 	mvn.w	r3, #2
 8005116:	61fb      	str	r3, [r7, #28]
 8005118:	e000      	b.n	800511c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800511a:	bf00      	nop
      }
    }
  }

  return (stat);
 800511c:	69fb      	ldr	r3, [r7, #28]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3720      	adds	r7, #32
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	200000a0 	.word	0x200000a0
 800512c:	e000ed04 	.word	0xe000ed04

08005130 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d103      	bne.n	800514e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005146:	f06f 0303 	mvn.w	r3, #3
 800514a:	61fb      	str	r3, [r7, #28]
 800514c:	e03e      	b.n	80051cc <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800514e:	f3ef 8305 	mrs	r3, IPSR
 8005152:	617b      	str	r3, [r7, #20]
  return(result);
 8005154:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10f      	bne.n	800517a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800515a:	f3ef 8310 	mrs	r3, PRIMASK
 800515e:	613b      	str	r3, [r7, #16]
  return(result);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d105      	bne.n	8005172 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005166:	f3ef 8311 	mrs	r3, BASEPRI
 800516a:	60fb      	str	r3, [r7, #12]
  return(result);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d01e      	beq.n	80051b0 <osSemaphoreRelease+0x80>
 8005172:	4b19      	ldr	r3, [pc, #100]	; (80051d8 <osSemaphoreRelease+0xa8>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2b02      	cmp	r3, #2
 8005178:	d11a      	bne.n	80051b0 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800517a:	2300      	movs	r3, #0
 800517c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800517e:	f107 0308 	add.w	r3, r7, #8
 8005182:	4619      	mov	r1, r3
 8005184:	69b8      	ldr	r0, [r7, #24]
 8005186:	f000 fea3 	bl	8005ed0 <xQueueGiveFromISR>
 800518a:	4603      	mov	r3, r0
 800518c:	2b01      	cmp	r3, #1
 800518e:	d003      	beq.n	8005198 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005190:	f06f 0302 	mvn.w	r3, #2
 8005194:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005196:	e018      	b.n	80051ca <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d015      	beq.n	80051ca <osSemaphoreRelease+0x9a>
 800519e:	4b0f      	ldr	r3, [pc, #60]	; (80051dc <osSemaphoreRelease+0xac>)
 80051a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051a4:	601a      	str	r2, [r3, #0]
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80051ae:	e00c      	b.n	80051ca <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80051b0:	2300      	movs	r3, #0
 80051b2:	2200      	movs	r2, #0
 80051b4:	2100      	movs	r1, #0
 80051b6:	69b8      	ldr	r0, [r7, #24]
 80051b8:	f000 fce4 	bl	8005b84 <xQueueGenericSend>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d004      	beq.n	80051cc <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80051c2:	f06f 0302 	mvn.w	r3, #2
 80051c6:	61fb      	str	r3, [r7, #28]
 80051c8:	e000      	b.n	80051cc <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80051ca:	bf00      	nop
    }
  }

  return (stat);
 80051cc:	69fb      	ldr	r3, [r7, #28]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3720      	adds	r7, #32
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	200000a0 	.word	0x200000a0
 80051dc:	e000ed04 	.word	0xe000ed04

080051e0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b08c      	sub	sp, #48	; 0x30
 80051e4:	af02      	add	r7, sp, #8
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80051ec:	2300      	movs	r3, #0
 80051ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051f0:	f3ef 8305 	mrs	r3, IPSR
 80051f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80051f6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d16f      	bne.n	80052dc <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005200:	617b      	str	r3, [r7, #20]
  return(result);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d105      	bne.n	8005214 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005208:	f3ef 8311 	mrs	r3, BASEPRI
 800520c:	613b      	str	r3, [r7, #16]
  return(result);
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d003      	beq.n	800521c <osMessageQueueNew+0x3c>
 8005214:	4b34      	ldr	r3, [pc, #208]	; (80052e8 <osMessageQueueNew+0x108>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b02      	cmp	r3, #2
 800521a:	d05f      	beq.n	80052dc <osMessageQueueNew+0xfc>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d05c      	beq.n	80052dc <osMessageQueueNew+0xfc>
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d059      	beq.n	80052dc <osMessageQueueNew+0xfc>
    mem = -1;
 8005228:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800522c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d029      	beq.n	8005288 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d012      	beq.n	8005262 <osMessageQueueNew+0x82>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	2b4f      	cmp	r3, #79	; 0x4f
 8005242:	d90e      	bls.n	8005262 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00a      	beq.n	8005262 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	695a      	ldr	r2, [r3, #20]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	fb01 f303 	mul.w	r3, r1, r3
 8005258:	429a      	cmp	r2, r3
 800525a:	d302      	bcc.n	8005262 <osMessageQueueNew+0x82>
        mem = 1;
 800525c:	2301      	movs	r3, #1
 800525e:	623b      	str	r3, [r7, #32]
 8005260:	e014      	b.n	800528c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d110      	bne.n	800528c <osMessageQueueNew+0xac>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10c      	bne.n	800528c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005276:	2b00      	cmp	r3, #0
 8005278:	d108      	bne.n	800528c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d104      	bne.n	800528c <osMessageQueueNew+0xac>
          mem = 0;
 8005282:	2300      	movs	r3, #0
 8005284:	623b      	str	r3, [r7, #32]
 8005286:	e001      	b.n	800528c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005288:	2300      	movs	r3, #0
 800528a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d10b      	bne.n	80052aa <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691a      	ldr	r2, [r3, #16]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	2100      	movs	r1, #0
 800529c:	9100      	str	r1, [sp, #0]
 800529e:	68b9      	ldr	r1, [r7, #8]
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 fa5b 	bl	800575c <xQueueGenericCreateStatic>
 80052a6:	6278      	str	r0, [r7, #36]	; 0x24
 80052a8:	e008      	b.n	80052bc <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d105      	bne.n	80052bc <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80052b0:	2200      	movs	r2, #0
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fad3 	bl	8005860 <xQueueGenericCreate>
 80052ba:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00c      	beq.n	80052dc <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <osMessageQueueNew+0xf0>
        name = attr->name;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	61fb      	str	r3, [r7, #28]
 80052ce:	e001      	b.n	80052d4 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 80052d0:	2300      	movs	r3, #0
 80052d2:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80052d4:	69f9      	ldr	r1, [r7, #28]
 80052d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80052d8:	f001 fa5e 	bl	8006798 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3728      	adds	r7, #40	; 0x28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	200000a0 	.word	0x200000a0

080052ec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b08a      	sub	sp, #40	; 0x28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	603b      	str	r3, [r7, #0]
 80052f8:	4613      	mov	r3, r2
 80052fa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005300:	2300      	movs	r3, #0
 8005302:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005304:	f3ef 8305 	mrs	r3, IPSR
 8005308:	61fb      	str	r3, [r7, #28]
  return(result);
 800530a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800530c:	2b00      	cmp	r3, #0
 800530e:	d10f      	bne.n	8005330 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005310:	f3ef 8310 	mrs	r3, PRIMASK
 8005314:	61bb      	str	r3, [r7, #24]
  return(result);
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d105      	bne.n	8005328 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800531c:	f3ef 8311 	mrs	r3, BASEPRI
 8005320:	617b      	str	r3, [r7, #20]
  return(result);
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d02c      	beq.n	8005382 <osMessageQueuePut+0x96>
 8005328:	4b28      	ldr	r3, [pc, #160]	; (80053cc <osMessageQueuePut+0xe0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b02      	cmp	r3, #2
 800532e:	d128      	bne.n	8005382 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d005      	beq.n	8005342 <osMessageQueuePut+0x56>
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <osMessageQueuePut+0x56>
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8005342:	f06f 0303 	mvn.w	r3, #3
 8005346:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005348:	e039      	b.n	80053be <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800534a:	2300      	movs	r3, #0
 800534c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800534e:	f107 0210 	add.w	r2, r7, #16
 8005352:	2300      	movs	r3, #0
 8005354:	68b9      	ldr	r1, [r7, #8]
 8005356:	6a38      	ldr	r0, [r7, #32]
 8005358:	f000 fd1a 	bl	8005d90 <xQueueGenericSendFromISR>
 800535c:	4603      	mov	r3, r0
 800535e:	2b01      	cmp	r3, #1
 8005360:	d003      	beq.n	800536a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8005362:	f06f 0302 	mvn.w	r3, #2
 8005366:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005368:	e029      	b.n	80053be <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d026      	beq.n	80053be <osMessageQueuePut+0xd2>
 8005370:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <osMessageQueuePut+0xe4>)
 8005372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	f3bf 8f4f 	dsb	sy
 800537c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005380:	e01d      	b.n	80053be <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <osMessageQueuePut+0xa2>
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800538e:	f06f 0303 	mvn.w	r3, #3
 8005392:	627b      	str	r3, [r7, #36]	; 0x24
 8005394:	e014      	b.n	80053c0 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005396:	2300      	movs	r3, #0
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	68b9      	ldr	r1, [r7, #8]
 800539c:	6a38      	ldr	r0, [r7, #32]
 800539e:	f000 fbf1 	bl	8005b84 <xQueueGenericSend>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d00b      	beq.n	80053c0 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80053ae:	f06f 0301 	mvn.w	r3, #1
 80053b2:	627b      	str	r3, [r7, #36]	; 0x24
 80053b4:	e004      	b.n	80053c0 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80053b6:	f06f 0302 	mvn.w	r3, #2
 80053ba:	627b      	str	r3, [r7, #36]	; 0x24
 80053bc:	e000      	b.n	80053c0 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80053be:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3728      	adds	r7, #40	; 0x28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	200000a0 	.word	0x200000a0
 80053d0:	e000ed04 	.word	0xe000ed04

080053d4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	; 0x28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
 80053e0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80053e6:	2300      	movs	r3, #0
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053ea:	f3ef 8305 	mrs	r3, IPSR
 80053ee:	61fb      	str	r3, [r7, #28]
  return(result);
 80053f0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10f      	bne.n	8005416 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053f6:	f3ef 8310 	mrs	r3, PRIMASK
 80053fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d105      	bne.n	800540e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005402:	f3ef 8311 	mrs	r3, BASEPRI
 8005406:	617b      	str	r3, [r7, #20]
  return(result);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d02c      	beq.n	8005468 <osMessageQueueGet+0x94>
 800540e:	4b28      	ldr	r3, [pc, #160]	; (80054b0 <osMessageQueueGet+0xdc>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b02      	cmp	r3, #2
 8005414:	d128      	bne.n	8005468 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d005      	beq.n	8005428 <osMessageQueueGet+0x54>
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <osMessageQueueGet+0x54>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8005428:	f06f 0303 	mvn.w	r3, #3
 800542c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800542e:	e038      	b.n	80054a2 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8005430:	2300      	movs	r3, #0
 8005432:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005434:	f107 0310 	add.w	r3, r7, #16
 8005438:	461a      	mov	r2, r3
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	6a38      	ldr	r0, [r7, #32]
 800543e:	f000 ffd7 	bl	80063f0 <xQueueReceiveFromISR>
 8005442:	4603      	mov	r3, r0
 8005444:	2b01      	cmp	r3, #1
 8005446:	d003      	beq.n	8005450 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005448:	f06f 0302 	mvn.w	r3, #2
 800544c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800544e:	e028      	b.n	80054a2 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d025      	beq.n	80054a2 <osMessageQueueGet+0xce>
 8005456:	4b17      	ldr	r3, [pc, #92]	; (80054b4 <osMessageQueueGet+0xe0>)
 8005458:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005466:	e01c      	b.n	80054a2 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <osMessageQueueGet+0xa0>
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d103      	bne.n	800547c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8005474:	f06f 0303 	mvn.w	r3, #3
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
 800547a:	e013      	b.n	80054a4 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	68b9      	ldr	r1, [r7, #8]
 8005480:	6a38      	ldr	r0, [r7, #32]
 8005482:	f000 fdbb 	bl	8005ffc <xQueueReceive>
 8005486:	4603      	mov	r3, r0
 8005488:	2b01      	cmp	r3, #1
 800548a:	d00b      	beq.n	80054a4 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8005492:	f06f 0301 	mvn.w	r3, #1
 8005496:	627b      	str	r3, [r7, #36]	; 0x24
 8005498:	e004      	b.n	80054a4 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800549a:	f06f 0302 	mvn.w	r3, #2
 800549e:	627b      	str	r3, [r7, #36]	; 0x24
 80054a0:	e000      	b.n	80054a4 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80054a2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3728      	adds	r7, #40	; 0x28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	200000a0 	.word	0x200000a0
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4a07      	ldr	r2, [pc, #28]	; (80054e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80054c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4a06      	ldr	r2, [pc, #24]	; (80054e8 <vApplicationGetIdleTaskMemory+0x30>)
 80054ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2280      	movs	r2, #128	; 0x80
 80054d4:	601a      	str	r2, [r3, #0]
}
 80054d6:	bf00      	nop
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	200000a4 	.word	0x200000a4
 80054e8:	20000100 	.word	0x20000100

080054ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4a07      	ldr	r2, [pc, #28]	; (8005518 <vApplicationGetTimerTaskMemory+0x2c>)
 80054fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4a06      	ldr	r2, [pc, #24]	; (800551c <vApplicationGetTimerTaskMemory+0x30>)
 8005502:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800550a:	601a      	str	r2, [r3, #0]
}
 800550c:	bf00      	nop
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	20000300 	.word	0x20000300
 800551c:	2000035c 	.word	0x2000035c

08005520 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f103 0208 	add.w	r2, r3, #8
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005538:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f103 0208 	add.w	r2, r3, #8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f103 0208 	add.w	r2, r3, #8
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800557a:	b480      	push	{r7}
 800557c:	b085      	sub	sp, #20
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	1c5a      	adds	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	601a      	str	r2, [r3, #0]
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055c2:	b480      	push	{r7}
 80055c4:	b085      	sub	sp, #20
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
 80055ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055d8:	d103      	bne.n	80055e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	60fb      	str	r3, [r7, #12]
 80055e0:	e00c      	b.n	80055fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3308      	adds	r3, #8
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e002      	b.n	80055f0 <vListInsert+0x2e>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d2f6      	bcs.n	80055ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	601a      	str	r2, [r3, #0]
}
 8005628:	bf00      	nop
 800562a:	3714      	adds	r7, #20
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	6892      	ldr	r2, [r2, #8]
 800564a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	6852      	ldr	r2, [r2, #4]
 8005654:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	429a      	cmp	r2, r3
 800565e:	d103      	bne.n	8005668 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	1e5a      	subs	r2, r3, #1
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10c      	bne.n	80056b6 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800569c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a0:	b672      	cpsid	i
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	b662      	cpsie	i
 80056b0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80056b2:	bf00      	nop
 80056b4:	e7fe      	b.n	80056b4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80056b6:	f002 fe09 	bl	80082cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c2:	68f9      	ldr	r1, [r7, #12]
 80056c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80056c6:	fb01 f303 	mul.w	r3, r1, r3
 80056ca:	441a      	add	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e6:	3b01      	subs	r3, #1
 80056e8:	68f9      	ldr	r1, [r7, #12]
 80056ea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80056ec:	fb01 f303 	mul.w	r3, r1, r3
 80056f0:	441a      	add	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	22ff      	movs	r2, #255	; 0xff
 80056fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	22ff      	movs	r2, #255	; 0xff
 8005702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d114      	bne.n	8005736 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d01a      	beq.n	800574a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3310      	adds	r3, #16
 8005718:	4618      	mov	r0, r3
 800571a:	f001 fdb1 	bl	8007280 <xTaskRemoveFromEventList>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d012      	beq.n	800574a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005724:	4b0c      	ldr	r3, [pc, #48]	; (8005758 <xQueueGenericReset+0xd0>)
 8005726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800572a:	601a      	str	r2, [r3, #0]
 800572c:	f3bf 8f4f 	dsb	sy
 8005730:	f3bf 8f6f 	isb	sy
 8005734:	e009      	b.n	800574a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	3310      	adds	r3, #16
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff fef0 	bl	8005520 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	3324      	adds	r3, #36	; 0x24
 8005744:	4618      	mov	r0, r3
 8005746:	f7ff feeb 	bl	8005520 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800574a:	f002 fdf3 	bl	8008334 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800574e:	2301      	movs	r3, #1
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	e000ed04 	.word	0xe000ed04

0800575c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800575c:	b580      	push	{r7, lr}
 800575e:	b08e      	sub	sp, #56	; 0x38
 8005760:	af02      	add	r7, sp, #8
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
 8005768:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10c      	bne.n	800578a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005774:	b672      	cpsid	i
 8005776:	f383 8811 	msr	BASEPRI, r3
 800577a:	f3bf 8f6f 	isb	sy
 800577e:	f3bf 8f4f 	dsb	sy
 8005782:	b662      	cpsie	i
 8005784:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005786:	bf00      	nop
 8005788:	e7fe      	b.n	8005788 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10c      	bne.n	80057aa <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	b672      	cpsid	i
 8005796:	f383 8811 	msr	BASEPRI, r3
 800579a:	f3bf 8f6f 	isb	sy
 800579e:	f3bf 8f4f 	dsb	sy
 80057a2:	b662      	cpsie	i
 80057a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80057a6:	bf00      	nop
 80057a8:	e7fe      	b.n	80057a8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <xQueueGenericCreateStatic+0x5a>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <xQueueGenericCreateStatic+0x5e>
 80057b6:	2301      	movs	r3, #1
 80057b8:	e000      	b.n	80057bc <xQueueGenericCreateStatic+0x60>
 80057ba:	2300      	movs	r3, #0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10c      	bne.n	80057da <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80057c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c4:	b672      	cpsid	i
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	b662      	cpsie	i
 80057d4:	623b      	str	r3, [r7, #32]
}
 80057d6:	bf00      	nop
 80057d8:	e7fe      	b.n	80057d8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d102      	bne.n	80057e6 <xQueueGenericCreateStatic+0x8a>
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <xQueueGenericCreateStatic+0x8e>
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <xQueueGenericCreateStatic+0x90>
 80057ea:	2300      	movs	r3, #0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10c      	bne.n	800580a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80057f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f4:	b672      	cpsid	i
 80057f6:	f383 8811 	msr	BASEPRI, r3
 80057fa:	f3bf 8f6f 	isb	sy
 80057fe:	f3bf 8f4f 	dsb	sy
 8005802:	b662      	cpsie	i
 8005804:	61fb      	str	r3, [r7, #28]
}
 8005806:	bf00      	nop
 8005808:	e7fe      	b.n	8005808 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800580a:	2350      	movs	r3, #80	; 0x50
 800580c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2b50      	cmp	r3, #80	; 0x50
 8005812:	d00c      	beq.n	800582e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005818:	b672      	cpsid	i
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
 8005826:	b662      	cpsie	i
 8005828:	61bb      	str	r3, [r7, #24]
}
 800582a:	bf00      	nop
 800582c:	e7fe      	b.n	800582c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800582e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00d      	beq.n	8005856 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800583a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005842:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	4613      	mov	r3, r2
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	68b9      	ldr	r1, [r7, #8]
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f847 	bl	80058e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005858:	4618      	mov	r0, r3
 800585a:	3730      	adds	r7, #48	; 0x30
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005860:	b580      	push	{r7, lr}
 8005862:	b08a      	sub	sp, #40	; 0x28
 8005864:	af02      	add	r7, sp, #8
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	4613      	mov	r3, r2
 800586c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10c      	bne.n	800588e <xQueueGenericCreate+0x2e>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005878:	b672      	cpsid	i
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	b662      	cpsie	i
 8005888:	613b      	str	r3, [r7, #16]
}
 800588a:	bf00      	nop
 800588c:	e7fe      	b.n	800588c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005894:	2300      	movs	r3, #0
 8005896:	61fb      	str	r3, [r7, #28]
 8005898:	e004      	b.n	80058a4 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	fb02 f303 	mul.w	r3, r2, r3
 80058a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	3350      	adds	r3, #80	; 0x50
 80058a8:	4618      	mov	r0, r3
 80058aa:	f002 fe3b 	bl	8008524 <pvPortMalloc>
 80058ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d011      	beq.n	80058da <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	3350      	adds	r3, #80	; 0x50
 80058be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80058c8:	79fa      	ldrb	r2, [r7, #7]
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	9300      	str	r3, [sp, #0]
 80058ce:	4613      	mov	r3, r2
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	68b9      	ldr	r1, [r7, #8]
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 f805 	bl	80058e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80058da:	69bb      	ldr	r3, [r7, #24]
	}
 80058dc:	4618      	mov	r0, r3
 80058de:	3720      	adds	r7, #32
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d103      	bne.n	8005900 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	e002      	b.n	8005906 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005912:	2101      	movs	r1, #1
 8005914:	69b8      	ldr	r0, [r7, #24]
 8005916:	f7ff feb7 	bl	8005688 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	78fa      	ldrb	r2, [r7, #3]
 800591e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005922:	bf00      	nop
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800592a:	b580      	push	{r7, lr}
 800592c:	b082      	sub	sp, #8
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00e      	beq.n	8005956 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800594a:	2300      	movs	r3, #0
 800594c:	2200      	movs	r2, #0
 800594e:	2100      	movs	r1, #0
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f917 	bl	8005b84 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005956:	bf00      	nop
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800595e:	b580      	push	{r7, lr}
 8005960:	b086      	sub	sp, #24
 8005962:	af00      	add	r7, sp, #0
 8005964:	4603      	mov	r3, r0
 8005966:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005968:	2301      	movs	r3, #1
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	2300      	movs	r3, #0
 800596e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005970:	79fb      	ldrb	r3, [r7, #7]
 8005972:	461a      	mov	r2, r3
 8005974:	6939      	ldr	r1, [r7, #16]
 8005976:	6978      	ldr	r0, [r7, #20]
 8005978:	f7ff ff72 	bl	8005860 <xQueueGenericCreate>
 800597c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f7ff ffd3 	bl	800592a <prvInitialiseMutex>

		return xNewQueue;
 8005984:	68fb      	ldr	r3, [r7, #12]
	}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800598e:	b580      	push	{r7, lr}
 8005990:	b088      	sub	sp, #32
 8005992:	af02      	add	r7, sp, #8
 8005994:	4603      	mov	r3, r0
 8005996:	6039      	str	r1, [r7, #0]
 8005998:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800599a:	2301      	movs	r3, #1
 800599c:	617b      	str	r3, [r7, #20]
 800599e:	2300      	movs	r3, #0
 80059a0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80059a2:	79fb      	ldrb	r3, [r7, #7]
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2200      	movs	r2, #0
 80059aa:	6939      	ldr	r1, [r7, #16]
 80059ac:	6978      	ldr	r0, [r7, #20]
 80059ae:	f7ff fed5 	bl	800575c <xQueueGenericCreateStatic>
 80059b2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f7ff ffb8 	bl	800592a <prvInitialiseMutex>

		return xNewQueue;
 80059ba:	68fb      	ldr	r3, [r7, #12]
	}
 80059bc:	4618      	mov	r0, r3
 80059be:	3718      	adds	r7, #24
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80059c4:	b590      	push	{r4, r7, lr}
 80059c6:	b087      	sub	sp, #28
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10c      	bne.n	80059f0 <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 80059d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059da:	b672      	cpsid	i
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	b662      	cpsie	i
 80059ea:	60fb      	str	r3, [r7, #12]
}
 80059ec:	bf00      	nop
 80059ee:	e7fe      	b.n	80059ee <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	689c      	ldr	r4, [r3, #8]
 80059f4:	f001 fe0a 	bl	800760c <xTaskGetCurrentTaskHandle>
 80059f8:	4603      	mov	r3, r0
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d111      	bne.n	8005a22 <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	1e5a      	subs	r2, r3, #1
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d105      	bne.n	8005a1c <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005a10:	2300      	movs	r3, #0
 8005a12:	2200      	movs	r2, #0
 8005a14:	2100      	movs	r1, #0
 8005a16:	6938      	ldr	r0, [r7, #16]
 8005a18:	f000 f8b4 	bl	8005b84 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	617b      	str	r3, [r7, #20]
 8005a20:	e001      	b.n	8005a26 <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005a26:	697b      	ldr	r3, [r7, #20]
	}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	371c      	adds	r7, #28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd90      	pop	{r4, r7, pc}

08005a30 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005a30:	b590      	push	{r4, r7, lr}
 8005a32:	b087      	sub	sp, #28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10c      	bne.n	8005a5e <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a48:	b672      	cpsid	i
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	b662      	cpsie	i
 8005a58:	60fb      	str	r3, [r7, #12]
}
 8005a5a:	bf00      	nop
 8005a5c:	e7fe      	b.n	8005a5c <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	689c      	ldr	r4, [r3, #8]
 8005a62:	f001 fdd3 	bl	800760c <xTaskGetCurrentTaskHandle>
 8005a66:	4603      	mov	r3, r0
 8005a68:	429c      	cmp	r4, r3
 8005a6a:	d107      	bne.n	8005a7c <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005a76:	2301      	movs	r3, #1
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	e00c      	b.n	8005a96 <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005a7c:	6839      	ldr	r1, [r7, #0]
 8005a7e:	6938      	ldr	r0, [r7, #16]
 8005a80:	f000 fba2 	bl	80061c8 <xQueueSemaphoreTake>
 8005a84:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d004      	beq.n	8005a96 <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	1c5a      	adds	r2, r3, #1
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005a96:	697b      	ldr	r3, [r7, #20]
	}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	371c      	adds	r7, #28
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd90      	pop	{r4, r7, pc}

08005aa0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08a      	sub	sp, #40	; 0x28
 8005aa4:	af02      	add	r7, sp, #8
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10c      	bne.n	8005acc <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 8005ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab6:	b672      	cpsid	i
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	b662      	cpsie	i
 8005ac6:	61bb      	str	r3, [r7, #24]
}
 8005ac8:	bf00      	nop
 8005aca:	e7fe      	b.n	8005aca <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d90c      	bls.n	8005aee <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 8005ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad8:	b672      	cpsid	i
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	b662      	cpsie	i
 8005ae8:	617b      	str	r3, [r7, #20]
}
 8005aea:	bf00      	nop
 8005aec:	e7fe      	b.n	8005aec <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005aee:	2302      	movs	r3, #2
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	2100      	movs	r1, #0
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f7ff fe2f 	bl	800575c <xQueueGenericCreateStatic>
 8005afe:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	68ba      	ldr	r2, [r7, #8]
 8005b0a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005b0c:	69fb      	ldr	r3, [r7, #28]
	}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3720      	adds	r7, #32
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b086      	sub	sp, #24
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
 8005b1e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10c      	bne.n	8005b40 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2a:	b672      	cpsid	i
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	b662      	cpsie	i
 8005b3a:	613b      	str	r3, [r7, #16]
}
 8005b3c:	bf00      	nop
 8005b3e:	e7fe      	b.n	8005b3e <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d90c      	bls.n	8005b62 <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 8005b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4c:	b672      	cpsid	i
 8005b4e:	f383 8811 	msr	BASEPRI, r3
 8005b52:	f3bf 8f6f 	isb	sy
 8005b56:	f3bf 8f4f 	dsb	sy
 8005b5a:	b662      	cpsie	i
 8005b5c:	60fb      	str	r3, [r7, #12]
}
 8005b5e:	bf00      	nop
 8005b60:	e7fe      	b.n	8005b60 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005b62:	2202      	movs	r2, #2
 8005b64:	2100      	movs	r1, #0
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7ff fe7a 	bl	8005860 <xQueueGenericCreate>
 8005b6c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005b7a:	697b      	ldr	r3, [r7, #20]
	}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b08e      	sub	sp, #56	; 0x38
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
 8005b90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b92:	2300      	movs	r3, #0
 8005b94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10c      	bne.n	8005bba <xQueueGenericSend+0x36>
	__asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba4:	b672      	cpsid	i
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	b662      	cpsie	i
 8005bb4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005bb6:	bf00      	nop
 8005bb8:	e7fe      	b.n	8005bb8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d103      	bne.n	8005bc8 <xQueueGenericSend+0x44>
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <xQueueGenericSend+0x48>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <xQueueGenericSend+0x4a>
 8005bcc:	2300      	movs	r3, #0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10c      	bne.n	8005bec <xQueueGenericSend+0x68>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd6:	b672      	cpsid	i
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	b662      	cpsie	i
 8005be6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005be8:	bf00      	nop
 8005bea:	e7fe      	b.n	8005bea <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d103      	bne.n	8005bfa <xQueueGenericSend+0x76>
 8005bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d101      	bne.n	8005bfe <xQueueGenericSend+0x7a>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <xQueueGenericSend+0x7c>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10c      	bne.n	8005c1e <xQueueGenericSend+0x9a>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c08:	b672      	cpsid	i
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	b662      	cpsie	i
 8005c18:	623b      	str	r3, [r7, #32]
}
 8005c1a:	bf00      	nop
 8005c1c:	e7fe      	b.n	8005c1c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c1e:	f001 fd05 	bl	800762c <xTaskGetSchedulerState>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d102      	bne.n	8005c2e <xQueueGenericSend+0xaa>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <xQueueGenericSend+0xae>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e000      	b.n	8005c34 <xQueueGenericSend+0xb0>
 8005c32:	2300      	movs	r3, #0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10c      	bne.n	8005c52 <xQueueGenericSend+0xce>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3c:	b672      	cpsid	i
 8005c3e:	f383 8811 	msr	BASEPRI, r3
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	f3bf 8f4f 	dsb	sy
 8005c4a:	b662      	cpsie	i
 8005c4c:	61fb      	str	r3, [r7, #28]
}
 8005c4e:	bf00      	nop
 8005c50:	e7fe      	b.n	8005c50 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c52:	f002 fb3b 	bl	80082cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d302      	bcc.n	8005c68 <xQueueGenericSend+0xe4>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d129      	bne.n	8005cbc <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	68b9      	ldr	r1, [r7, #8]
 8005c6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c6e:	f000 fc82 	bl	8006576 <prvCopyDataToQueue>
 8005c72:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d010      	beq.n	8005c9e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7e:	3324      	adds	r3, #36	; 0x24
 8005c80:	4618      	mov	r0, r3
 8005c82:	f001 fafd 	bl	8007280 <xTaskRemoveFromEventList>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d013      	beq.n	8005cb4 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c8c:	4b3f      	ldr	r3, [pc, #252]	; (8005d8c <xQueueGenericSend+0x208>)
 8005c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	f3bf 8f4f 	dsb	sy
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	e00a      	b.n	8005cb4 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ca4:	4b39      	ldr	r3, [pc, #228]	; (8005d8c <xQueueGenericSend+0x208>)
 8005ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005cb4:	f002 fb3e 	bl	8008334 <vPortExitCritical>
				return pdPASS;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e063      	b.n	8005d84 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d103      	bne.n	8005cca <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cc2:	f002 fb37 	bl	8008334 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	e05c      	b.n	8005d84 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cd0:	f107 0314 	add.w	r3, r7, #20
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f001 fb39 	bl	800734c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cde:	f002 fb29 	bl	8008334 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ce2:	f001 f89f 	bl	8006e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ce6:	f002 faf1 	bl	80082cc <vPortEnterCritical>
 8005cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cf0:	b25b      	sxtb	r3, r3
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cf6:	d103      	bne.n	8005d00 <xQueueGenericSend+0x17c>
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d06:	b25b      	sxtb	r3, r3
 8005d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d0c:	d103      	bne.n	8005d16 <xQueueGenericSend+0x192>
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d16:	f002 fb0d 	bl	8008334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d1a:	1d3a      	adds	r2, r7, #4
 8005d1c:	f107 0314 	add.w	r3, r7, #20
 8005d20:	4611      	mov	r1, r2
 8005d22:	4618      	mov	r0, r3
 8005d24:	f001 fb28 	bl	8007378 <xTaskCheckForTimeOut>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d124      	bne.n	8005d78 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d30:	f000 fd19 	bl	8006766 <prvIsQueueFull>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d018      	beq.n	8005d6c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3c:	3310      	adds	r3, #16
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	4611      	mov	r1, r2
 8005d42:	4618      	mov	r0, r3
 8005d44:	f001 fa48 	bl	80071d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d4a:	f000 fca4 	bl	8006696 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d4e:	f001 f877 	bl	8006e40 <xTaskResumeAll>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f47f af7c 	bne.w	8005c52 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8005d5a:	4b0c      	ldr	r3, [pc, #48]	; (8005d8c <xQueueGenericSend+0x208>)
 8005d5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d60:	601a      	str	r2, [r3, #0]
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	e772      	b.n	8005c52 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d6e:	f000 fc92 	bl	8006696 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d72:	f001 f865 	bl	8006e40 <xTaskResumeAll>
 8005d76:	e76c      	b.n	8005c52 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d7a:	f000 fc8c 	bl	8006696 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d7e:	f001 f85f 	bl	8006e40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3738      	adds	r7, #56	; 0x38
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	e000ed04 	.word	0xe000ed04

08005d90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b08e      	sub	sp, #56	; 0x38
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
 8005d9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10c      	bne.n	8005dc2 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dac:	b672      	cpsid	i
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	b662      	cpsie	i
 8005dbc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005dbe:	bf00      	nop
 8005dc0:	e7fe      	b.n	8005dc0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d103      	bne.n	8005dd0 <xQueueGenericSendFromISR+0x40>
 8005dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <xQueueGenericSendFromISR+0x44>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e000      	b.n	8005dd6 <xQueueGenericSendFromISR+0x46>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10c      	bne.n	8005df4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8005dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dde:	b672      	cpsid	i
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	b662      	cpsie	i
 8005dee:	623b      	str	r3, [r7, #32]
}
 8005df0:	bf00      	nop
 8005df2:	e7fe      	b.n	8005df2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d103      	bne.n	8005e02 <xQueueGenericSendFromISR+0x72>
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d101      	bne.n	8005e06 <xQueueGenericSendFromISR+0x76>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <xQueueGenericSendFromISR+0x78>
 8005e06:	2300      	movs	r3, #0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10c      	bne.n	8005e26 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8005e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e10:	b672      	cpsid	i
 8005e12:	f383 8811 	msr	BASEPRI, r3
 8005e16:	f3bf 8f6f 	isb	sy
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	b662      	cpsie	i
 8005e20:	61fb      	str	r3, [r7, #28]
}
 8005e22:	bf00      	nop
 8005e24:	e7fe      	b.n	8005e24 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e26:	f002 fb39 	bl	800849c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005e2a:	f3ef 8211 	mrs	r2, BASEPRI
 8005e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e32:	b672      	cpsid	i
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	b662      	cpsie	i
 8005e42:	61ba      	str	r2, [r7, #24]
 8005e44:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e46:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e48:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d302      	bcc.n	8005e5c <xQueueGenericSendFromISR+0xcc>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	d12c      	bne.n	8005eb6 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e6c:	f000 fb83 	bl	8006576 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e70:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005e74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e78:	d112      	bne.n	8005ea0 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d016      	beq.n	8005eb0 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e84:	3324      	adds	r3, #36	; 0x24
 8005e86:	4618      	mov	r0, r3
 8005e88:	f001 f9fa 	bl	8007280 <xTaskRemoveFromEventList>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00e      	beq.n	8005eb0 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00b      	beq.n	8005eb0 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	e007      	b.n	8005eb0 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005ea0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	b25a      	sxtb	r2, r3
 8005eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005eb4:	e001      	b.n	8005eba <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	637b      	str	r3, [r7, #52]	; 0x34
 8005eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ec4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3738      	adds	r7, #56	; 0x38
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08e      	sub	sp, #56	; 0x38
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10c      	bne.n	8005efe <xQueueGiveFromISR+0x2e>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee8:	b672      	cpsid	i
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	b662      	cpsie	i
 8005ef8:	623b      	str	r3, [r7, #32]
}
 8005efa:	bf00      	nop
 8005efc:	e7fe      	b.n	8005efc <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00c      	beq.n	8005f20 <xQueueGiveFromISR+0x50>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0a:	b672      	cpsid	i
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	b662      	cpsie	i
 8005f1a:	61fb      	str	r3, [r7, #28]
}
 8005f1c:	bf00      	nop
 8005f1e:	e7fe      	b.n	8005f1e <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d103      	bne.n	8005f30 <xQueueGiveFromISR+0x60>
 8005f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <xQueueGiveFromISR+0x64>
 8005f30:	2301      	movs	r3, #1
 8005f32:	e000      	b.n	8005f36 <xQueueGiveFromISR+0x66>
 8005f34:	2300      	movs	r3, #0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10c      	bne.n	8005f54 <xQueueGiveFromISR+0x84>
	__asm volatile
 8005f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3e:	b672      	cpsid	i
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	b662      	cpsie	i
 8005f4e:	61bb      	str	r3, [r7, #24]
}
 8005f50:	bf00      	nop
 8005f52:	e7fe      	b.n	8005f52 <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f54:	f002 faa2 	bl	800849c <vPortValidateInterruptPriority>
	__asm volatile
 8005f58:	f3ef 8211 	mrs	r2, BASEPRI
 8005f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f60:	b672      	cpsid	i
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	b662      	cpsie	i
 8005f70:	617a      	str	r2, [r7, #20]
 8005f72:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005f74:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f76:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d22b      	bcs.n	8005fe0 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fa2:	d112      	bne.n	8005fca <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d016      	beq.n	8005fda <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fae:	3324      	adds	r3, #36	; 0x24
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f001 f965 	bl	8007280 <xTaskRemoveFromEventList>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00e      	beq.n	8005fda <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00b      	beq.n	8005fda <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	e007      	b.n	8005fda <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005fca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005fce:	3301      	adds	r3, #1
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	b25a      	sxtb	r2, r3
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8005fde:	e001      	b.n	8005fe4 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	637b      	str	r3, [r7, #52]	; 0x34
 8005fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f383 8811 	msr	BASEPRI, r3
}
 8005fee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3738      	adds	r7, #56	; 0x38
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
	...

08005ffc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08c      	sub	sp, #48	; 0x30
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006008:	2300      	movs	r3, #0
 800600a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10c      	bne.n	8006030 <xQueueReceive+0x34>
	__asm volatile
 8006016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800601a:	b672      	cpsid	i
 800601c:	f383 8811 	msr	BASEPRI, r3
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	b662      	cpsie	i
 800602a:	623b      	str	r3, [r7, #32]
}
 800602c:	bf00      	nop
 800602e:	e7fe      	b.n	800602e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d103      	bne.n	800603e <xQueueReceive+0x42>
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <xQueueReceive+0x46>
 800603e:	2301      	movs	r3, #1
 8006040:	e000      	b.n	8006044 <xQueueReceive+0x48>
 8006042:	2300      	movs	r3, #0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10c      	bne.n	8006062 <xQueueReceive+0x66>
	__asm volatile
 8006048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604c:	b672      	cpsid	i
 800604e:	f383 8811 	msr	BASEPRI, r3
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	b662      	cpsie	i
 800605c:	61fb      	str	r3, [r7, #28]
}
 800605e:	bf00      	nop
 8006060:	e7fe      	b.n	8006060 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006062:	f001 fae3 	bl	800762c <xTaskGetSchedulerState>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d102      	bne.n	8006072 <xQueueReceive+0x76>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <xQueueReceive+0x7a>
 8006072:	2301      	movs	r3, #1
 8006074:	e000      	b.n	8006078 <xQueueReceive+0x7c>
 8006076:	2300      	movs	r3, #0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10c      	bne.n	8006096 <xQueueReceive+0x9a>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006080:	b672      	cpsid	i
 8006082:	f383 8811 	msr	BASEPRI, r3
 8006086:	f3bf 8f6f 	isb	sy
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	b662      	cpsie	i
 8006090:	61bb      	str	r3, [r7, #24]
}
 8006092:	bf00      	nop
 8006094:	e7fe      	b.n	8006094 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006096:	f002 f919 	bl	80082cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800609a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d01f      	beq.n	80060e6 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80060a6:	68b9      	ldr	r1, [r7, #8]
 80060a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060aa:	f000 face 	bl	800664a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80060ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b0:	1e5a      	subs	r2, r3, #1
 80060b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00f      	beq.n	80060de <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c0:	3310      	adds	r3, #16
 80060c2:	4618      	mov	r0, r3
 80060c4:	f001 f8dc 	bl	8007280 <xTaskRemoveFromEventList>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d007      	beq.n	80060de <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80060ce:	4b3d      	ldr	r3, [pc, #244]	; (80061c4 <xQueueReceive+0x1c8>)
 80060d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80060de:	f002 f929 	bl	8008334 <vPortExitCritical>
				return pdPASS;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e069      	b.n	80061ba <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d103      	bne.n	80060f4 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060ec:	f002 f922 	bl	8008334 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80060f0:	2300      	movs	r3, #0
 80060f2:	e062      	b.n	80061ba <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d106      	bne.n	8006108 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060fa:	f107 0310 	add.w	r3, r7, #16
 80060fe:	4618      	mov	r0, r3
 8006100:	f001 f924 	bl	800734c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006104:	2301      	movs	r3, #1
 8006106:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006108:	f002 f914 	bl	8008334 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800610c:	f000 fe8a 	bl	8006e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006110:	f002 f8dc 	bl	80082cc <vPortEnterCritical>
 8006114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006116:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800611a:	b25b      	sxtb	r3, r3
 800611c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006120:	d103      	bne.n	800612a <xQueueReceive+0x12e>
 8006122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006124:	2200      	movs	r2, #0
 8006126:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800612a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006130:	b25b      	sxtb	r3, r3
 8006132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006136:	d103      	bne.n	8006140 <xQueueReceive+0x144>
 8006138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800613a:	2200      	movs	r2, #0
 800613c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006140:	f002 f8f8 	bl	8008334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006144:	1d3a      	adds	r2, r7, #4
 8006146:	f107 0310 	add.w	r3, r7, #16
 800614a:	4611      	mov	r1, r2
 800614c:	4618      	mov	r0, r3
 800614e:	f001 f913 	bl	8007378 <xTaskCheckForTimeOut>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d123      	bne.n	80061a0 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800615a:	f000 faee 	bl	800673a <prvIsQueueEmpty>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d017      	beq.n	8006194 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006166:	3324      	adds	r3, #36	; 0x24
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	4611      	mov	r1, r2
 800616c:	4618      	mov	r0, r3
 800616e:	f001 f833 	bl	80071d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006174:	f000 fa8f 	bl	8006696 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006178:	f000 fe62 	bl	8006e40 <xTaskResumeAll>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d189      	bne.n	8006096 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8006182:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <xQueueReceive+0x1c8>)
 8006184:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	e780      	b.n	8006096 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006194:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006196:	f000 fa7e 	bl	8006696 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800619a:	f000 fe51 	bl	8006e40 <xTaskResumeAll>
 800619e:	e77a      	b.n	8006096 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80061a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061a2:	f000 fa78 	bl	8006696 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061a6:	f000 fe4b 	bl	8006e40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061ac:	f000 fac5 	bl	800673a <prvIsQueueEmpty>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f43f af6f 	beq.w	8006096 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80061b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3730      	adds	r7, #48	; 0x30
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	e000ed04 	.word	0xe000ed04

080061c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08e      	sub	sp, #56	; 0x38
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80061d2:	2300      	movs	r3, #0
 80061d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80061da:	2300      	movs	r3, #0
 80061dc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80061de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10c      	bne.n	80061fe <xQueueSemaphoreTake+0x36>
	__asm volatile
 80061e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e8:	b672      	cpsid	i
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	b662      	cpsie	i
 80061f8:	623b      	str	r3, [r7, #32]
}
 80061fa:	bf00      	nop
 80061fc:	e7fe      	b.n	80061fc <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80061fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00c      	beq.n	8006220 <xQueueSemaphoreTake+0x58>
	__asm volatile
 8006206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620a:	b672      	cpsid	i
 800620c:	f383 8811 	msr	BASEPRI, r3
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	f3bf 8f4f 	dsb	sy
 8006218:	b662      	cpsie	i
 800621a:	61fb      	str	r3, [r7, #28]
}
 800621c:	bf00      	nop
 800621e:	e7fe      	b.n	800621e <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006220:	f001 fa04 	bl	800762c <xTaskGetSchedulerState>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d102      	bne.n	8006230 <xQueueSemaphoreTake+0x68>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d101      	bne.n	8006234 <xQueueSemaphoreTake+0x6c>
 8006230:	2301      	movs	r3, #1
 8006232:	e000      	b.n	8006236 <xQueueSemaphoreTake+0x6e>
 8006234:	2300      	movs	r3, #0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10c      	bne.n	8006254 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800623a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623e:	b672      	cpsid	i
 8006240:	f383 8811 	msr	BASEPRI, r3
 8006244:	f3bf 8f6f 	isb	sy
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	b662      	cpsie	i
 800624e:	61bb      	str	r3, [r7, #24]
}
 8006250:	bf00      	nop
 8006252:	e7fe      	b.n	8006252 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006254:	f002 f83a 	bl	80082cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	2b00      	cmp	r3, #0
 8006262:	d024      	beq.n	80062ae <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006266:	1e5a      	subs	r2, r3, #1
 8006268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d104      	bne.n	800627e <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006274:	f001 fb58 	bl	8007928 <pvTaskIncrementMutexHeldCount>
 8006278:	4602      	mov	r2, r0
 800627a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800627c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800627e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00f      	beq.n	80062a6 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006288:	3310      	adds	r3, #16
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fff8 	bl	8007280 <xTaskRemoveFromEventList>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d007      	beq.n	80062a6 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006296:	4b55      	ldr	r3, [pc, #340]	; (80063ec <xQueueSemaphoreTake+0x224>)
 8006298:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80062a6:	f002 f845 	bl	8008334 <vPortExitCritical>
				return pdPASS;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e099      	b.n	80063e2 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d113      	bne.n	80062dc <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00c      	beq.n	80062d4 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 80062ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062be:	b672      	cpsid	i
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	b662      	cpsie	i
 80062ce:	617b      	str	r3, [r7, #20]
}
 80062d0:	bf00      	nop
 80062d2:	e7fe      	b.n	80062d2 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80062d4:	f002 f82e 	bl	8008334 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80062d8:	2300      	movs	r3, #0
 80062da:	e082      	b.n	80063e2 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d106      	bne.n	80062f0 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062e2:	f107 030c 	add.w	r3, r7, #12
 80062e6:	4618      	mov	r0, r3
 80062e8:	f001 f830 	bl	800734c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062ec:	2301      	movs	r3, #1
 80062ee:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062f0:	f002 f820 	bl	8008334 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062f4:	f000 fd96 	bl	8006e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062f8:	f001 ffe8 	bl	80082cc <vPortEnterCritical>
 80062fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006302:	b25b      	sxtb	r3, r3
 8006304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006308:	d103      	bne.n	8006312 <xQueueSemaphoreTake+0x14a>
 800630a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006314:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006318:	b25b      	sxtb	r3, r3
 800631a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800631e:	d103      	bne.n	8006328 <xQueueSemaphoreTake+0x160>
 8006320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006328:	f002 f804 	bl	8008334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800632c:	463a      	mov	r2, r7
 800632e:	f107 030c 	add.w	r3, r7, #12
 8006332:	4611      	mov	r1, r2
 8006334:	4618      	mov	r0, r3
 8006336:	f001 f81f 	bl	8007378 <xTaskCheckForTimeOut>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d132      	bne.n	80063a6 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006340:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006342:	f000 f9fa 	bl	800673a <prvIsQueueEmpty>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d026      	beq.n	800639a <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800634c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d109      	bne.n	8006368 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 8006354:	f001 ffba 	bl	80082cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	4618      	mov	r0, r3
 800635e:	f001 f983 	bl	8007668 <xTaskPriorityInherit>
 8006362:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006364:	f001 ffe6 	bl	8008334 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800636a:	3324      	adds	r3, #36	; 0x24
 800636c:	683a      	ldr	r2, [r7, #0]
 800636e:	4611      	mov	r1, r2
 8006370:	4618      	mov	r0, r3
 8006372:	f000 ff31 	bl	80071d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006376:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006378:	f000 f98d 	bl	8006696 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800637c:	f000 fd60 	bl	8006e40 <xTaskResumeAll>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	f47f af66 	bne.w	8006254 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8006388:	4b18      	ldr	r3, [pc, #96]	; (80063ec <xQueueSemaphoreTake+0x224>)
 800638a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800638e:	601a      	str	r2, [r3, #0]
 8006390:	f3bf 8f4f 	dsb	sy
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	e75c      	b.n	8006254 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800639a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800639c:	f000 f97b 	bl	8006696 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063a0:	f000 fd4e 	bl	8006e40 <xTaskResumeAll>
 80063a4:	e756      	b.n	8006254 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80063a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063a8:	f000 f975 	bl	8006696 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063ac:	f000 fd48 	bl	8006e40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063b2:	f000 f9c2 	bl	800673a <prvIsQueueEmpty>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f43f af4b 	beq.w	8006254 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80063be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00d      	beq.n	80063e0 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 80063c4:	f001 ff82 	bl	80082cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80063c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063ca:	f000 f8bc 	bl	8006546 <prvGetDisinheritPriorityAfterTimeout>
 80063ce:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80063d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063d6:	4618      	mov	r0, r3
 80063d8:	f001 fa20 	bl	800781c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80063dc:	f001 ffaa 	bl	8008334 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3738      	adds	r7, #56	; 0x38
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	e000ed04 	.word	0xe000ed04

080063f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b08e      	sub	sp, #56	; 0x38
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10c      	bne.n	8006420 <xQueueReceiveFromISR+0x30>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640a:	b672      	cpsid	i
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	b662      	cpsie	i
 800641a:	623b      	str	r3, [r7, #32]
}
 800641c:	bf00      	nop
 800641e:	e7fe      	b.n	800641e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d103      	bne.n	800642e <xQueueReceiveFromISR+0x3e>
 8006426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <xQueueReceiveFromISR+0x42>
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <xQueueReceiveFromISR+0x44>
 8006432:	2300      	movs	r3, #0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d10c      	bne.n	8006452 <xQueueReceiveFromISR+0x62>
	__asm volatile
 8006438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643c:	b672      	cpsid	i
 800643e:	f383 8811 	msr	BASEPRI, r3
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	f3bf 8f4f 	dsb	sy
 800644a:	b662      	cpsie	i
 800644c:	61fb      	str	r3, [r7, #28]
}
 800644e:	bf00      	nop
 8006450:	e7fe      	b.n	8006450 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006452:	f002 f823 	bl	800849c <vPortValidateInterruptPriority>
	__asm volatile
 8006456:	f3ef 8211 	mrs	r2, BASEPRI
 800645a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800645e:	b672      	cpsid	i
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	b662      	cpsie	i
 800646e:	61ba      	str	r2, [r7, #24]
 8006470:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006472:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006474:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800647c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647e:	2b00      	cmp	r3, #0
 8006480:	d02f      	beq.n	80064e2 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800648c:	68b9      	ldr	r1, [r7, #8]
 800648e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006490:	f000 f8db 	bl	800664a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006496:	1e5a      	subs	r2, r3, #1
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800649c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80064a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064a4:	d112      	bne.n	80064cc <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d016      	beq.n	80064dc <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b0:	3310      	adds	r3, #16
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fee4 	bl	8007280 <xTaskRemoveFromEventList>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00e      	beq.n	80064dc <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00b      	beq.n	80064dc <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	e007      	b.n	80064dc <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80064cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064d0:	3301      	adds	r3, #1
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	b25a      	sxtb	r2, r3
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80064dc:	2301      	movs	r3, #1
 80064de:	637b      	str	r3, [r7, #52]	; 0x34
 80064e0:	e001      	b.n	80064e6 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 80064e2:	2300      	movs	r3, #0
 80064e4:	637b      	str	r3, [r7, #52]	; 0x34
 80064e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	f383 8811 	msr	BASEPRI, r3
}
 80064f0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3738      	adds	r7, #56	; 0x38
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10c      	bne.n	8006528 <vQueueDelete+0x2c>
	__asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006512:	b672      	cpsid	i
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	b662      	cpsie	i
 8006522:	60bb      	str	r3, [r7, #8]
}
 8006524:	bf00      	nop
 8006526:	e7fe      	b.n	8006526 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 f95f 	bl	80067ec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006534:	2b00      	cmp	r3, #0
 8006536:	d102      	bne.n	800653e <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f002 f8bd 	bl	80086b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800653e:	bf00      	nop
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006546:	b480      	push	{r7}
 8006548:	b085      	sub	sp, #20
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006552:	2b00      	cmp	r3, #0
 8006554:	d006      	beq.n	8006564 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006560:	60fb      	str	r3, [r7, #12]
 8006562:	e001      	b.n	8006568 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006568:	68fb      	ldr	r3, [r7, #12]
	}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr

08006576 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b086      	sub	sp, #24
 800657a:	af00      	add	r7, sp, #0
 800657c:	60f8      	str	r0, [r7, #12]
 800657e:	60b9      	str	r1, [r7, #8]
 8006580:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006582:	2300      	movs	r3, #0
 8006584:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10d      	bne.n	80065b0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d14d      	bne.n	8006638 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f001 f8c9 	bl	8007738 <xTaskPriorityDisinherit>
 80065a6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	609a      	str	r2, [r3, #8]
 80065ae:	e043      	b.n	8006638 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d119      	bne.n	80065ea <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6858      	ldr	r0, [r3, #4]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065be:	461a      	mov	r2, r3
 80065c0:	68b9      	ldr	r1, [r7, #8]
 80065c2:	f002 f9cd 	bl	8008960 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	441a      	add	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d32b      	bcc.n	8006638 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	605a      	str	r2, [r3, #4]
 80065e8:	e026      	b.n	8006638 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	68d8      	ldr	r0, [r3, #12]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f2:	461a      	mov	r2, r3
 80065f4:	68b9      	ldr	r1, [r7, #8]
 80065f6:	f002 f9b3 	bl	8008960 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	425b      	negs	r3, r3
 8006604:	441a      	add	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	68da      	ldr	r2, [r3, #12]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d207      	bcs.n	8006626 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	425b      	negs	r3, r3
 8006620:	441a      	add	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b02      	cmp	r3, #2
 800662a:	d105      	bne.n	8006638 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d002      	beq.n	8006638 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	3b01      	subs	r3, #1
 8006636:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1c5a      	adds	r2, r3, #1
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006640:	697b      	ldr	r3, [r7, #20]
}
 8006642:	4618      	mov	r0, r3
 8006644:	3718      	adds	r7, #24
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800664a:	b580      	push	{r7, lr}
 800664c:	b082      	sub	sp, #8
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d018      	beq.n	800668e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68da      	ldr	r2, [r3, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	441a      	add	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	429a      	cmp	r2, r3
 8006674:	d303      	bcc.n	800667e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68d9      	ldr	r1, [r3, #12]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006686:	461a      	mov	r2, r3
 8006688:	6838      	ldr	r0, [r7, #0]
 800668a:	f002 f969 	bl	8008960 <memcpy>
	}
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800669e:	f001 fe15 	bl	80082cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066a8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066aa:	e011      	b.n	80066d0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d012      	beq.n	80066da <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	3324      	adds	r3, #36	; 0x24
 80066b8:	4618      	mov	r0, r3
 80066ba:	f000 fde1 	bl	8007280 <xTaskRemoveFromEventList>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d001      	beq.n	80066c8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066c4:	f000 febe 	bl	8007444 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	dce9      	bgt.n	80066ac <prvUnlockQueue+0x16>
 80066d8:	e000      	b.n	80066dc <prvUnlockQueue+0x46>
					break;
 80066da:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	22ff      	movs	r2, #255	; 0xff
 80066e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80066e4:	f001 fe26 	bl	8008334 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066e8:	f001 fdf0 	bl	80082cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066f2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066f4:	e011      	b.n	800671a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d012      	beq.n	8006724 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3310      	adds	r3, #16
 8006702:	4618      	mov	r0, r3
 8006704:	f000 fdbc 	bl	8007280 <xTaskRemoveFromEventList>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800670e:	f000 fe99 	bl	8007444 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006712:	7bbb      	ldrb	r3, [r7, #14]
 8006714:	3b01      	subs	r3, #1
 8006716:	b2db      	uxtb	r3, r3
 8006718:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800671a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800671e:	2b00      	cmp	r3, #0
 8006720:	dce9      	bgt.n	80066f6 <prvUnlockQueue+0x60>
 8006722:	e000      	b.n	8006726 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006724:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	22ff      	movs	r2, #255	; 0xff
 800672a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800672e:	f001 fe01 	bl	8008334 <vPortExitCritical>
}
 8006732:	bf00      	nop
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006742:	f001 fdc3 	bl	80082cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674a:	2b00      	cmp	r3, #0
 800674c:	d102      	bne.n	8006754 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800674e:	2301      	movs	r3, #1
 8006750:	60fb      	str	r3, [r7, #12]
 8006752:	e001      	b.n	8006758 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006754:	2300      	movs	r3, #0
 8006756:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006758:	f001 fdec 	bl	8008334 <vPortExitCritical>

	return xReturn;
 800675c:	68fb      	ldr	r3, [r7, #12]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}

08006766 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006766:	b580      	push	{r7, lr}
 8006768:	b084      	sub	sp, #16
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800676e:	f001 fdad 	bl	80082cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677a:	429a      	cmp	r2, r3
 800677c:	d102      	bne.n	8006784 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800677e:	2301      	movs	r3, #1
 8006780:	60fb      	str	r3, [r7, #12]
 8006782:	e001      	b.n	8006788 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006784:	2300      	movs	r3, #0
 8006786:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006788:	f001 fdd4 	bl	8008334 <vPortExitCritical>

	return xReturn;
 800678c:	68fb      	ldr	r3, [r7, #12]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067a2:	2300      	movs	r3, #0
 80067a4:	60fb      	str	r3, [r7, #12]
 80067a6:	e014      	b.n	80067d2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80067a8:	4a0f      	ldr	r2, [pc, #60]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10b      	bne.n	80067cc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80067b4:	490c      	ldr	r1, [pc, #48]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80067be:	4a0a      	ldr	r2, [pc, #40]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	4413      	add	r3, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80067ca:	e006      	b.n	80067da <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3301      	adds	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b07      	cmp	r3, #7
 80067d6:	d9e7      	bls.n	80067a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80067d8:	bf00      	nop
 80067da:	bf00      	nop
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	20004f18 	.word	0x20004f18

080067ec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]
 80067f8:	e016      	b.n	8006828 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80067fa:	4a10      	ldr	r2, [pc, #64]	; (800683c <vQueueUnregisterQueue+0x50>)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	4413      	add	r3, r2
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	429a      	cmp	r2, r3
 8006808:	d10b      	bne.n	8006822 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800680a:	4a0c      	ldr	r2, [pc, #48]	; (800683c <vQueueUnregisterQueue+0x50>)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2100      	movs	r1, #0
 8006810:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006814:	4a09      	ldr	r2, [pc, #36]	; (800683c <vQueueUnregisterQueue+0x50>)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	4413      	add	r3, r2
 800681c:	2200      	movs	r2, #0
 800681e:	605a      	str	r2, [r3, #4]
				break;
 8006820:	e006      	b.n	8006830 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	3301      	adds	r3, #1
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2b07      	cmp	r3, #7
 800682c:	d9e5      	bls.n	80067fa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800682e:	bf00      	nop
 8006830:	bf00      	nop
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr
 800683c:	20004f18 	.word	0x20004f18

08006840 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006850:	f001 fd3c 	bl	80082cc <vPortEnterCritical>
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800685a:	b25b      	sxtb	r3, r3
 800685c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006860:	d103      	bne.n	800686a <vQueueWaitForMessageRestricted+0x2a>
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006870:	b25b      	sxtb	r3, r3
 8006872:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006876:	d103      	bne.n	8006880 <vQueueWaitForMessageRestricted+0x40>
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006880:	f001 fd58 	bl	8008334 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006888:	2b00      	cmp	r3, #0
 800688a:	d106      	bne.n	800689a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	3324      	adds	r3, #36	; 0x24
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	68b9      	ldr	r1, [r7, #8]
 8006894:	4618      	mov	r0, r3
 8006896:	f000 fcc5 	bl	8007224 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800689a:	6978      	ldr	r0, [r7, #20]
 800689c:	f7ff fefb 	bl	8006696 <prvUnlockQueue>
	}
 80068a0:	bf00      	nop
 80068a2:	3718      	adds	r7, #24
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08e      	sub	sp, #56	; 0x38
 80068ac:	af04      	add	r7, sp, #16
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
 80068b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80068b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10c      	bne.n	80068d6 <xTaskCreateStatic+0x2e>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c0:	b672      	cpsid	i
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	b662      	cpsie	i
 80068d0:	623b      	str	r3, [r7, #32]
}
 80068d2:	bf00      	nop
 80068d4:	e7fe      	b.n	80068d4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80068d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d10c      	bne.n	80068f6 <xTaskCreateStatic+0x4e>
	__asm volatile
 80068dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e0:	b672      	cpsid	i
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	b662      	cpsie	i
 80068f0:	61fb      	str	r3, [r7, #28]
}
 80068f2:	bf00      	nop
 80068f4:	e7fe      	b.n	80068f4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80068f6:	235c      	movs	r3, #92	; 0x5c
 80068f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	2b5c      	cmp	r3, #92	; 0x5c
 80068fe:	d00c      	beq.n	800691a <xTaskCreateStatic+0x72>
	__asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006904:	b672      	cpsid	i
 8006906:	f383 8811 	msr	BASEPRI, r3
 800690a:	f3bf 8f6f 	isb	sy
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	b662      	cpsie	i
 8006914:	61bb      	str	r3, [r7, #24]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800691a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800691c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800691e:	2b00      	cmp	r3, #0
 8006920:	d01e      	beq.n	8006960 <xTaskCreateStatic+0xb8>
 8006922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006924:	2b00      	cmp	r3, #0
 8006926:	d01b      	beq.n	8006960 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800692c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006930:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	2202      	movs	r2, #2
 8006936:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800693a:	2300      	movs	r3, #0
 800693c:	9303      	str	r3, [sp, #12]
 800693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006940:	9302      	str	r3, [sp, #8]
 8006942:	f107 0314 	add.w	r3, r7, #20
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	68b9      	ldr	r1, [r7, #8]
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 f850 	bl	80069f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006958:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800695a:	f000 f8df 	bl	8006b1c <prvAddNewTaskToReadyList>
 800695e:	e001      	b.n	8006964 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006964:	697b      	ldr	r3, [r7, #20]
	}
 8006966:	4618      	mov	r0, r3
 8006968:	3728      	adds	r7, #40	; 0x28
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800696e:	b580      	push	{r7, lr}
 8006970:	b08c      	sub	sp, #48	; 0x30
 8006972:	af04      	add	r7, sp, #16
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	603b      	str	r3, [r7, #0]
 800697a:	4613      	mov	r3, r2
 800697c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800697e:	88fb      	ldrh	r3, [r7, #6]
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4618      	mov	r0, r3
 8006984:	f001 fdce 	bl	8008524 <pvPortMalloc>
 8006988:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00e      	beq.n	80069ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006990:	205c      	movs	r0, #92	; 0x5c
 8006992:	f001 fdc7 	bl	8008524 <pvPortMalloc>
 8006996:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	631a      	str	r2, [r3, #48]	; 0x30
 80069a4:	e005      	b.n	80069b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80069a6:	6978      	ldr	r0, [r7, #20]
 80069a8:	f001 fe86 	bl	80086b8 <vPortFree>
 80069ac:	e001      	b.n	80069b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d017      	beq.n	80069e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80069c0:	88fa      	ldrh	r2, [r7, #6]
 80069c2:	2300      	movs	r3, #0
 80069c4:	9303      	str	r3, [sp, #12]
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	9302      	str	r3, [sp, #8]
 80069ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069cc:	9301      	str	r3, [sp, #4]
 80069ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d0:	9300      	str	r3, [sp, #0]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68b9      	ldr	r1, [r7, #8]
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 f80e 	bl	80069f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069dc:	69f8      	ldr	r0, [r7, #28]
 80069de:	f000 f89d 	bl	8006b1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069e2:	2301      	movs	r3, #1
 80069e4:	61bb      	str	r3, [r7, #24]
 80069e6:	e002      	b.n	80069ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069ee:	69bb      	ldr	r3, [r7, #24]
	}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3720      	adds	r7, #32
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b088      	sub	sp, #32
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]
 8006a04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	461a      	mov	r2, r3
 8006a10:	21a5      	movs	r1, #165	; 0xa5
 8006a12:	f001 ffb3 	bl	800897c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a1a:	6879      	ldr	r1, [r7, #4]
 8006a1c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8006a20:	440b      	add	r3, r1
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	f023 0307 	bic.w	r3, r3, #7
 8006a2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00c      	beq.n	8006a54 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8006a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3e:	b672      	cpsid	i
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	b662      	cpsie	i
 8006a4e:	617b      	str	r3, [r7, #20]
}
 8006a50:	bf00      	nop
 8006a52:	e7fe      	b.n	8006a52 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d01f      	beq.n	8006a9a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	61fb      	str	r3, [r7, #28]
 8006a5e:	e012      	b.n	8006a86 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a60:	68ba      	ldr	r2, [r7, #8]
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	4413      	add	r3, r2
 8006a66:	7819      	ldrb	r1, [r3, #0]
 8006a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	3334      	adds	r3, #52	; 0x34
 8006a70:	460a      	mov	r2, r1
 8006a72:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	4413      	add	r3, r2
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d006      	beq.n	8006a8e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	3301      	adds	r3, #1
 8006a84:	61fb      	str	r3, [r7, #28]
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	2b0f      	cmp	r3, #15
 8006a8a:	d9e9      	bls.n	8006a60 <prvInitialiseNewTask+0x68>
 8006a8c:	e000      	b.n	8006a90 <prvInitialiseNewTask+0x98>
			{
				break;
 8006a8e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a98:	e003      	b.n	8006aa2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa4:	2b37      	cmp	r3, #55	; 0x37
 8006aa6:	d901      	bls.n	8006aac <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006aa8:	2337      	movs	r3, #55	; 0x37
 8006aaa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ab0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ab6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aba:	2200      	movs	r2, #0
 8006abc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7fe fd4c 	bl	8005560 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	3318      	adds	r3, #24
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7fe fd47 	bl	8005560 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ad6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ada:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	2200      	movs	r2, #0
 8006aec:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	68f9      	ldr	r1, [r7, #12]
 8006afa:	69b8      	ldr	r0, [r7, #24]
 8006afc:	f001 fad8 	bl	80080b0 <pxPortInitialiseStack>
 8006b00:	4602      	mov	r2, r0
 8006b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b12:	bf00      	nop
 8006b14:	3720      	adds	r7, #32
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
	...

08006b1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b24:	f001 fbd2 	bl	80082cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b28:	4b2d      	ldr	r3, [pc, #180]	; (8006be0 <prvAddNewTaskToReadyList+0xc4>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	4a2c      	ldr	r2, [pc, #176]	; (8006be0 <prvAddNewTaskToReadyList+0xc4>)
 8006b30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b32:	4b2c      	ldr	r3, [pc, #176]	; (8006be4 <prvAddNewTaskToReadyList+0xc8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d109      	bne.n	8006b4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b3a:	4a2a      	ldr	r2, [pc, #168]	; (8006be4 <prvAddNewTaskToReadyList+0xc8>)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b40:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <prvAddNewTaskToReadyList+0xc4>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d110      	bne.n	8006b6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b48:	f000 fca0 	bl	800748c <prvInitialiseTaskLists>
 8006b4c:	e00d      	b.n	8006b6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b4e:	4b26      	ldr	r3, [pc, #152]	; (8006be8 <prvAddNewTaskToReadyList+0xcc>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d109      	bne.n	8006b6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b56:	4b23      	ldr	r3, [pc, #140]	; (8006be4 <prvAddNewTaskToReadyList+0xc8>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d802      	bhi.n	8006b6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b64:	4a1f      	ldr	r2, [pc, #124]	; (8006be4 <prvAddNewTaskToReadyList+0xc8>)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b6a:	4b20      	ldr	r3, [pc, #128]	; (8006bec <prvAddNewTaskToReadyList+0xd0>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3301      	adds	r3, #1
 8006b70:	4a1e      	ldr	r2, [pc, #120]	; (8006bec <prvAddNewTaskToReadyList+0xd0>)
 8006b72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b74:	4b1d      	ldr	r3, [pc, #116]	; (8006bec <prvAddNewTaskToReadyList+0xd0>)
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b80:	4b1b      	ldr	r3, [pc, #108]	; (8006bf0 <prvAddNewTaskToReadyList+0xd4>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d903      	bls.n	8006b90 <prvAddNewTaskToReadyList+0x74>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8c:	4a18      	ldr	r2, [pc, #96]	; (8006bf0 <prvAddNewTaskToReadyList+0xd4>)
 8006b8e:	6013      	str	r3, [r2, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b94:	4613      	mov	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4a15      	ldr	r2, [pc, #84]	; (8006bf4 <prvAddNewTaskToReadyList+0xd8>)
 8006b9e:	441a      	add	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	4610      	mov	r0, r2
 8006ba8:	f7fe fce7 	bl	800557a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006bac:	f001 fbc2 	bl	8008334 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006bb0:	4b0d      	ldr	r3, [pc, #52]	; (8006be8 <prvAddNewTaskToReadyList+0xcc>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00e      	beq.n	8006bd6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	; (8006be4 <prvAddNewTaskToReadyList+0xc8>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d207      	bcs.n	8006bd6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006bc6:	4b0c      	ldr	r3, [pc, #48]	; (8006bf8 <prvAddNewTaskToReadyList+0xdc>)
 8006bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bcc:	601a      	str	r2, [r3, #0]
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bd6:	bf00      	nop
 8006bd8:	3708      	adds	r7, #8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	20000c30 	.word	0x20000c30
 8006be4:	2000075c 	.word	0x2000075c
 8006be8:	20000c3c 	.word	0x20000c3c
 8006bec:	20000c4c 	.word	0x20000c4c
 8006bf0:	20000c38 	.word	0x20000c38
 8006bf4:	20000760 	.word	0x20000760
 8006bf8:	e000ed04 	.word	0xe000ed04

08006bfc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006c04:	f001 fb62 	bl	80082cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d102      	bne.n	8006c14 <vTaskDelete+0x18>
 8006c0e:	4b2d      	ldr	r3, [pc, #180]	; (8006cc4 <vTaskDelete+0xc8>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	e000      	b.n	8006c16 <vTaskDelete+0x1a>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	3304      	adds	r3, #4
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fe fd09 	bl	8005634 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d004      	beq.n	8006c34 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3318      	adds	r3, #24
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fe fd00 	bl	8005634 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006c34:	4b24      	ldr	r3, [pc, #144]	; (8006cc8 <vTaskDelete+0xcc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	4a23      	ldr	r2, [pc, #140]	; (8006cc8 <vTaskDelete+0xcc>)
 8006c3c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006c3e:	4b21      	ldr	r3, [pc, #132]	; (8006cc4 <vTaskDelete+0xc8>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d10b      	bne.n	8006c60 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	481f      	ldr	r0, [pc, #124]	; (8006ccc <vTaskDelete+0xd0>)
 8006c50:	f7fe fc93 	bl	800557a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006c54:	4b1e      	ldr	r3, [pc, #120]	; (8006cd0 <vTaskDelete+0xd4>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	4a1d      	ldr	r2, [pc, #116]	; (8006cd0 <vTaskDelete+0xd4>)
 8006c5c:	6013      	str	r3, [r2, #0]
 8006c5e:	e009      	b.n	8006c74 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006c60:	4b1c      	ldr	r3, [pc, #112]	; (8006cd4 <vTaskDelete+0xd8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3b01      	subs	r3, #1
 8006c66:	4a1b      	ldr	r2, [pc, #108]	; (8006cd4 <vTaskDelete+0xd8>)
 8006c68:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 fc7c 	bl	8007568 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006c70:	f000 fcac 	bl	80075cc <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8006c74:	f001 fb5e 	bl	8008334 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006c78:	4b17      	ldr	r3, [pc, #92]	; (8006cd8 <vTaskDelete+0xdc>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01d      	beq.n	8006cbc <vTaskDelete+0xc0>
		{
			if( pxTCB == pxCurrentTCB )
 8006c80:	4b10      	ldr	r3, [pc, #64]	; (8006cc4 <vTaskDelete+0xc8>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d118      	bne.n	8006cbc <vTaskDelete+0xc0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006c8a:	4b14      	ldr	r3, [pc, #80]	; (8006cdc <vTaskDelete+0xe0>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00c      	beq.n	8006cac <vTaskDelete+0xb0>
	__asm volatile
 8006c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c96:	b672      	cpsid	i
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	b662      	cpsie	i
 8006ca6:	60bb      	str	r3, [r7, #8]
}
 8006ca8:	bf00      	nop
 8006caa:	e7fe      	b.n	8006caa <vTaskDelete+0xae>
				portYIELD_WITHIN_API();
 8006cac:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <vTaskDelete+0xe4>)
 8006cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006cbc:	bf00      	nop
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	2000075c 	.word	0x2000075c
 8006cc8:	20000c4c 	.word	0x20000c4c
 8006ccc:	20000c04 	.word	0x20000c04
 8006cd0:	20000c18 	.word	0x20000c18
 8006cd4:	20000c30 	.word	0x20000c30
 8006cd8:	20000c3c 	.word	0x20000c3c
 8006cdc:	20000c58 	.word	0x20000c58
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006cec:	2300      	movs	r3, #0
 8006cee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d019      	beq.n	8006d2a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cf6:	4b14      	ldr	r3, [pc, #80]	; (8006d48 <vTaskDelay+0x64>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00c      	beq.n	8006d18 <vTaskDelay+0x34>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d02:	b672      	cpsid	i
 8006d04:	f383 8811 	msr	BASEPRI, r3
 8006d08:	f3bf 8f6f 	isb	sy
 8006d0c:	f3bf 8f4f 	dsb	sy
 8006d10:	b662      	cpsie	i
 8006d12:	60bb      	str	r3, [r7, #8]
}
 8006d14:	bf00      	nop
 8006d16:	e7fe      	b.n	8006d16 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8006d18:	f000 f884 	bl	8006e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fe16 	bl	8007950 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d24:	f000 f88c 	bl	8006e40 <xTaskResumeAll>
 8006d28:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d107      	bne.n	8006d40 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8006d30:	4b06      	ldr	r3, [pc, #24]	; (8006d4c <vTaskDelay+0x68>)
 8006d32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	f3bf 8f4f 	dsb	sy
 8006d3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d40:	bf00      	nop
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	20000c58 	.word	0x20000c58
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08a      	sub	sp, #40	; 0x28
 8006d54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d5e:	463a      	mov	r2, r7
 8006d60:	1d39      	adds	r1, r7, #4
 8006d62:	f107 0308 	add.w	r3, r7, #8
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7fe fba6 	bl	80054b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d6c:	6839      	ldr	r1, [r7, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	9202      	str	r2, [sp, #8]
 8006d74:	9301      	str	r3, [sp, #4]
 8006d76:	2300      	movs	r3, #0
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	460a      	mov	r2, r1
 8006d7e:	4923      	ldr	r1, [pc, #140]	; (8006e0c <vTaskStartScheduler+0xbc>)
 8006d80:	4823      	ldr	r0, [pc, #140]	; (8006e10 <vTaskStartScheduler+0xc0>)
 8006d82:	f7ff fd91 	bl	80068a8 <xTaskCreateStatic>
 8006d86:	4603      	mov	r3, r0
 8006d88:	4a22      	ldr	r2, [pc, #136]	; (8006e14 <vTaskStartScheduler+0xc4>)
 8006d8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d8c:	4b21      	ldr	r3, [pc, #132]	; (8006e14 <vTaskStartScheduler+0xc4>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d94:	2301      	movs	r3, #1
 8006d96:	617b      	str	r3, [r7, #20]
 8006d98:	e001      	b.n	8006d9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d102      	bne.n	8006daa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006da4:	f000 fe28 	bl	80079f8 <xTimerCreateTimerTask>
 8006da8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d118      	bne.n	8006de2 <vTaskStartScheduler+0x92>
	__asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db4:	b672      	cpsid	i
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	b662      	cpsie	i
 8006dc4:	613b      	str	r3, [r7, #16]
}
 8006dc6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dc8:	4b13      	ldr	r3, [pc, #76]	; (8006e18 <vTaskStartScheduler+0xc8>)
 8006dca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006dce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dd0:	4b12      	ldr	r3, [pc, #72]	; (8006e1c <vTaskStartScheduler+0xcc>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dd6:	4b12      	ldr	r3, [pc, #72]	; (8006e20 <vTaskStartScheduler+0xd0>)
 8006dd8:	2200      	movs	r2, #0
 8006dda:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ddc:	f001 f9f8 	bl	80081d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006de0:	e010      	b.n	8006e04 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006de8:	d10c      	bne.n	8006e04 <vTaskStartScheduler+0xb4>
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	b672      	cpsid	i
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	b662      	cpsie	i
 8006dfe:	60fb      	str	r3, [r7, #12]
}
 8006e00:	bf00      	nop
 8006e02:	e7fe      	b.n	8006e02 <vTaskStartScheduler+0xb2>
}
 8006e04:	bf00      	nop
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	08009d2c 	.word	0x08009d2c
 8006e10:	0800745d 	.word	0x0800745d
 8006e14:	20000c54 	.word	0x20000c54
 8006e18:	20000c50 	.word	0x20000c50
 8006e1c:	20000c3c 	.word	0x20000c3c
 8006e20:	20000c34 	.word	0x20000c34

08006e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006e28:	4b04      	ldr	r3, [pc, #16]	; (8006e3c <vTaskSuspendAll+0x18>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	4a03      	ldr	r2, [pc, #12]	; (8006e3c <vTaskSuspendAll+0x18>)
 8006e30:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006e32:	bf00      	nop
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	20000c58 	.word	0x20000c58

08006e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e4e:	4b43      	ldr	r3, [pc, #268]	; (8006f5c <xTaskResumeAll+0x11c>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10c      	bne.n	8006e70 <xTaskResumeAll+0x30>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5a:	b672      	cpsid	i
 8006e5c:	f383 8811 	msr	BASEPRI, r3
 8006e60:	f3bf 8f6f 	isb	sy
 8006e64:	f3bf 8f4f 	dsb	sy
 8006e68:	b662      	cpsie	i
 8006e6a:	603b      	str	r3, [r7, #0]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e70:	f001 fa2c 	bl	80082cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e74:	4b39      	ldr	r3, [pc, #228]	; (8006f5c <xTaskResumeAll+0x11c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	4a38      	ldr	r2, [pc, #224]	; (8006f5c <xTaskResumeAll+0x11c>)
 8006e7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e7e:	4b37      	ldr	r3, [pc, #220]	; (8006f5c <xTaskResumeAll+0x11c>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d162      	bne.n	8006f4c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e86:	4b36      	ldr	r3, [pc, #216]	; (8006f60 <xTaskResumeAll+0x120>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d05e      	beq.n	8006f4c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e8e:	e02f      	b.n	8006ef0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e90:	4b34      	ldr	r3, [pc, #208]	; (8006f64 <xTaskResumeAll+0x124>)
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	3318      	adds	r3, #24
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7fe fbc9 	bl	8005634 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7fe fbc4 	bl	8005634 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb0:	4b2d      	ldr	r3, [pc, #180]	; (8006f68 <xTaskResumeAll+0x128>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d903      	bls.n	8006ec0 <xTaskResumeAll+0x80>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ebc:	4a2a      	ldr	r2, [pc, #168]	; (8006f68 <xTaskResumeAll+0x128>)
 8006ebe:	6013      	str	r3, [r2, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4413      	add	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4a27      	ldr	r2, [pc, #156]	; (8006f6c <xTaskResumeAll+0x12c>)
 8006ece:	441a      	add	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	f7fe fb4f 	bl	800557a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee0:	4b23      	ldr	r3, [pc, #140]	; (8006f70 <xTaskResumeAll+0x130>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d302      	bcc.n	8006ef0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8006eea:	4b22      	ldr	r3, [pc, #136]	; (8006f74 <xTaskResumeAll+0x134>)
 8006eec:	2201      	movs	r2, #1
 8006eee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ef0:	4b1c      	ldr	r3, [pc, #112]	; (8006f64 <xTaskResumeAll+0x124>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1cb      	bne.n	8006e90 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006efe:	f000 fb65 	bl	80075cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006f02:	4b1d      	ldr	r3, [pc, #116]	; (8006f78 <xTaskResumeAll+0x138>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d010      	beq.n	8006f30 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f0e:	f000 f847 	bl	8006fa0 <xTaskIncrementTick>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8006f18:	4b16      	ldr	r3, [pc, #88]	; (8006f74 <xTaskResumeAll+0x134>)
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3b01      	subs	r3, #1
 8006f22:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1f1      	bne.n	8006f0e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8006f2a:	4b13      	ldr	r3, [pc, #76]	; (8006f78 <xTaskResumeAll+0x138>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f30:	4b10      	ldr	r3, [pc, #64]	; (8006f74 <xTaskResumeAll+0x134>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d009      	beq.n	8006f4c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f3c:	4b0f      	ldr	r3, [pc, #60]	; (8006f7c <xTaskResumeAll+0x13c>)
 8006f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f4c:	f001 f9f2 	bl	8008334 <vPortExitCritical>

	return xAlreadyYielded;
 8006f50:	68bb      	ldr	r3, [r7, #8]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000c58 	.word	0x20000c58
 8006f60:	20000c30 	.word	0x20000c30
 8006f64:	20000bf0 	.word	0x20000bf0
 8006f68:	20000c38 	.word	0x20000c38
 8006f6c:	20000760 	.word	0x20000760
 8006f70:	2000075c 	.word	0x2000075c
 8006f74:	20000c44 	.word	0x20000c44
 8006f78:	20000c40 	.word	0x20000c40
 8006f7c:	e000ed04 	.word	0xe000ed04

08006f80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f86:	4b05      	ldr	r3, [pc, #20]	; (8006f9c <xTaskGetTickCount+0x1c>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f8c:	687b      	ldr	r3, [r7, #4]
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	20000c34 	.word	0x20000c34

08006fa0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006faa:	4b50      	ldr	r3, [pc, #320]	; (80070ec <xTaskIncrementTick+0x14c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f040 808b 	bne.w	80070ca <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fb4:	4b4e      	ldr	r3, [pc, #312]	; (80070f0 <xTaskIncrementTick+0x150>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fbc:	4a4c      	ldr	r2, [pc, #304]	; (80070f0 <xTaskIncrementTick+0x150>)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d122      	bne.n	800700e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fc8:	4b4a      	ldr	r3, [pc, #296]	; (80070f4 <xTaskIncrementTick+0x154>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00c      	beq.n	8006fec <xTaskIncrementTick+0x4c>
	__asm volatile
 8006fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd6:	b672      	cpsid	i
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	b662      	cpsie	i
 8006fe6:	603b      	str	r3, [r7, #0]
}
 8006fe8:	bf00      	nop
 8006fea:	e7fe      	b.n	8006fea <xTaskIncrementTick+0x4a>
 8006fec:	4b41      	ldr	r3, [pc, #260]	; (80070f4 <xTaskIncrementTick+0x154>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	4b41      	ldr	r3, [pc, #260]	; (80070f8 <xTaskIncrementTick+0x158>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a3f      	ldr	r2, [pc, #252]	; (80070f4 <xTaskIncrementTick+0x154>)
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	4a3f      	ldr	r2, [pc, #252]	; (80070f8 <xTaskIncrementTick+0x158>)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	4b3e      	ldr	r3, [pc, #248]	; (80070fc <xTaskIncrementTick+0x15c>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3301      	adds	r3, #1
 8007006:	4a3d      	ldr	r2, [pc, #244]	; (80070fc <xTaskIncrementTick+0x15c>)
 8007008:	6013      	str	r3, [r2, #0]
 800700a:	f000 fadf 	bl	80075cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800700e:	4b3c      	ldr	r3, [pc, #240]	; (8007100 <xTaskIncrementTick+0x160>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	429a      	cmp	r2, r3
 8007016:	d349      	bcc.n	80070ac <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007018:	4b36      	ldr	r3, [pc, #216]	; (80070f4 <xTaskIncrementTick+0x154>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d104      	bne.n	800702c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007022:	4b37      	ldr	r3, [pc, #220]	; (8007100 <xTaskIncrementTick+0x160>)
 8007024:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007028:	601a      	str	r2, [r3, #0]
					break;
 800702a:	e03f      	b.n	80070ac <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800702c:	4b31      	ldr	r3, [pc, #196]	; (80070f4 <xTaskIncrementTick+0x154>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	429a      	cmp	r2, r3
 8007042:	d203      	bcs.n	800704c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007044:	4a2e      	ldr	r2, [pc, #184]	; (8007100 <xTaskIncrementTick+0x160>)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800704a:	e02f      	b.n	80070ac <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	3304      	adds	r3, #4
 8007050:	4618      	mov	r0, r3
 8007052:	f7fe faef 	bl	8005634 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705a:	2b00      	cmp	r3, #0
 800705c:	d004      	beq.n	8007068 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	3318      	adds	r3, #24
 8007062:	4618      	mov	r0, r3
 8007064:	f7fe fae6 	bl	8005634 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800706c:	4b25      	ldr	r3, [pc, #148]	; (8007104 <xTaskIncrementTick+0x164>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	429a      	cmp	r2, r3
 8007072:	d903      	bls.n	800707c <xTaskIncrementTick+0xdc>
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007078:	4a22      	ldr	r2, [pc, #136]	; (8007104 <xTaskIncrementTick+0x164>)
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4a1f      	ldr	r2, [pc, #124]	; (8007108 <xTaskIncrementTick+0x168>)
 800708a:	441a      	add	r2, r3
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	3304      	adds	r3, #4
 8007090:	4619      	mov	r1, r3
 8007092:	4610      	mov	r0, r2
 8007094:	f7fe fa71 	bl	800557a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800709c:	4b1b      	ldr	r3, [pc, #108]	; (800710c <xTaskIncrementTick+0x16c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d3b8      	bcc.n	8007018 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80070a6:	2301      	movs	r3, #1
 80070a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070aa:	e7b5      	b.n	8007018 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070ac:	4b17      	ldr	r3, [pc, #92]	; (800710c <xTaskIncrementTick+0x16c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070b2:	4915      	ldr	r1, [pc, #84]	; (8007108 <xTaskIncrementTick+0x168>)
 80070b4:	4613      	mov	r3, r2
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	440b      	add	r3, r1
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d907      	bls.n	80070d4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80070c4:	2301      	movs	r3, #1
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	e004      	b.n	80070d4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80070ca:	4b11      	ldr	r3, [pc, #68]	; (8007110 <xTaskIncrementTick+0x170>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3301      	adds	r3, #1
 80070d0:	4a0f      	ldr	r2, [pc, #60]	; (8007110 <xTaskIncrementTick+0x170>)
 80070d2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80070d4:	4b0f      	ldr	r3, [pc, #60]	; (8007114 <xTaskIncrementTick+0x174>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80070dc:	2301      	movs	r3, #1
 80070de:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80070e0:	697b      	ldr	r3, [r7, #20]
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	20000c58 	.word	0x20000c58
 80070f0:	20000c34 	.word	0x20000c34
 80070f4:	20000be8 	.word	0x20000be8
 80070f8:	20000bec 	.word	0x20000bec
 80070fc:	20000c48 	.word	0x20000c48
 8007100:	20000c50 	.word	0x20000c50
 8007104:	20000c38 	.word	0x20000c38
 8007108:	20000760 	.word	0x20000760
 800710c:	2000075c 	.word	0x2000075c
 8007110:	20000c40 	.word	0x20000c40
 8007114:	20000c44 	.word	0x20000c44

08007118 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800711e:	4b29      	ldr	r3, [pc, #164]	; (80071c4 <vTaskSwitchContext+0xac>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007126:	4b28      	ldr	r3, [pc, #160]	; (80071c8 <vTaskSwitchContext+0xb0>)
 8007128:	2201      	movs	r2, #1
 800712a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800712c:	e043      	b.n	80071b6 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800712e:	4b26      	ldr	r3, [pc, #152]	; (80071c8 <vTaskSwitchContext+0xb0>)
 8007130:	2200      	movs	r2, #0
 8007132:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007134:	4b25      	ldr	r3, [pc, #148]	; (80071cc <vTaskSwitchContext+0xb4>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	60fb      	str	r3, [r7, #12]
 800713a:	e012      	b.n	8007162 <vTaskSwitchContext+0x4a>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10c      	bne.n	800715c <vTaskSwitchContext+0x44>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007146:	b672      	cpsid	i
 8007148:	f383 8811 	msr	BASEPRI, r3
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f3bf 8f4f 	dsb	sy
 8007154:	b662      	cpsie	i
 8007156:	607b      	str	r3, [r7, #4]
}
 8007158:	bf00      	nop
 800715a:	e7fe      	b.n	800715a <vTaskSwitchContext+0x42>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3b01      	subs	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	491b      	ldr	r1, [pc, #108]	; (80071d0 <vTaskSwitchContext+0xb8>)
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	4613      	mov	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	440b      	add	r3, r1
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d0e2      	beq.n	800713c <vTaskSwitchContext+0x24>
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	4613      	mov	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	4a13      	ldr	r2, [pc, #76]	; (80071d0 <vTaskSwitchContext+0xb8>)
 8007182:	4413      	add	r3, r2
 8007184:	60bb      	str	r3, [r7, #8]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	605a      	str	r2, [r3, #4]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	3308      	adds	r3, #8
 8007198:	429a      	cmp	r2, r3
 800719a:	d104      	bne.n	80071a6 <vTaskSwitchContext+0x8e>
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	605a      	str	r2, [r3, #4]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	4a09      	ldr	r2, [pc, #36]	; (80071d4 <vTaskSwitchContext+0xbc>)
 80071ae:	6013      	str	r3, [r2, #0]
 80071b0:	4a06      	ldr	r2, [pc, #24]	; (80071cc <vTaskSwitchContext+0xb4>)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6013      	str	r3, [r2, #0]
}
 80071b6:	bf00      	nop
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000c58 	.word	0x20000c58
 80071c8:	20000c44 	.word	0x20000c44
 80071cc:	20000c38 	.word	0x20000c38
 80071d0:	20000760 	.word	0x20000760
 80071d4:	2000075c 	.word	0x2000075c

080071d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10c      	bne.n	8007202 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ec:	b672      	cpsid	i
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	b662      	cpsie	i
 80071fc:	60fb      	str	r3, [r7, #12]
}
 80071fe:	bf00      	nop
 8007200:	e7fe      	b.n	8007200 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007202:	4b07      	ldr	r3, [pc, #28]	; (8007220 <vTaskPlaceOnEventList+0x48>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	3318      	adds	r3, #24
 8007208:	4619      	mov	r1, r3
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fe f9d9 	bl	80055c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007210:	2101      	movs	r1, #1
 8007212:	6838      	ldr	r0, [r7, #0]
 8007214:	f000 fb9c 	bl	8007950 <prvAddCurrentTaskToDelayedList>
}
 8007218:	bf00      	nop
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	2000075c 	.word	0x2000075c

08007224 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10c      	bne.n	8007250 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8007236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723a:	b672      	cpsid	i
 800723c:	f383 8811 	msr	BASEPRI, r3
 8007240:	f3bf 8f6f 	isb	sy
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	b662      	cpsie	i
 800724a:	617b      	str	r3, [r7, #20]
}
 800724c:	bf00      	nop
 800724e:	e7fe      	b.n	800724e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007250:	4b0a      	ldr	r3, [pc, #40]	; (800727c <vTaskPlaceOnEventListRestricted+0x58>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3318      	adds	r3, #24
 8007256:	4619      	mov	r1, r3
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f7fe f98e 	bl	800557a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8007264:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007268:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	68b8      	ldr	r0, [r7, #8]
 800726e:	f000 fb6f 	bl	8007950 <prvAddCurrentTaskToDelayedList>
	}
 8007272:	bf00      	nop
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	2000075c 	.word	0x2000075c

08007280 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d10c      	bne.n	80072b0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729a:	b672      	cpsid	i
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	b662      	cpsie	i
 80072aa:	60fb      	str	r3, [r7, #12]
}
 80072ac:	bf00      	nop
 80072ae:	e7fe      	b.n	80072ae <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	3318      	adds	r3, #24
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fe f9bd 	bl	8005634 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072ba:	4b1e      	ldr	r3, [pc, #120]	; (8007334 <xTaskRemoveFromEventList+0xb4>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d11d      	bne.n	80072fe <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	3304      	adds	r3, #4
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7fe f9b4 	bl	8005634 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d0:	4b19      	ldr	r3, [pc, #100]	; (8007338 <xTaskRemoveFromEventList+0xb8>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d903      	bls.n	80072e0 <xTaskRemoveFromEventList+0x60>
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072dc:	4a16      	ldr	r2, [pc, #88]	; (8007338 <xTaskRemoveFromEventList+0xb8>)
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072e4:	4613      	mov	r3, r2
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4413      	add	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4a13      	ldr	r2, [pc, #76]	; (800733c <xTaskRemoveFromEventList+0xbc>)
 80072ee:	441a      	add	r2, r3
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	3304      	adds	r3, #4
 80072f4:	4619      	mov	r1, r3
 80072f6:	4610      	mov	r0, r2
 80072f8:	f7fe f93f 	bl	800557a <vListInsertEnd>
 80072fc:	e005      	b.n	800730a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	3318      	adds	r3, #24
 8007302:	4619      	mov	r1, r3
 8007304:	480e      	ldr	r0, [pc, #56]	; (8007340 <xTaskRemoveFromEventList+0xc0>)
 8007306:	f7fe f938 	bl	800557a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730e:	4b0d      	ldr	r3, [pc, #52]	; (8007344 <xTaskRemoveFromEventList+0xc4>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007314:	429a      	cmp	r2, r3
 8007316:	d905      	bls.n	8007324 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007318:	2301      	movs	r3, #1
 800731a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800731c:	4b0a      	ldr	r3, [pc, #40]	; (8007348 <xTaskRemoveFromEventList+0xc8>)
 800731e:	2201      	movs	r2, #1
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	e001      	b.n	8007328 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007324:	2300      	movs	r3, #0
 8007326:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007328:	697b      	ldr	r3, [r7, #20]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3718      	adds	r7, #24
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	20000c58 	.word	0x20000c58
 8007338:	20000c38 	.word	0x20000c38
 800733c:	20000760 	.word	0x20000760
 8007340:	20000bf0 	.word	0x20000bf0
 8007344:	2000075c 	.word	0x2000075c
 8007348:	20000c44 	.word	0x20000c44

0800734c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007354:	4b06      	ldr	r3, [pc, #24]	; (8007370 <vTaskInternalSetTimeOutState+0x24>)
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800735c:	4b05      	ldr	r3, [pc, #20]	; (8007374 <vTaskInternalSetTimeOutState+0x28>)
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	605a      	str	r2, [r3, #4]
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	20000c48 	.word	0x20000c48
 8007374:	20000c34 	.word	0x20000c34

08007378 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10c      	bne.n	80073a2 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738c:	b672      	cpsid	i
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	b662      	cpsie	i
 800739c:	613b      	str	r3, [r7, #16]
}
 800739e:	bf00      	nop
 80073a0:	e7fe      	b.n	80073a0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10c      	bne.n	80073c2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ac:	b672      	cpsid	i
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	b662      	cpsie	i
 80073bc:	60fb      	str	r3, [r7, #12]
}
 80073be:	bf00      	nop
 80073c0:	e7fe      	b.n	80073c0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80073c2:	f000 ff83 	bl	80082cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80073c6:	4b1d      	ldr	r3, [pc, #116]	; (800743c <xTaskCheckForTimeOut+0xc4>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	69ba      	ldr	r2, [r7, #24]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073de:	d102      	bne.n	80073e6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80073e0:	2300      	movs	r3, #0
 80073e2:	61fb      	str	r3, [r7, #28]
 80073e4:	e023      	b.n	800742e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	4b15      	ldr	r3, [pc, #84]	; (8007440 <xTaskCheckForTimeOut+0xc8>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d007      	beq.n	8007402 <xTaskCheckForTimeOut+0x8a>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	69ba      	ldr	r2, [r7, #24]
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d302      	bcc.n	8007402 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80073fc:	2301      	movs	r3, #1
 80073fe:	61fb      	str	r3, [r7, #28]
 8007400:	e015      	b.n	800742e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	697a      	ldr	r2, [r7, #20]
 8007408:	429a      	cmp	r2, r3
 800740a:	d20b      	bcs.n	8007424 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	1ad2      	subs	r2, r2, r3
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f7ff ff97 	bl	800734c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800741e:	2300      	movs	r3, #0
 8007420:	61fb      	str	r3, [r7, #28]
 8007422:	e004      	b.n	800742e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800742a:	2301      	movs	r3, #1
 800742c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800742e:	f000 ff81 	bl	8008334 <vPortExitCritical>

	return xReturn;
 8007432:	69fb      	ldr	r3, [r7, #28]
}
 8007434:	4618      	mov	r0, r3
 8007436:	3720      	adds	r7, #32
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20000c34 	.word	0x20000c34
 8007440:	20000c48 	.word	0x20000c48

08007444 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007444:	b480      	push	{r7}
 8007446:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007448:	4b03      	ldr	r3, [pc, #12]	; (8007458 <vTaskMissedYield+0x14>)
 800744a:	2201      	movs	r2, #1
 800744c:	601a      	str	r2, [r3, #0]
}
 800744e:	bf00      	nop
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr
 8007458:	20000c44 	.word	0x20000c44

0800745c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007464:	f000 f852 	bl	800750c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007468:	4b06      	ldr	r3, [pc, #24]	; (8007484 <prvIdleTask+0x28>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d9f9      	bls.n	8007464 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007470:	4b05      	ldr	r3, [pc, #20]	; (8007488 <prvIdleTask+0x2c>)
 8007472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007480:	e7f0      	b.n	8007464 <prvIdleTask+0x8>
 8007482:	bf00      	nop
 8007484:	20000760 	.word	0x20000760
 8007488:	e000ed04 	.word	0xe000ed04

0800748c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007492:	2300      	movs	r3, #0
 8007494:	607b      	str	r3, [r7, #4]
 8007496:	e00c      	b.n	80074b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	4613      	mov	r3, r2
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	4413      	add	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4a12      	ldr	r2, [pc, #72]	; (80074ec <prvInitialiseTaskLists+0x60>)
 80074a4:	4413      	add	r3, r2
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fe f83a 	bl	8005520 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3301      	adds	r3, #1
 80074b0:	607b      	str	r3, [r7, #4]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2b37      	cmp	r3, #55	; 0x37
 80074b6:	d9ef      	bls.n	8007498 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80074b8:	480d      	ldr	r0, [pc, #52]	; (80074f0 <prvInitialiseTaskLists+0x64>)
 80074ba:	f7fe f831 	bl	8005520 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074be:	480d      	ldr	r0, [pc, #52]	; (80074f4 <prvInitialiseTaskLists+0x68>)
 80074c0:	f7fe f82e 	bl	8005520 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074c4:	480c      	ldr	r0, [pc, #48]	; (80074f8 <prvInitialiseTaskLists+0x6c>)
 80074c6:	f7fe f82b 	bl	8005520 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80074ca:	480c      	ldr	r0, [pc, #48]	; (80074fc <prvInitialiseTaskLists+0x70>)
 80074cc:	f7fe f828 	bl	8005520 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80074d0:	480b      	ldr	r0, [pc, #44]	; (8007500 <prvInitialiseTaskLists+0x74>)
 80074d2:	f7fe f825 	bl	8005520 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80074d6:	4b0b      	ldr	r3, [pc, #44]	; (8007504 <prvInitialiseTaskLists+0x78>)
 80074d8:	4a05      	ldr	r2, [pc, #20]	; (80074f0 <prvInitialiseTaskLists+0x64>)
 80074da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80074dc:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <prvInitialiseTaskLists+0x7c>)
 80074de:	4a05      	ldr	r2, [pc, #20]	; (80074f4 <prvInitialiseTaskLists+0x68>)
 80074e0:	601a      	str	r2, [r3, #0]
}
 80074e2:	bf00      	nop
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	20000760 	.word	0x20000760
 80074f0:	20000bc0 	.word	0x20000bc0
 80074f4:	20000bd4 	.word	0x20000bd4
 80074f8:	20000bf0 	.word	0x20000bf0
 80074fc:	20000c04 	.word	0x20000c04
 8007500:	20000c1c 	.word	0x20000c1c
 8007504:	20000be8 	.word	0x20000be8
 8007508:	20000bec 	.word	0x20000bec

0800750c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007512:	e019      	b.n	8007548 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007514:	f000 feda 	bl	80082cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007518:	4b10      	ldr	r3, [pc, #64]	; (800755c <prvCheckTasksWaitingTermination+0x50>)
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	3304      	adds	r3, #4
 8007524:	4618      	mov	r0, r3
 8007526:	f7fe f885 	bl	8005634 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800752a:	4b0d      	ldr	r3, [pc, #52]	; (8007560 <prvCheckTasksWaitingTermination+0x54>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	3b01      	subs	r3, #1
 8007530:	4a0b      	ldr	r2, [pc, #44]	; (8007560 <prvCheckTasksWaitingTermination+0x54>)
 8007532:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007534:	4b0b      	ldr	r3, [pc, #44]	; (8007564 <prvCheckTasksWaitingTermination+0x58>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3b01      	subs	r3, #1
 800753a:	4a0a      	ldr	r2, [pc, #40]	; (8007564 <prvCheckTasksWaitingTermination+0x58>)
 800753c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800753e:	f000 fef9 	bl	8008334 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f810 	bl	8007568 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007548:	4b06      	ldr	r3, [pc, #24]	; (8007564 <prvCheckTasksWaitingTermination+0x58>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e1      	bne.n	8007514 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007550:	bf00      	nop
 8007552:	bf00      	nop
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	20000c04 	.word	0x20000c04
 8007560:	20000c30 	.word	0x20000c30
 8007564:	20000c18 	.word	0x20000c18

08007568 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007576:	2b00      	cmp	r3, #0
 8007578:	d108      	bne.n	800758c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757e:	4618      	mov	r0, r3
 8007580:	f001 f89a 	bl	80086b8 <vPortFree>
				vPortFree( pxTCB );
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f001 f897 	bl	80086b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800758a:	e01a      	b.n	80075c2 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007592:	2b01      	cmp	r3, #1
 8007594:	d103      	bne.n	800759e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f001 f88e 	bl	80086b8 <vPortFree>
	}
 800759c:	e011      	b.n	80075c2 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d00c      	beq.n	80075c2 <prvDeleteTCB+0x5a>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ac:	b672      	cpsid	i
 80075ae:	f383 8811 	msr	BASEPRI, r3
 80075b2:	f3bf 8f6f 	isb	sy
 80075b6:	f3bf 8f4f 	dsb	sy
 80075ba:	b662      	cpsie	i
 80075bc:	60fb      	str	r3, [r7, #12]
}
 80075be:	bf00      	nop
 80075c0:	e7fe      	b.n	80075c0 <prvDeleteTCB+0x58>
	}
 80075c2:	bf00      	nop
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
	...

080075cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075d2:	4b0c      	ldr	r3, [pc, #48]	; (8007604 <prvResetNextTaskUnblockTime+0x38>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d104      	bne.n	80075e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075dc:	4b0a      	ldr	r3, [pc, #40]	; (8007608 <prvResetNextTaskUnblockTime+0x3c>)
 80075de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075e4:	e008      	b.n	80075f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075e6:	4b07      	ldr	r3, [pc, #28]	; (8007604 <prvResetNextTaskUnblockTime+0x38>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	4a04      	ldr	r2, [pc, #16]	; (8007608 <prvResetNextTaskUnblockTime+0x3c>)
 80075f6:	6013      	str	r3, [r2, #0]
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	20000be8 	.word	0x20000be8
 8007608:	20000c50 	.word	0x20000c50

0800760c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007612:	4b05      	ldr	r3, [pc, #20]	; (8007628 <xTaskGetCurrentTaskHandle+0x1c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007618:	687b      	ldr	r3, [r7, #4]
	}
 800761a:	4618      	mov	r0, r3
 800761c:	370c      	adds	r7, #12
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	2000075c 	.word	0x2000075c

0800762c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007632:	4b0b      	ldr	r3, [pc, #44]	; (8007660 <xTaskGetSchedulerState+0x34>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d102      	bne.n	8007640 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800763a:	2301      	movs	r3, #1
 800763c:	607b      	str	r3, [r7, #4]
 800763e:	e008      	b.n	8007652 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007640:	4b08      	ldr	r3, [pc, #32]	; (8007664 <xTaskGetSchedulerState+0x38>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d102      	bne.n	800764e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007648:	2302      	movs	r3, #2
 800764a:	607b      	str	r3, [r7, #4]
 800764c:	e001      	b.n	8007652 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800764e:	2300      	movs	r3, #0
 8007650:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007652:	687b      	ldr	r3, [r7, #4]
	}
 8007654:	4618      	mov	r0, r3
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	20000c3c 	.word	0x20000c3c
 8007664:	20000c58 	.word	0x20000c58

08007668 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007674:	2300      	movs	r3, #0
 8007676:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d051      	beq.n	8007722 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007682:	4b2a      	ldr	r3, [pc, #168]	; (800772c <xTaskPriorityInherit+0xc4>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007688:	429a      	cmp	r2, r3
 800768a:	d241      	bcs.n	8007710 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	699b      	ldr	r3, [r3, #24]
 8007690:	2b00      	cmp	r3, #0
 8007692:	db06      	blt.n	80076a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007694:	4b25      	ldr	r3, [pc, #148]	; (800772c <xTaskPriorityInherit+0xc4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	6959      	ldr	r1, [r3, #20]
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076aa:	4613      	mov	r3, r2
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4413      	add	r3, r2
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4a1f      	ldr	r2, [pc, #124]	; (8007730 <xTaskPriorityInherit+0xc8>)
 80076b4:	4413      	add	r3, r2
 80076b6:	4299      	cmp	r1, r3
 80076b8:	d122      	bne.n	8007700 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	3304      	adds	r3, #4
 80076be:	4618      	mov	r0, r3
 80076c0:	f7fd ffb8 	bl	8005634 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80076c4:	4b19      	ldr	r3, [pc, #100]	; (800772c <xTaskPriorityInherit+0xc4>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076d2:	4b18      	ldr	r3, [pc, #96]	; (8007734 <xTaskPriorityInherit+0xcc>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d903      	bls.n	80076e2 <xTaskPriorityInherit+0x7a>
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076de:	4a15      	ldr	r2, [pc, #84]	; (8007734 <xTaskPriorityInherit+0xcc>)
 80076e0:	6013      	str	r3, [r2, #0]
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e6:	4613      	mov	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4a10      	ldr	r2, [pc, #64]	; (8007730 <xTaskPriorityInherit+0xc8>)
 80076f0:	441a      	add	r2, r3
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	3304      	adds	r3, #4
 80076f6:	4619      	mov	r1, r3
 80076f8:	4610      	mov	r0, r2
 80076fa:	f7fd ff3e 	bl	800557a <vListInsertEnd>
 80076fe:	e004      	b.n	800770a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007700:	4b0a      	ldr	r3, [pc, #40]	; (800772c <xTaskPriorityInherit+0xc4>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800770a:	2301      	movs	r3, #1
 800770c:	60fb      	str	r3, [r7, #12]
 800770e:	e008      	b.n	8007722 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007714:	4b05      	ldr	r3, [pc, #20]	; (800772c <xTaskPriorityInherit+0xc4>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771a:	429a      	cmp	r2, r3
 800771c:	d201      	bcs.n	8007722 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800771e:	2301      	movs	r3, #1
 8007720:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007722:	68fb      	ldr	r3, [r7, #12]
	}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	2000075c 	.word	0x2000075c
 8007730:	20000760 	.word	0x20000760
 8007734:	20000c38 	.word	0x20000c38

08007738 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007738:	b580      	push	{r7, lr}
 800773a:	b086      	sub	sp, #24
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007744:	2300      	movs	r3, #0
 8007746:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d05a      	beq.n	8007804 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800774e:	4b30      	ldr	r3, [pc, #192]	; (8007810 <xTaskPriorityDisinherit+0xd8>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	429a      	cmp	r2, r3
 8007756:	d00c      	beq.n	8007772 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8007758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775c:	b672      	cpsid	i
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	b662      	cpsie	i
 800776c:	60fb      	str	r3, [r7, #12]
}
 800776e:	bf00      	nop
 8007770:	e7fe      	b.n	8007770 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10c      	bne.n	8007794 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777e:	b672      	cpsid	i
 8007780:	f383 8811 	msr	BASEPRI, r3
 8007784:	f3bf 8f6f 	isb	sy
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	b662      	cpsie	i
 800778e:	60bb      	str	r3, [r7, #8]
}
 8007790:	bf00      	nop
 8007792:	e7fe      	b.n	8007792 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007798:	1e5a      	subs	r2, r3, #1
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d02c      	beq.n	8007804 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d128      	bne.n	8007804 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	3304      	adds	r3, #4
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7fd ff3c 	bl	8005634 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077d4:	4b0f      	ldr	r3, [pc, #60]	; (8007814 <xTaskPriorityDisinherit+0xdc>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d903      	bls.n	80077e4 <xTaskPriorityDisinherit+0xac>
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e0:	4a0c      	ldr	r2, [pc, #48]	; (8007814 <xTaskPriorityDisinherit+0xdc>)
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e8:	4613      	mov	r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4a09      	ldr	r2, [pc, #36]	; (8007818 <xTaskPriorityDisinherit+0xe0>)
 80077f2:	441a      	add	r2, r3
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	3304      	adds	r3, #4
 80077f8:	4619      	mov	r1, r3
 80077fa:	4610      	mov	r0, r2
 80077fc:	f7fd febd 	bl	800557a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007800:	2301      	movs	r3, #1
 8007802:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007804:	697b      	ldr	r3, [r7, #20]
	}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	2000075c 	.word	0x2000075c
 8007814:	20000c38 	.word	0x20000c38
 8007818:	20000760 	.word	0x20000760

0800781c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800781c:	b580      	push	{r7, lr}
 800781e:	b088      	sub	sp, #32
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800782a:	2301      	movs	r3, #1
 800782c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d06e      	beq.n	8007912 <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10c      	bne.n	8007856 <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007840:	b672      	cpsid	i
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	b662      	cpsie	i
 8007850:	60fb      	str	r3, [r7, #12]
}
 8007852:	bf00      	nop
 8007854:	e7fe      	b.n	8007854 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	429a      	cmp	r2, r3
 800785e:	d902      	bls.n	8007866 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	61fb      	str	r3, [r7, #28]
 8007864:	e002      	b.n	800786c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800786a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007870:	69fa      	ldr	r2, [r7, #28]
 8007872:	429a      	cmp	r2, r3
 8007874:	d04d      	beq.n	8007912 <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	429a      	cmp	r2, r3
 800787e:	d148      	bne.n	8007912 <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007880:	4b26      	ldr	r3, [pc, #152]	; (800791c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	429a      	cmp	r2, r3
 8007888:	d10c      	bne.n	80078a4 <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788e:	b672      	cpsid	i
 8007890:	f383 8811 	msr	BASEPRI, r3
 8007894:	f3bf 8f6f 	isb	sy
 8007898:	f3bf 8f4f 	dsb	sy
 800789c:	b662      	cpsie	i
 800789e:	60bb      	str	r3, [r7, #8]
}
 80078a0:	bf00      	nop
 80078a2:	e7fe      	b.n	80078a2 <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	69fa      	ldr	r2, [r7, #28]
 80078ae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	db04      	blt.n	80078c2 <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	6959      	ldr	r1, [r3, #20]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	4613      	mov	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4a13      	ldr	r2, [pc, #76]	; (8007920 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80078d2:	4413      	add	r3, r2
 80078d4:	4299      	cmp	r1, r3
 80078d6:	d11c      	bne.n	8007912 <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	3304      	adds	r3, #4
 80078dc:	4618      	mov	r0, r3
 80078de:	f7fd fea9 	bl	8005634 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e6:	4b0f      	ldr	r3, [pc, #60]	; (8007924 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d903      	bls.n	80078f6 <vTaskPriorityDisinheritAfterTimeout+0xda>
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f2:	4a0c      	ldr	r2, [pc, #48]	; (8007924 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078fa:	4613      	mov	r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4413      	add	r3, r2
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	4a07      	ldr	r2, [pc, #28]	; (8007920 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007904:	441a      	add	r2, r3
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	3304      	adds	r3, #4
 800790a:	4619      	mov	r1, r3
 800790c:	4610      	mov	r0, r2
 800790e:	f7fd fe34 	bl	800557a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007912:	bf00      	nop
 8007914:	3720      	adds	r7, #32
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	2000075c 	.word	0x2000075c
 8007920:	20000760 	.word	0x20000760
 8007924:	20000c38 	.word	0x20000c38

08007928 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007928:	b480      	push	{r7}
 800792a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800792c:	4b07      	ldr	r3, [pc, #28]	; (800794c <pvTaskIncrementMutexHeldCount+0x24>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d004      	beq.n	800793e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007934:	4b05      	ldr	r3, [pc, #20]	; (800794c <pvTaskIncrementMutexHeldCount+0x24>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800793a:	3201      	adds	r2, #1
 800793c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800793e:	4b03      	ldr	r3, [pc, #12]	; (800794c <pvTaskIncrementMutexHeldCount+0x24>)
 8007940:	681b      	ldr	r3, [r3, #0]
	}
 8007942:	4618      	mov	r0, r3
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	2000075c 	.word	0x2000075c

08007950 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800795a:	4b21      	ldr	r3, [pc, #132]	; (80079e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007960:	4b20      	ldr	r3, [pc, #128]	; (80079e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3304      	adds	r3, #4
 8007966:	4618      	mov	r0, r3
 8007968:	f7fd fe64 	bl	8005634 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007972:	d10a      	bne.n	800798a <prvAddCurrentTaskToDelayedList+0x3a>
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d007      	beq.n	800798a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800797a:	4b1a      	ldr	r3, [pc, #104]	; (80079e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	3304      	adds	r3, #4
 8007980:	4619      	mov	r1, r3
 8007982:	4819      	ldr	r0, [pc, #100]	; (80079e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007984:	f7fd fdf9 	bl	800557a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007988:	e026      	b.n	80079d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4413      	add	r3, r2
 8007990:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007992:	4b14      	ldr	r3, [pc, #80]	; (80079e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d209      	bcs.n	80079b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079a2:	4b12      	ldr	r3, [pc, #72]	; (80079ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	4b0f      	ldr	r3, [pc, #60]	; (80079e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	3304      	adds	r3, #4
 80079ac:	4619      	mov	r1, r3
 80079ae:	4610      	mov	r0, r2
 80079b0:	f7fd fe07 	bl	80055c2 <vListInsert>
}
 80079b4:	e010      	b.n	80079d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079b6:	4b0e      	ldr	r3, [pc, #56]	; (80079f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	4b0a      	ldr	r3, [pc, #40]	; (80079e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3304      	adds	r3, #4
 80079c0:	4619      	mov	r1, r3
 80079c2:	4610      	mov	r0, r2
 80079c4:	f7fd fdfd 	bl	80055c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079c8:	4b0a      	ldr	r3, [pc, #40]	; (80079f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68ba      	ldr	r2, [r7, #8]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d202      	bcs.n	80079d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80079d2:	4a08      	ldr	r2, [pc, #32]	; (80079f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	6013      	str	r3, [r2, #0]
}
 80079d8:	bf00      	nop
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	20000c34 	.word	0x20000c34
 80079e4:	2000075c 	.word	0x2000075c
 80079e8:	20000c1c 	.word	0x20000c1c
 80079ec:	20000bec 	.word	0x20000bec
 80079f0:	20000be8 	.word	0x20000be8
 80079f4:	20000c50 	.word	0x20000c50

080079f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b08a      	sub	sp, #40	; 0x28
 80079fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80079fe:	2300      	movs	r3, #0
 8007a00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007a02:	f000 fb15 	bl	8008030 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007a06:	4b1d      	ldr	r3, [pc, #116]	; (8007a7c <xTimerCreateTimerTask+0x84>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d021      	beq.n	8007a52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007a12:	2300      	movs	r3, #0
 8007a14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007a16:	1d3a      	adds	r2, r7, #4
 8007a18:	f107 0108 	add.w	r1, r7, #8
 8007a1c:	f107 030c 	add.w	r3, r7, #12
 8007a20:	4618      	mov	r0, r3
 8007a22:	f7fd fd63 	bl	80054ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007a26:	6879      	ldr	r1, [r7, #4]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	9202      	str	r2, [sp, #8]
 8007a2e:	9301      	str	r3, [sp, #4]
 8007a30:	2302      	movs	r3, #2
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	2300      	movs	r3, #0
 8007a36:	460a      	mov	r2, r1
 8007a38:	4911      	ldr	r1, [pc, #68]	; (8007a80 <xTimerCreateTimerTask+0x88>)
 8007a3a:	4812      	ldr	r0, [pc, #72]	; (8007a84 <xTimerCreateTimerTask+0x8c>)
 8007a3c:	f7fe ff34 	bl	80068a8 <xTaskCreateStatic>
 8007a40:	4603      	mov	r3, r0
 8007a42:	4a11      	ldr	r2, [pc, #68]	; (8007a88 <xTimerCreateTimerTask+0x90>)
 8007a44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007a46:	4b10      	ldr	r3, [pc, #64]	; (8007a88 <xTimerCreateTimerTask+0x90>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10c      	bne.n	8007a72 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8007a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5c:	b672      	cpsid	i
 8007a5e:	f383 8811 	msr	BASEPRI, r3
 8007a62:	f3bf 8f6f 	isb	sy
 8007a66:	f3bf 8f4f 	dsb	sy
 8007a6a:	b662      	cpsie	i
 8007a6c:	613b      	str	r3, [r7, #16]
}
 8007a6e:	bf00      	nop
 8007a70:	e7fe      	b.n	8007a70 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8007a72:	697b      	ldr	r3, [r7, #20]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3718      	adds	r7, #24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	20000c8c 	.word	0x20000c8c
 8007a80:	08009d34 	.word	0x08009d34
 8007a84:	08007bc9 	.word	0x08007bc9
 8007a88:	20000c90 	.word	0x20000c90

08007a8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b08a      	sub	sp, #40	; 0x28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]
 8007a98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10c      	bne.n	8007abe <xTimerGenericCommand+0x32>
	__asm volatile
 8007aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa8:	b672      	cpsid	i
 8007aaa:	f383 8811 	msr	BASEPRI, r3
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	b662      	cpsie	i
 8007ab8:	623b      	str	r3, [r7, #32]
}
 8007aba:	bf00      	nop
 8007abc:	e7fe      	b.n	8007abc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007abe:	4b1a      	ldr	r3, [pc, #104]	; (8007b28 <xTimerGenericCommand+0x9c>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d02a      	beq.n	8007b1c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	2b05      	cmp	r3, #5
 8007ad6:	dc18      	bgt.n	8007b0a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ad8:	f7ff fda8 	bl	800762c <xTaskGetSchedulerState>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d109      	bne.n	8007af6 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ae2:	4b11      	ldr	r3, [pc, #68]	; (8007b28 <xTimerGenericCommand+0x9c>)
 8007ae4:	6818      	ldr	r0, [r3, #0]
 8007ae6:	f107 0110 	add.w	r1, r7, #16
 8007aea:	2300      	movs	r3, #0
 8007aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aee:	f7fe f849 	bl	8005b84 <xQueueGenericSend>
 8007af2:	6278      	str	r0, [r7, #36]	; 0x24
 8007af4:	e012      	b.n	8007b1c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007af6:	4b0c      	ldr	r3, [pc, #48]	; (8007b28 <xTimerGenericCommand+0x9c>)
 8007af8:	6818      	ldr	r0, [r3, #0]
 8007afa:	f107 0110 	add.w	r1, r7, #16
 8007afe:	2300      	movs	r3, #0
 8007b00:	2200      	movs	r2, #0
 8007b02:	f7fe f83f 	bl	8005b84 <xQueueGenericSend>
 8007b06:	6278      	str	r0, [r7, #36]	; 0x24
 8007b08:	e008      	b.n	8007b1c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007b0a:	4b07      	ldr	r3, [pc, #28]	; (8007b28 <xTimerGenericCommand+0x9c>)
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f107 0110 	add.w	r1, r7, #16
 8007b12:	2300      	movs	r3, #0
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	f7fe f93b 	bl	8005d90 <xQueueGenericSendFromISR>
 8007b1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3728      	adds	r7, #40	; 0x28
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	20000c8c 	.word	0x20000c8c

08007b2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b088      	sub	sp, #32
 8007b30:	af02      	add	r7, sp, #8
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b36:	4b23      	ldr	r3, [pc, #140]	; (8007bc4 <prvProcessExpiredTimer+0x98>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	3304      	adds	r3, #4
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fd fd75 	bl	8005634 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b50:	f003 0304 	and.w	r3, r3, #4
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d024      	beq.n	8007ba2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	699a      	ldr	r2, [r3, #24]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	18d1      	adds	r1, r2, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	6978      	ldr	r0, [r7, #20]
 8007b66:	f000 f8d3 	bl	8007d10 <prvInsertTimerInActiveList>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d021      	beq.n	8007bb4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b70:	2300      	movs	r3, #0
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	2300      	movs	r3, #0
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	2100      	movs	r1, #0
 8007b7a:	6978      	ldr	r0, [r7, #20]
 8007b7c:	f7ff ff86 	bl	8007a8c <xTimerGenericCommand>
 8007b80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d115      	bne.n	8007bb4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8c:	b672      	cpsid	i
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	b662      	cpsie	i
 8007b9c:	60fb      	str	r3, [r7, #12]
}
 8007b9e:	bf00      	nop
 8007ba0:	e7fe      	b.n	8007ba0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ba8:	f023 0301 	bic.w	r3, r3, #1
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	6a1b      	ldr	r3, [r3, #32]
 8007bb8:	6978      	ldr	r0, [r7, #20]
 8007bba:	4798      	blx	r3
}
 8007bbc:	bf00      	nop
 8007bbe:	3718      	adds	r7, #24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	20000c84 	.word	0x20000c84

08007bc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007bd0:	f107 0308 	add.w	r3, r7, #8
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f000 f857 	bl	8007c88 <prvGetNextExpireTime>
 8007bda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	4619      	mov	r1, r3
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 f803 	bl	8007bec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007be6:	f000 f8d5 	bl	8007d94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007bea:	e7f1      	b.n	8007bd0 <prvTimerTask+0x8>

08007bec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007bf6:	f7ff f915 	bl	8006e24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007bfa:	f107 0308 	add.w	r3, r7, #8
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f000 f866 	bl	8007cd0 <prvSampleTimeNow>
 8007c04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d130      	bne.n	8007c6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10a      	bne.n	8007c28 <prvProcessTimerOrBlockTask+0x3c>
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d806      	bhi.n	8007c28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007c1a:	f7ff f911 	bl	8006e40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007c1e:	68f9      	ldr	r1, [r7, #12]
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f7ff ff83 	bl	8007b2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007c26:	e024      	b.n	8007c72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d008      	beq.n	8007c40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007c2e:	4b13      	ldr	r3, [pc, #76]	; (8007c7c <prvProcessTimerOrBlockTask+0x90>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d101      	bne.n	8007c3c <prvProcessTimerOrBlockTask+0x50>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e000      	b.n	8007c3e <prvProcessTimerOrBlockTask+0x52>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007c40:	4b0f      	ldr	r3, [pc, #60]	; (8007c80 <prvProcessTimerOrBlockTask+0x94>)
 8007c42:	6818      	ldr	r0, [r3, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	f7fe fdf7 	bl	8006840 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007c52:	f7ff f8f5 	bl	8006e40 <xTaskResumeAll>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10a      	bne.n	8007c72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007c5c:	4b09      	ldr	r3, [pc, #36]	; (8007c84 <prvProcessTimerOrBlockTask+0x98>)
 8007c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	f3bf 8f6f 	isb	sy
}
 8007c6c:	e001      	b.n	8007c72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007c6e:	f7ff f8e7 	bl	8006e40 <xTaskResumeAll>
}
 8007c72:	bf00      	nop
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop
 8007c7c:	20000c88 	.word	0x20000c88
 8007c80:	20000c8c 	.word	0x20000c8c
 8007c84:	e000ed04 	.word	0xe000ed04

08007c88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007c90:	4b0e      	ldr	r3, [pc, #56]	; (8007ccc <prvGetNextExpireTime+0x44>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d101      	bne.n	8007c9e <prvGetNextExpireTime+0x16>
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	e000      	b.n	8007ca0 <prvGetNextExpireTime+0x18>
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d105      	bne.n	8007cb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cac:	4b07      	ldr	r3, [pc, #28]	; (8007ccc <prvGetNextExpireTime+0x44>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	60fb      	str	r3, [r7, #12]
 8007cb6:	e001      	b.n	8007cbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3714      	adds	r7, #20
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	20000c84 	.word	0x20000c84

08007cd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007cd8:	f7ff f952 	bl	8006f80 <xTaskGetTickCount>
 8007cdc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007cde:	4b0b      	ldr	r3, [pc, #44]	; (8007d0c <prvSampleTimeNow+0x3c>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d205      	bcs.n	8007cf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ce8:	f000 f93c 	bl	8007f64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	e002      	b.n	8007cfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007cfa:	4a04      	ldr	r2, [pc, #16]	; (8007d0c <prvSampleTimeNow+0x3c>)
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007d00:	68fb      	ldr	r3, [r7, #12]
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000c94 	.word	0x20000c94

08007d10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d812      	bhi.n	8007d5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	1ad2      	subs	r2, r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	699b      	ldr	r3, [r3, #24]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d302      	bcc.n	8007d4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007d44:	2301      	movs	r3, #1
 8007d46:	617b      	str	r3, [r7, #20]
 8007d48:	e01b      	b.n	8007d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007d4a:	4b10      	ldr	r3, [pc, #64]	; (8007d8c <prvInsertTimerInActiveList+0x7c>)
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3304      	adds	r3, #4
 8007d52:	4619      	mov	r1, r3
 8007d54:	4610      	mov	r0, r2
 8007d56:	f7fd fc34 	bl	80055c2 <vListInsert>
 8007d5a:	e012      	b.n	8007d82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d206      	bcs.n	8007d72 <prvInsertTimerInActiveList+0x62>
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d302      	bcc.n	8007d72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	617b      	str	r3, [r7, #20]
 8007d70:	e007      	b.n	8007d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d72:	4b07      	ldr	r3, [pc, #28]	; (8007d90 <prvInsertTimerInActiveList+0x80>)
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	3304      	adds	r3, #4
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	f7fd fc20 	bl	80055c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007d82:	697b      	ldr	r3, [r7, #20]
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3718      	adds	r7, #24
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	20000c88 	.word	0x20000c88
 8007d90:	20000c84 	.word	0x20000c84

08007d94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b08e      	sub	sp, #56	; 0x38
 8007d98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d9a:	e0d0      	b.n	8007f3e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	da1a      	bge.n	8007dd8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007da2:	1d3b      	adds	r3, r7, #4
 8007da4:	3304      	adds	r3, #4
 8007da6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10c      	bne.n	8007dc8 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db2:	b672      	cpsid	i
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	b662      	cpsie	i
 8007dc2:	61fb      	str	r3, [r7, #28]
}
 8007dc4:	bf00      	nop
 8007dc6:	e7fe      	b.n	8007dc6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007dce:	6850      	ldr	r0, [r2, #4]
 8007dd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007dd2:	6892      	ldr	r2, [r2, #8]
 8007dd4:	4611      	mov	r1, r2
 8007dd6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f2c0 80ae 	blt.w	8007f3c <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d004      	beq.n	8007df6 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dee:	3304      	adds	r3, #4
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7fd fc1f 	bl	8005634 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007df6:	463b      	mov	r3, r7
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f7ff ff69 	bl	8007cd0 <prvSampleTimeNow>
 8007dfe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2b09      	cmp	r3, #9
 8007e04:	f200 809b 	bhi.w	8007f3e <prvProcessReceivedCommands+0x1aa>
 8007e08:	a201      	add	r2, pc, #4	; (adr r2, 8007e10 <prvProcessReceivedCommands+0x7c>)
 8007e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0e:	bf00      	nop
 8007e10:	08007e39 	.word	0x08007e39
 8007e14:	08007e39 	.word	0x08007e39
 8007e18:	08007e39 	.word	0x08007e39
 8007e1c:	08007eb1 	.word	0x08007eb1
 8007e20:	08007ec5 	.word	0x08007ec5
 8007e24:	08007f13 	.word	0x08007f13
 8007e28:	08007e39 	.word	0x08007e39
 8007e2c:	08007e39 	.word	0x08007e39
 8007e30:	08007eb1 	.word	0x08007eb1
 8007e34:	08007ec5 	.word	0x08007ec5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e3e:	f043 0301 	orr.w	r3, r3, #1
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	18d1      	adds	r1, r2, r3
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e58:	f7ff ff5a 	bl	8007d10 <prvInsertTimerInActiveList>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d06d      	beq.n	8007f3e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e70:	f003 0304 	and.w	r3, r3, #4
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d062      	beq.n	8007f3e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007e78:	68ba      	ldr	r2, [r7, #8]
 8007e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	441a      	add	r2, r3
 8007e80:	2300      	movs	r3, #0
 8007e82:	9300      	str	r3, [sp, #0]
 8007e84:	2300      	movs	r3, #0
 8007e86:	2100      	movs	r1, #0
 8007e88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e8a:	f7ff fdff 	bl	8007a8c <xTimerGenericCommand>
 8007e8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007e90:	6a3b      	ldr	r3, [r7, #32]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d153      	bne.n	8007f3e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9a:	b672      	cpsid	i
 8007e9c:	f383 8811 	msr	BASEPRI, r3
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	b662      	cpsie	i
 8007eaa:	61bb      	str	r3, [r7, #24]
}
 8007eac:	bf00      	nop
 8007eae:	e7fe      	b.n	8007eae <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007eb6:	f023 0301 	bic.w	r3, r3, #1
 8007eba:	b2da      	uxtb	r2, r3
 8007ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ebe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007ec2:	e03c      	b.n	8007f3e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007eca:	f043 0301 	orr.w	r3, r3, #1
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eda:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ede:	699b      	ldr	r3, [r3, #24]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d10c      	bne.n	8007efe <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8007ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee8:	b672      	cpsid	i
 8007eea:	f383 8811 	msr	BASEPRI, r3
 8007eee:	f3bf 8f6f 	isb	sy
 8007ef2:	f3bf 8f4f 	dsb	sy
 8007ef6:	b662      	cpsie	i
 8007ef8:	617b      	str	r3, [r7, #20]
}
 8007efa:	bf00      	nop
 8007efc:	e7fe      	b.n	8007efc <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f00:	699a      	ldr	r2, [r3, #24]
 8007f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f04:	18d1      	adds	r1, r2, r3
 8007f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f0c:	f7ff ff00 	bl	8007d10 <prvInsertTimerInActiveList>
					break;
 8007f10:	e015      	b.n	8007f3e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f18:	f003 0302 	and.w	r3, r3, #2
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d103      	bne.n	8007f28 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8007f20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f22:	f000 fbc9 	bl	80086b8 <vPortFree>
 8007f26:	e00a      	b.n	8007f3e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f2e:	f023 0301 	bic.w	r3, r3, #1
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007f3a:	e000      	b.n	8007f3e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007f3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f3e:	4b08      	ldr	r3, [pc, #32]	; (8007f60 <prvProcessReceivedCommands+0x1cc>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	1d39      	adds	r1, r7, #4
 8007f44:	2200      	movs	r2, #0
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7fe f858 	bl	8005ffc <xQueueReceive>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f47f af24 	bne.w	8007d9c <prvProcessReceivedCommands+0x8>
	}
}
 8007f54:	bf00      	nop
 8007f56:	bf00      	nop
 8007f58:	3730      	adds	r7, #48	; 0x30
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20000c8c 	.word	0x20000c8c

08007f64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f6a:	e04a      	b.n	8008002 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f6c:	4b2e      	ldr	r3, [pc, #184]	; (8008028 <prvSwitchTimerLists+0xc4>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f76:	4b2c      	ldr	r3, [pc, #176]	; (8008028 <prvSwitchTimerLists+0xc4>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	3304      	adds	r3, #4
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7fd fb55 	bl	8005634 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f98:	f003 0304 	and.w	r3, r3, #4
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d030      	beq.n	8008002 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d90e      	bls.n	8007fd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007fbe:	4b1a      	ldr	r3, [pc, #104]	; (8008028 <prvSwitchTimerLists+0xc4>)
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	4610      	mov	r0, r2
 8007fca:	f7fd fafa 	bl	80055c2 <vListInsert>
 8007fce:	e018      	b.n	8008002 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	2100      	movs	r1, #0
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f7ff fd56 	bl	8007a8c <xTimerGenericCommand>
 8007fe0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10c      	bne.n	8008002 <prvSwitchTimerLists+0x9e>
	__asm volatile
 8007fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fec:	b672      	cpsid	i
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	b662      	cpsie	i
 8007ffc:	603b      	str	r3, [r7, #0]
}
 8007ffe:	bf00      	nop
 8008000:	e7fe      	b.n	8008000 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008002:	4b09      	ldr	r3, [pc, #36]	; (8008028 <prvSwitchTimerLists+0xc4>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1af      	bne.n	8007f6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800800c:	4b06      	ldr	r3, [pc, #24]	; (8008028 <prvSwitchTimerLists+0xc4>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008012:	4b06      	ldr	r3, [pc, #24]	; (800802c <prvSwitchTimerLists+0xc8>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a04      	ldr	r2, [pc, #16]	; (8008028 <prvSwitchTimerLists+0xc4>)
 8008018:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800801a:	4a04      	ldr	r2, [pc, #16]	; (800802c <prvSwitchTimerLists+0xc8>)
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	6013      	str	r3, [r2, #0]
}
 8008020:	bf00      	nop
 8008022:	3718      	adds	r7, #24
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	20000c84 	.word	0x20000c84
 800802c:	20000c88 	.word	0x20000c88

08008030 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008036:	f000 f949 	bl	80082cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800803a:	4b15      	ldr	r3, [pc, #84]	; (8008090 <prvCheckForValidListAndQueue+0x60>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d120      	bne.n	8008084 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008042:	4814      	ldr	r0, [pc, #80]	; (8008094 <prvCheckForValidListAndQueue+0x64>)
 8008044:	f7fd fa6c 	bl	8005520 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008048:	4813      	ldr	r0, [pc, #76]	; (8008098 <prvCheckForValidListAndQueue+0x68>)
 800804a:	f7fd fa69 	bl	8005520 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800804e:	4b13      	ldr	r3, [pc, #76]	; (800809c <prvCheckForValidListAndQueue+0x6c>)
 8008050:	4a10      	ldr	r2, [pc, #64]	; (8008094 <prvCheckForValidListAndQueue+0x64>)
 8008052:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008054:	4b12      	ldr	r3, [pc, #72]	; (80080a0 <prvCheckForValidListAndQueue+0x70>)
 8008056:	4a10      	ldr	r2, [pc, #64]	; (8008098 <prvCheckForValidListAndQueue+0x68>)
 8008058:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800805a:	2300      	movs	r3, #0
 800805c:	9300      	str	r3, [sp, #0]
 800805e:	4b11      	ldr	r3, [pc, #68]	; (80080a4 <prvCheckForValidListAndQueue+0x74>)
 8008060:	4a11      	ldr	r2, [pc, #68]	; (80080a8 <prvCheckForValidListAndQueue+0x78>)
 8008062:	2110      	movs	r1, #16
 8008064:	200a      	movs	r0, #10
 8008066:	f7fd fb79 	bl	800575c <xQueueGenericCreateStatic>
 800806a:	4603      	mov	r3, r0
 800806c:	4a08      	ldr	r2, [pc, #32]	; (8008090 <prvCheckForValidListAndQueue+0x60>)
 800806e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008070:	4b07      	ldr	r3, [pc, #28]	; (8008090 <prvCheckForValidListAndQueue+0x60>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d005      	beq.n	8008084 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008078:	4b05      	ldr	r3, [pc, #20]	; (8008090 <prvCheckForValidListAndQueue+0x60>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	490b      	ldr	r1, [pc, #44]	; (80080ac <prvCheckForValidListAndQueue+0x7c>)
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe fb8a 	bl	8006798 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008084:	f000 f956 	bl	8008334 <vPortExitCritical>
}
 8008088:	bf00      	nop
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	20000c8c 	.word	0x20000c8c
 8008094:	20000c5c 	.word	0x20000c5c
 8008098:	20000c70 	.word	0x20000c70
 800809c:	20000c84 	.word	0x20000c84
 80080a0:	20000c88 	.word	0x20000c88
 80080a4:	20000d38 	.word	0x20000d38
 80080a8:	20000c98 	.word	0x20000c98
 80080ac:	08009d3c 	.word	0x08009d3c

080080b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	3b04      	subs	r3, #4
 80080c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80080c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3b04      	subs	r3, #4
 80080ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	f023 0201 	bic.w	r2, r3, #1
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	3b04      	subs	r3, #4
 80080de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80080e0:	4a0c      	ldr	r2, [pc, #48]	; (8008114 <pxPortInitialiseStack+0x64>)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	3b14      	subs	r3, #20
 80080ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	3b04      	subs	r3, #4
 80080f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f06f 0202 	mvn.w	r2, #2
 80080fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	3b20      	subs	r3, #32
 8008104:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008106:	68fb      	ldr	r3, [r7, #12]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr
 8008114:	08008119 	.word	0x08008119

08008118 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800811e:	2300      	movs	r3, #0
 8008120:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008122:	4b14      	ldr	r3, [pc, #80]	; (8008174 <prvTaskExitError+0x5c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800812a:	d00c      	beq.n	8008146 <prvTaskExitError+0x2e>
	__asm volatile
 800812c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008130:	b672      	cpsid	i
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	b662      	cpsie	i
 8008140:	60fb      	str	r3, [r7, #12]
}
 8008142:	bf00      	nop
 8008144:	e7fe      	b.n	8008144 <prvTaskExitError+0x2c>
	__asm volatile
 8008146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814a:	b672      	cpsid	i
 800814c:	f383 8811 	msr	BASEPRI, r3
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	b662      	cpsie	i
 800815a:	60bb      	str	r3, [r7, #8]
}
 800815c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800815e:	bf00      	nop
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d0fc      	beq.n	8008160 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008166:	bf00      	nop
 8008168:	bf00      	nop
 800816a:	3714      	adds	r7, #20
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	20000018 	.word	0x20000018
	...

08008180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008180:	4b07      	ldr	r3, [pc, #28]	; (80081a0 <pxCurrentTCBConst2>)
 8008182:	6819      	ldr	r1, [r3, #0]
 8008184:	6808      	ldr	r0, [r1, #0]
 8008186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818a:	f380 8809 	msr	PSP, r0
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f04f 0000 	mov.w	r0, #0
 8008196:	f380 8811 	msr	BASEPRI, r0
 800819a:	4770      	bx	lr
 800819c:	f3af 8000 	nop.w

080081a0 <pxCurrentTCBConst2>:
 80081a0:	2000075c 	.word	0x2000075c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop

080081a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80081a8:	4808      	ldr	r0, [pc, #32]	; (80081cc <prvPortStartFirstTask+0x24>)
 80081aa:	6800      	ldr	r0, [r0, #0]
 80081ac:	6800      	ldr	r0, [r0, #0]
 80081ae:	f380 8808 	msr	MSP, r0
 80081b2:	f04f 0000 	mov.w	r0, #0
 80081b6:	f380 8814 	msr	CONTROL, r0
 80081ba:	b662      	cpsie	i
 80081bc:	b661      	cpsie	f
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	df00      	svc	0
 80081c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80081ca:	bf00      	nop
 80081cc:	e000ed08 	.word	0xe000ed08

080081d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80081d6:	4b37      	ldr	r3, [pc, #220]	; (80082b4 <xPortStartScheduler+0xe4>)
 80081d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	22ff      	movs	r2, #255	; 0xff
 80081e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80081f0:	78fb      	ldrb	r3, [r7, #3]
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	4b2f      	ldr	r3, [pc, #188]	; (80082b8 <xPortStartScheduler+0xe8>)
 80081fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80081fe:	4b2f      	ldr	r3, [pc, #188]	; (80082bc <xPortStartScheduler+0xec>)
 8008200:	2207      	movs	r2, #7
 8008202:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008204:	e009      	b.n	800821a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008206:	4b2d      	ldr	r3, [pc, #180]	; (80082bc <xPortStartScheduler+0xec>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3b01      	subs	r3, #1
 800820c:	4a2b      	ldr	r2, [pc, #172]	; (80082bc <xPortStartScheduler+0xec>)
 800820e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008210:	78fb      	ldrb	r3, [r7, #3]
 8008212:	b2db      	uxtb	r3, r3
 8008214:	005b      	lsls	r3, r3, #1
 8008216:	b2db      	uxtb	r3, r3
 8008218:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800821a:	78fb      	ldrb	r3, [r7, #3]
 800821c:	b2db      	uxtb	r3, r3
 800821e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008222:	2b80      	cmp	r3, #128	; 0x80
 8008224:	d0ef      	beq.n	8008206 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008226:	4b25      	ldr	r3, [pc, #148]	; (80082bc <xPortStartScheduler+0xec>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f1c3 0307 	rsb	r3, r3, #7
 800822e:	2b04      	cmp	r3, #4
 8008230:	d00c      	beq.n	800824c <xPortStartScheduler+0x7c>
	__asm volatile
 8008232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008236:	b672      	cpsid	i
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	b662      	cpsie	i
 8008246:	60bb      	str	r3, [r7, #8]
}
 8008248:	bf00      	nop
 800824a:	e7fe      	b.n	800824a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800824c:	4b1b      	ldr	r3, [pc, #108]	; (80082bc <xPortStartScheduler+0xec>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	021b      	lsls	r3, r3, #8
 8008252:	4a1a      	ldr	r2, [pc, #104]	; (80082bc <xPortStartScheduler+0xec>)
 8008254:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008256:	4b19      	ldr	r3, [pc, #100]	; (80082bc <xPortStartScheduler+0xec>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800825e:	4a17      	ldr	r2, [pc, #92]	; (80082bc <xPortStartScheduler+0xec>)
 8008260:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	b2da      	uxtb	r2, r3
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800826a:	4b15      	ldr	r3, [pc, #84]	; (80082c0 <xPortStartScheduler+0xf0>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a14      	ldr	r2, [pc, #80]	; (80082c0 <xPortStartScheduler+0xf0>)
 8008270:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008274:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008276:	4b12      	ldr	r3, [pc, #72]	; (80082c0 <xPortStartScheduler+0xf0>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a11      	ldr	r2, [pc, #68]	; (80082c0 <xPortStartScheduler+0xf0>)
 800827c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008280:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008282:	f000 f8dd 	bl	8008440 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008286:	4b0f      	ldr	r3, [pc, #60]	; (80082c4 <xPortStartScheduler+0xf4>)
 8008288:	2200      	movs	r2, #0
 800828a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800828c:	f000 f8fc 	bl	8008488 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008290:	4b0d      	ldr	r3, [pc, #52]	; (80082c8 <xPortStartScheduler+0xf8>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a0c      	ldr	r2, [pc, #48]	; (80082c8 <xPortStartScheduler+0xf8>)
 8008296:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800829a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800829c:	f7ff ff84 	bl	80081a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80082a0:	f7fe ff3a 	bl	8007118 <vTaskSwitchContext>
	prvTaskExitError();
 80082a4:	f7ff ff38 	bl	8008118 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	e000e400 	.word	0xe000e400
 80082b8:	20000d88 	.word	0x20000d88
 80082bc:	20000d8c 	.word	0x20000d8c
 80082c0:	e000ed20 	.word	0xe000ed20
 80082c4:	20000018 	.word	0x20000018
 80082c8:	e000ef34 	.word	0xe000ef34

080082cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
	__asm volatile
 80082d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d6:	b672      	cpsid	i
 80082d8:	f383 8811 	msr	BASEPRI, r3
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f3bf 8f4f 	dsb	sy
 80082e4:	b662      	cpsie	i
 80082e6:	607b      	str	r3, [r7, #4]
}
 80082e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80082ea:	4b10      	ldr	r3, [pc, #64]	; (800832c <vPortEnterCritical+0x60>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	3301      	adds	r3, #1
 80082f0:	4a0e      	ldr	r2, [pc, #56]	; (800832c <vPortEnterCritical+0x60>)
 80082f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80082f4:	4b0d      	ldr	r3, [pc, #52]	; (800832c <vPortEnterCritical+0x60>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d111      	bne.n	8008320 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80082fc:	4b0c      	ldr	r3, [pc, #48]	; (8008330 <vPortEnterCritical+0x64>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	b2db      	uxtb	r3, r3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00c      	beq.n	8008320 <vPortEnterCritical+0x54>
	__asm volatile
 8008306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830a:	b672      	cpsid	i
 800830c:	f383 8811 	msr	BASEPRI, r3
 8008310:	f3bf 8f6f 	isb	sy
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	b662      	cpsie	i
 800831a:	603b      	str	r3, [r7, #0]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <vPortEnterCritical+0x52>
	}
}
 8008320:	bf00      	nop
 8008322:	370c      	adds	r7, #12
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	20000018 	.word	0x20000018
 8008330:	e000ed04 	.word	0xe000ed04

08008334 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800833a:	4b13      	ldr	r3, [pc, #76]	; (8008388 <vPortExitCritical+0x54>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10c      	bne.n	800835c <vPortExitCritical+0x28>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008346:	b672      	cpsid	i
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	b662      	cpsie	i
 8008356:	607b      	str	r3, [r7, #4]
}
 8008358:	bf00      	nop
 800835a:	e7fe      	b.n	800835a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800835c:	4b0a      	ldr	r3, [pc, #40]	; (8008388 <vPortExitCritical+0x54>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3b01      	subs	r3, #1
 8008362:	4a09      	ldr	r2, [pc, #36]	; (8008388 <vPortExitCritical+0x54>)
 8008364:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008366:	4b08      	ldr	r3, [pc, #32]	; (8008388 <vPortExitCritical+0x54>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d105      	bne.n	800837a <vPortExitCritical+0x46>
 800836e:	2300      	movs	r3, #0
 8008370:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	f383 8811 	msr	BASEPRI, r3
}
 8008378:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800837a:	bf00      	nop
 800837c:	370c      	adds	r7, #12
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	20000018 	.word	0x20000018
 800838c:	00000000 	.word	0x00000000

08008390 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008390:	f3ef 8009 	mrs	r0, PSP
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	4b15      	ldr	r3, [pc, #84]	; (80083f0 <pxCurrentTCBConst>)
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	f01e 0f10 	tst.w	lr, #16
 80083a0:	bf08      	it	eq
 80083a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80083a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083aa:	6010      	str	r0, [r2, #0]
 80083ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80083b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80083b4:	b672      	cpsid	i
 80083b6:	f380 8811 	msr	BASEPRI, r0
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	b662      	cpsie	i
 80083c4:	f7fe fea8 	bl	8007118 <vTaskSwitchContext>
 80083c8:	f04f 0000 	mov.w	r0, #0
 80083cc:	f380 8811 	msr	BASEPRI, r0
 80083d0:	bc09      	pop	{r0, r3}
 80083d2:	6819      	ldr	r1, [r3, #0]
 80083d4:	6808      	ldr	r0, [r1, #0]
 80083d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083da:	f01e 0f10 	tst.w	lr, #16
 80083de:	bf08      	it	eq
 80083e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80083e4:	f380 8809 	msr	PSP, r0
 80083e8:	f3bf 8f6f 	isb	sy
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop

080083f0 <pxCurrentTCBConst>:
 80083f0:	2000075c 	.word	0x2000075c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80083f4:	bf00      	nop
 80083f6:	bf00      	nop

080083f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008402:	b672      	cpsid	i
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	b662      	cpsie	i
 8008412:	607b      	str	r3, [r7, #4]
}
 8008414:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008416:	f7fe fdc3 	bl	8006fa0 <xTaskIncrementTick>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d003      	beq.n	8008428 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008420:	4b06      	ldr	r3, [pc, #24]	; (800843c <SysTick_Handler+0x44>)
 8008422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008426:	601a      	str	r2, [r3, #0]
 8008428:	2300      	movs	r3, #0
 800842a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	f383 8811 	msr	BASEPRI, r3
}
 8008432:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008434:	bf00      	nop
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	e000ed04 	.word	0xe000ed04

08008440 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008440:	b480      	push	{r7}
 8008442:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008444:	4b0b      	ldr	r3, [pc, #44]	; (8008474 <vPortSetupTimerInterrupt+0x34>)
 8008446:	2200      	movs	r2, #0
 8008448:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800844a:	4b0b      	ldr	r3, [pc, #44]	; (8008478 <vPortSetupTimerInterrupt+0x38>)
 800844c:	2200      	movs	r2, #0
 800844e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008450:	4b0a      	ldr	r3, [pc, #40]	; (800847c <vPortSetupTimerInterrupt+0x3c>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a0a      	ldr	r2, [pc, #40]	; (8008480 <vPortSetupTimerInterrupt+0x40>)
 8008456:	fba2 2303 	umull	r2, r3, r2, r3
 800845a:	099b      	lsrs	r3, r3, #6
 800845c:	4a09      	ldr	r2, [pc, #36]	; (8008484 <vPortSetupTimerInterrupt+0x44>)
 800845e:	3b01      	subs	r3, #1
 8008460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008462:	4b04      	ldr	r3, [pc, #16]	; (8008474 <vPortSetupTimerInterrupt+0x34>)
 8008464:	2207      	movs	r2, #7
 8008466:	601a      	str	r2, [r3, #0]
}
 8008468:	bf00      	nop
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	e000e010 	.word	0xe000e010
 8008478:	e000e018 	.word	0xe000e018
 800847c:	2000000c 	.word	0x2000000c
 8008480:	10624dd3 	.word	0x10624dd3
 8008484:	e000e014 	.word	0xe000e014

08008488 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008488:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008498 <vPortEnableVFP+0x10>
 800848c:	6801      	ldr	r1, [r0, #0]
 800848e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008492:	6001      	str	r1, [r0, #0]
 8008494:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008496:	bf00      	nop
 8008498:	e000ed88 	.word	0xe000ed88

0800849c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80084a2:	f3ef 8305 	mrs	r3, IPSR
 80084a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2b0f      	cmp	r3, #15
 80084ac:	d916      	bls.n	80084dc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084ae:	4a19      	ldr	r2, [pc, #100]	; (8008514 <vPortValidateInterruptPriority+0x78>)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4413      	add	r3, r2
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084b8:	4b17      	ldr	r3, [pc, #92]	; (8008518 <vPortValidateInterruptPriority+0x7c>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	7afa      	ldrb	r2, [r7, #11]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d20c      	bcs.n	80084dc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c6:	b672      	cpsid	i
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	b662      	cpsie	i
 80084d6:	607b      	str	r3, [r7, #4]
}
 80084d8:	bf00      	nop
 80084da:	e7fe      	b.n	80084da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80084dc:	4b0f      	ldr	r3, [pc, #60]	; (800851c <vPortValidateInterruptPriority+0x80>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80084e4:	4b0e      	ldr	r3, [pc, #56]	; (8008520 <vPortValidateInterruptPriority+0x84>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d90c      	bls.n	8008506 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80084ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f0:	b672      	cpsid	i
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	b662      	cpsie	i
 8008500:	603b      	str	r3, [r7, #0]
}
 8008502:	bf00      	nop
 8008504:	e7fe      	b.n	8008504 <vPortValidateInterruptPriority+0x68>
	}
 8008506:	bf00      	nop
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	e000e3f0 	.word	0xe000e3f0
 8008518:	20000d88 	.word	0x20000d88
 800851c:	e000ed0c 	.word	0xe000ed0c
 8008520:	20000d8c 	.word	0x20000d8c

08008524 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08a      	sub	sp, #40	; 0x28
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800852c:	2300      	movs	r3, #0
 800852e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008530:	f7fe fc78 	bl	8006e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008534:	4b5b      	ldr	r3, [pc, #364]	; (80086a4 <pvPortMalloc+0x180>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800853c:	f000 f91a 	bl	8008774 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008540:	4b59      	ldr	r3, [pc, #356]	; (80086a8 <pvPortMalloc+0x184>)
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4013      	ands	r3, r2
 8008548:	2b00      	cmp	r3, #0
 800854a:	f040 8092 	bne.w	8008672 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d01f      	beq.n	8008594 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008554:	2208      	movs	r2, #8
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4413      	add	r3, r2
 800855a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f003 0307 	and.w	r3, r3, #7
 8008562:	2b00      	cmp	r3, #0
 8008564:	d016      	beq.n	8008594 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f023 0307 	bic.w	r3, r3, #7
 800856c:	3308      	adds	r3, #8
 800856e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f003 0307 	and.w	r3, r3, #7
 8008576:	2b00      	cmp	r3, #0
 8008578:	d00c      	beq.n	8008594 <pvPortMalloc+0x70>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857e:	b672      	cpsid	i
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	b662      	cpsie	i
 800858e:	617b      	str	r3, [r7, #20]
}
 8008590:	bf00      	nop
 8008592:	e7fe      	b.n	8008592 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d06b      	beq.n	8008672 <pvPortMalloc+0x14e>
 800859a:	4b44      	ldr	r3, [pc, #272]	; (80086ac <pvPortMalloc+0x188>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d866      	bhi.n	8008672 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80085a4:	4b42      	ldr	r3, [pc, #264]	; (80086b0 <pvPortMalloc+0x18c>)
 80085a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80085a8:	4b41      	ldr	r3, [pc, #260]	; (80086b0 <pvPortMalloc+0x18c>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80085ae:	e004      	b.n	80085ba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 80085b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80085b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80085ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d903      	bls.n	80085cc <pvPortMalloc+0xa8>
 80085c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1f1      	bne.n	80085b0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80085cc:	4b35      	ldr	r3, [pc, #212]	; (80086a4 <pvPortMalloc+0x180>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d04d      	beq.n	8008672 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2208      	movs	r2, #8
 80085dc:	4413      	add	r3, r2
 80085de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80085e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	6a3b      	ldr	r3, [r7, #32]
 80085e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	1ad2      	subs	r2, r2, r3
 80085f0:	2308      	movs	r3, #8
 80085f2:	005b      	lsls	r3, r3, #1
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d921      	bls.n	800863c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80085f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4413      	add	r3, r2
 80085fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	f003 0307 	and.w	r3, r3, #7
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00c      	beq.n	8008624 <pvPortMalloc+0x100>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800860e:	b672      	cpsid	i
 8008610:	f383 8811 	msr	BASEPRI, r3
 8008614:	f3bf 8f6f 	isb	sy
 8008618:	f3bf 8f4f 	dsb	sy
 800861c:	b662      	cpsie	i
 800861e:	613b      	str	r3, [r7, #16]
}
 8008620:	bf00      	nop
 8008622:	e7fe      	b.n	8008622 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	1ad2      	subs	r2, r2, r3
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008636:	69b8      	ldr	r0, [r7, #24]
 8008638:	f000 f8fe 	bl	8008838 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800863c:	4b1b      	ldr	r3, [pc, #108]	; (80086ac <pvPortMalloc+0x188>)
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	1ad3      	subs	r3, r2, r3
 8008646:	4a19      	ldr	r2, [pc, #100]	; (80086ac <pvPortMalloc+0x188>)
 8008648:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800864a:	4b18      	ldr	r3, [pc, #96]	; (80086ac <pvPortMalloc+0x188>)
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	4b19      	ldr	r3, [pc, #100]	; (80086b4 <pvPortMalloc+0x190>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d203      	bcs.n	800865e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008656:	4b15      	ldr	r3, [pc, #84]	; (80086ac <pvPortMalloc+0x188>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a16      	ldr	r2, [pc, #88]	; (80086b4 <pvPortMalloc+0x190>)
 800865c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	4b11      	ldr	r3, [pc, #68]	; (80086a8 <pvPortMalloc+0x184>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	431a      	orrs	r2, r3
 8008668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	2200      	movs	r2, #0
 8008670:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008672:	f7fe fbe5 	bl	8006e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00c      	beq.n	800869a <pvPortMalloc+0x176>
	__asm volatile
 8008680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008684:	b672      	cpsid	i
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	b662      	cpsie	i
 8008694:	60fb      	str	r3, [r7, #12]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <pvPortMalloc+0x174>
	return pvReturn;
 800869a:	69fb      	ldr	r3, [r7, #28]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3728      	adds	r7, #40	; 0x28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	20004998 	.word	0x20004998
 80086a8:	200049a4 	.word	0x200049a4
 80086ac:	2000499c 	.word	0x2000499c
 80086b0:	20004990 	.word	0x20004990
 80086b4:	200049a0 	.word	0x200049a0

080086b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b086      	sub	sp, #24
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d04c      	beq.n	8008764 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80086ca:	2308      	movs	r3, #8
 80086cc:	425b      	negs	r3, r3
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	4413      	add	r3, r2
 80086d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	4b23      	ldr	r3, [pc, #140]	; (800876c <vPortFree+0xb4>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4013      	ands	r3, r2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10c      	bne.n	8008700 <vPortFree+0x48>
	__asm volatile
 80086e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ea:	b672      	cpsid	i
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	b662      	cpsie	i
 80086fa:	60fb      	str	r3, [r7, #12]
}
 80086fc:	bf00      	nop
 80086fe:	e7fe      	b.n	80086fe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00c      	beq.n	8008722 <vPortFree+0x6a>
	__asm volatile
 8008708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800870c:	b672      	cpsid	i
 800870e:	f383 8811 	msr	BASEPRI, r3
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	f3bf 8f4f 	dsb	sy
 800871a:	b662      	cpsie	i
 800871c:	60bb      	str	r3, [r7, #8]
}
 800871e:	bf00      	nop
 8008720:	e7fe      	b.n	8008720 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	4b11      	ldr	r3, [pc, #68]	; (800876c <vPortFree+0xb4>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4013      	ands	r3, r2
 800872c:	2b00      	cmp	r3, #0
 800872e:	d019      	beq.n	8008764 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d115      	bne.n	8008764 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	4b0b      	ldr	r3, [pc, #44]	; (800876c <vPortFree+0xb4>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	43db      	mvns	r3, r3
 8008742:	401a      	ands	r2, r3
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008748:	f7fe fb6c 	bl	8006e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	4b07      	ldr	r3, [pc, #28]	; (8008770 <vPortFree+0xb8>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4413      	add	r3, r2
 8008756:	4a06      	ldr	r2, [pc, #24]	; (8008770 <vPortFree+0xb8>)
 8008758:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800875a:	6938      	ldr	r0, [r7, #16]
 800875c:	f000 f86c 	bl	8008838 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008760:	f7fe fb6e 	bl	8006e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008764:	bf00      	nop
 8008766:	3718      	adds	r7, #24
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	200049a4 	.word	0x200049a4
 8008770:	2000499c 	.word	0x2000499c

08008774 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800877a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800877e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008780:	4b27      	ldr	r3, [pc, #156]	; (8008820 <prvHeapInit+0xac>)
 8008782:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f003 0307 	and.w	r3, r3, #7
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00c      	beq.n	80087a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	3307      	adds	r3, #7
 8008792:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f023 0307 	bic.w	r3, r3, #7
 800879a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800879c:	68ba      	ldr	r2, [r7, #8]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	1ad3      	subs	r3, r2, r3
 80087a2:	4a1f      	ldr	r2, [pc, #124]	; (8008820 <prvHeapInit+0xac>)
 80087a4:	4413      	add	r3, r2
 80087a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80087ac:	4a1d      	ldr	r2, [pc, #116]	; (8008824 <prvHeapInit+0xb0>)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80087b2:	4b1c      	ldr	r3, [pc, #112]	; (8008824 <prvHeapInit+0xb0>)
 80087b4:	2200      	movs	r2, #0
 80087b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	4413      	add	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80087c0:	2208      	movs	r2, #8
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f023 0307 	bic.w	r3, r3, #7
 80087ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	4a15      	ldr	r2, [pc, #84]	; (8008828 <prvHeapInit+0xb4>)
 80087d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80087d6:	4b14      	ldr	r3, [pc, #80]	; (8008828 <prvHeapInit+0xb4>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2200      	movs	r2, #0
 80087dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80087de:	4b12      	ldr	r3, [pc, #72]	; (8008828 <prvHeapInit+0xb4>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	2200      	movs	r2, #0
 80087e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	1ad2      	subs	r2, r2, r3
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80087f4:	4b0c      	ldr	r3, [pc, #48]	; (8008828 <prvHeapInit+0xb4>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	4a0a      	ldr	r2, [pc, #40]	; (800882c <prvHeapInit+0xb8>)
 8008802:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	4a09      	ldr	r2, [pc, #36]	; (8008830 <prvHeapInit+0xbc>)
 800880a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800880c:	4b09      	ldr	r3, [pc, #36]	; (8008834 <prvHeapInit+0xc0>)
 800880e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008812:	601a      	str	r2, [r3, #0]
}
 8008814:	bf00      	nop
 8008816:	3714      	adds	r7, #20
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000d90 	.word	0x20000d90
 8008824:	20004990 	.word	0x20004990
 8008828:	20004998 	.word	0x20004998
 800882c:	200049a0 	.word	0x200049a0
 8008830:	2000499c 	.word	0x2000499c
 8008834:	200049a4 	.word	0x200049a4

08008838 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008838:	b480      	push	{r7}
 800883a:	b085      	sub	sp, #20
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008840:	4b28      	ldr	r3, [pc, #160]	; (80088e4 <prvInsertBlockIntoFreeList+0xac>)
 8008842:	60fb      	str	r3, [r7, #12]
 8008844:	e002      	b.n	800884c <prvInsertBlockIntoFreeList+0x14>
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	60fb      	str	r3, [r7, #12]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	429a      	cmp	r2, r3
 8008854:	d8f7      	bhi.n	8008846 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	4413      	add	r3, r2
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	429a      	cmp	r2, r3
 8008866:	d108      	bne.n	800887a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	441a      	add	r2, r3
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	441a      	add	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	429a      	cmp	r2, r3
 800888c:	d118      	bne.n	80088c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	4b15      	ldr	r3, [pc, #84]	; (80088e8 <prvInsertBlockIntoFreeList+0xb0>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	429a      	cmp	r2, r3
 8008898:	d00d      	beq.n	80088b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	441a      	add	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	601a      	str	r2, [r3, #0]
 80088b4:	e008      	b.n	80088c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80088b6:	4b0c      	ldr	r3, [pc, #48]	; (80088e8 <prvInsertBlockIntoFreeList+0xb0>)
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	601a      	str	r2, [r3, #0]
 80088be:	e003      	b.n	80088c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d002      	beq.n	80088d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088d6:	bf00      	nop
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	20004990 	.word	0x20004990
 80088e8:	20004998 	.word	0x20004998

080088ec <__errno>:
 80088ec:	4b01      	ldr	r3, [pc, #4]	; (80088f4 <__errno+0x8>)
 80088ee:	6818      	ldr	r0, [r3, #0]
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	2000001c 	.word	0x2000001c

080088f8 <__libc_init_array>:
 80088f8:	b570      	push	{r4, r5, r6, lr}
 80088fa:	4d0d      	ldr	r5, [pc, #52]	; (8008930 <__libc_init_array+0x38>)
 80088fc:	4c0d      	ldr	r4, [pc, #52]	; (8008934 <__libc_init_array+0x3c>)
 80088fe:	1b64      	subs	r4, r4, r5
 8008900:	10a4      	asrs	r4, r4, #2
 8008902:	2600      	movs	r6, #0
 8008904:	42a6      	cmp	r6, r4
 8008906:	d109      	bne.n	800891c <__libc_init_array+0x24>
 8008908:	4d0b      	ldr	r5, [pc, #44]	; (8008938 <__libc_init_array+0x40>)
 800890a:	4c0c      	ldr	r4, [pc, #48]	; (800893c <__libc_init_array+0x44>)
 800890c:	f001 f92a 	bl	8009b64 <_init>
 8008910:	1b64      	subs	r4, r4, r5
 8008912:	10a4      	asrs	r4, r4, #2
 8008914:	2600      	movs	r6, #0
 8008916:	42a6      	cmp	r6, r4
 8008918:	d105      	bne.n	8008926 <__libc_init_array+0x2e>
 800891a:	bd70      	pop	{r4, r5, r6, pc}
 800891c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008920:	4798      	blx	r3
 8008922:	3601      	adds	r6, #1
 8008924:	e7ee      	b.n	8008904 <__libc_init_array+0xc>
 8008926:	f855 3b04 	ldr.w	r3, [r5], #4
 800892a:	4798      	blx	r3
 800892c:	3601      	adds	r6, #1
 800892e:	e7f2      	b.n	8008916 <__libc_init_array+0x1e>
 8008930:	08009f1c 	.word	0x08009f1c
 8008934:	08009f1c 	.word	0x08009f1c
 8008938:	08009f1c 	.word	0x08009f1c
 800893c:	08009f20 	.word	0x08009f20

08008940 <malloc>:
 8008940:	4b02      	ldr	r3, [pc, #8]	; (800894c <malloc+0xc>)
 8008942:	4601      	mov	r1, r0
 8008944:	6818      	ldr	r0, [r3, #0]
 8008946:	f000 b871 	b.w	8008a2c <_malloc_r>
 800894a:	bf00      	nop
 800894c:	2000001c 	.word	0x2000001c

08008950 <free>:
 8008950:	4b02      	ldr	r3, [pc, #8]	; (800895c <free+0xc>)
 8008952:	4601      	mov	r1, r0
 8008954:	6818      	ldr	r0, [r3, #0]
 8008956:	f000 b819 	b.w	800898c <_free_r>
 800895a:	bf00      	nop
 800895c:	2000001c 	.word	0x2000001c

08008960 <memcpy>:
 8008960:	440a      	add	r2, r1
 8008962:	4291      	cmp	r1, r2
 8008964:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008968:	d100      	bne.n	800896c <memcpy+0xc>
 800896a:	4770      	bx	lr
 800896c:	b510      	push	{r4, lr}
 800896e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008972:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008976:	4291      	cmp	r1, r2
 8008978:	d1f9      	bne.n	800896e <memcpy+0xe>
 800897a:	bd10      	pop	{r4, pc}

0800897c <memset>:
 800897c:	4402      	add	r2, r0
 800897e:	4603      	mov	r3, r0
 8008980:	4293      	cmp	r3, r2
 8008982:	d100      	bne.n	8008986 <memset+0xa>
 8008984:	4770      	bx	lr
 8008986:	f803 1b01 	strb.w	r1, [r3], #1
 800898a:	e7f9      	b.n	8008980 <memset+0x4>

0800898c <_free_r>:
 800898c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800898e:	2900      	cmp	r1, #0
 8008990:	d048      	beq.n	8008a24 <_free_r+0x98>
 8008992:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008996:	9001      	str	r0, [sp, #4]
 8008998:	2b00      	cmp	r3, #0
 800899a:	f1a1 0404 	sub.w	r4, r1, #4
 800899e:	bfb8      	it	lt
 80089a0:	18e4      	addlt	r4, r4, r3
 80089a2:	f000 fce5 	bl	8009370 <__malloc_lock>
 80089a6:	4a20      	ldr	r2, [pc, #128]	; (8008a28 <_free_r+0x9c>)
 80089a8:	9801      	ldr	r0, [sp, #4]
 80089aa:	6813      	ldr	r3, [r2, #0]
 80089ac:	4615      	mov	r5, r2
 80089ae:	b933      	cbnz	r3, 80089be <_free_r+0x32>
 80089b0:	6063      	str	r3, [r4, #4]
 80089b2:	6014      	str	r4, [r2, #0]
 80089b4:	b003      	add	sp, #12
 80089b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089ba:	f000 bcdf 	b.w	800937c <__malloc_unlock>
 80089be:	42a3      	cmp	r3, r4
 80089c0:	d90b      	bls.n	80089da <_free_r+0x4e>
 80089c2:	6821      	ldr	r1, [r4, #0]
 80089c4:	1862      	adds	r2, r4, r1
 80089c6:	4293      	cmp	r3, r2
 80089c8:	bf04      	itt	eq
 80089ca:	681a      	ldreq	r2, [r3, #0]
 80089cc:	685b      	ldreq	r3, [r3, #4]
 80089ce:	6063      	str	r3, [r4, #4]
 80089d0:	bf04      	itt	eq
 80089d2:	1852      	addeq	r2, r2, r1
 80089d4:	6022      	streq	r2, [r4, #0]
 80089d6:	602c      	str	r4, [r5, #0]
 80089d8:	e7ec      	b.n	80089b4 <_free_r+0x28>
 80089da:	461a      	mov	r2, r3
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	b10b      	cbz	r3, 80089e4 <_free_r+0x58>
 80089e0:	42a3      	cmp	r3, r4
 80089e2:	d9fa      	bls.n	80089da <_free_r+0x4e>
 80089e4:	6811      	ldr	r1, [r2, #0]
 80089e6:	1855      	adds	r5, r2, r1
 80089e8:	42a5      	cmp	r5, r4
 80089ea:	d10b      	bne.n	8008a04 <_free_r+0x78>
 80089ec:	6824      	ldr	r4, [r4, #0]
 80089ee:	4421      	add	r1, r4
 80089f0:	1854      	adds	r4, r2, r1
 80089f2:	42a3      	cmp	r3, r4
 80089f4:	6011      	str	r1, [r2, #0]
 80089f6:	d1dd      	bne.n	80089b4 <_free_r+0x28>
 80089f8:	681c      	ldr	r4, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	6053      	str	r3, [r2, #4]
 80089fe:	4421      	add	r1, r4
 8008a00:	6011      	str	r1, [r2, #0]
 8008a02:	e7d7      	b.n	80089b4 <_free_r+0x28>
 8008a04:	d902      	bls.n	8008a0c <_free_r+0x80>
 8008a06:	230c      	movs	r3, #12
 8008a08:	6003      	str	r3, [r0, #0]
 8008a0a:	e7d3      	b.n	80089b4 <_free_r+0x28>
 8008a0c:	6825      	ldr	r5, [r4, #0]
 8008a0e:	1961      	adds	r1, r4, r5
 8008a10:	428b      	cmp	r3, r1
 8008a12:	bf04      	itt	eq
 8008a14:	6819      	ldreq	r1, [r3, #0]
 8008a16:	685b      	ldreq	r3, [r3, #4]
 8008a18:	6063      	str	r3, [r4, #4]
 8008a1a:	bf04      	itt	eq
 8008a1c:	1949      	addeq	r1, r1, r5
 8008a1e:	6021      	streq	r1, [r4, #0]
 8008a20:	6054      	str	r4, [r2, #4]
 8008a22:	e7c7      	b.n	80089b4 <_free_r+0x28>
 8008a24:	b003      	add	sp, #12
 8008a26:	bd30      	pop	{r4, r5, pc}
 8008a28:	200049a8 	.word	0x200049a8

08008a2c <_malloc_r>:
 8008a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2e:	1ccd      	adds	r5, r1, #3
 8008a30:	f025 0503 	bic.w	r5, r5, #3
 8008a34:	3508      	adds	r5, #8
 8008a36:	2d0c      	cmp	r5, #12
 8008a38:	bf38      	it	cc
 8008a3a:	250c      	movcc	r5, #12
 8008a3c:	2d00      	cmp	r5, #0
 8008a3e:	4606      	mov	r6, r0
 8008a40:	db01      	blt.n	8008a46 <_malloc_r+0x1a>
 8008a42:	42a9      	cmp	r1, r5
 8008a44:	d903      	bls.n	8008a4e <_malloc_r+0x22>
 8008a46:	230c      	movs	r3, #12
 8008a48:	6033      	str	r3, [r6, #0]
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a4e:	f000 fc8f 	bl	8009370 <__malloc_lock>
 8008a52:	4921      	ldr	r1, [pc, #132]	; (8008ad8 <_malloc_r+0xac>)
 8008a54:	680a      	ldr	r2, [r1, #0]
 8008a56:	4614      	mov	r4, r2
 8008a58:	b99c      	cbnz	r4, 8008a82 <_malloc_r+0x56>
 8008a5a:	4f20      	ldr	r7, [pc, #128]	; (8008adc <_malloc_r+0xb0>)
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	b923      	cbnz	r3, 8008a6a <_malloc_r+0x3e>
 8008a60:	4621      	mov	r1, r4
 8008a62:	4630      	mov	r0, r6
 8008a64:	f000 f938 	bl	8008cd8 <_sbrk_r>
 8008a68:	6038      	str	r0, [r7, #0]
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f000 f933 	bl	8008cd8 <_sbrk_r>
 8008a72:	1c43      	adds	r3, r0, #1
 8008a74:	d123      	bne.n	8008abe <_malloc_r+0x92>
 8008a76:	230c      	movs	r3, #12
 8008a78:	6033      	str	r3, [r6, #0]
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f000 fc7e 	bl	800937c <__malloc_unlock>
 8008a80:	e7e3      	b.n	8008a4a <_malloc_r+0x1e>
 8008a82:	6823      	ldr	r3, [r4, #0]
 8008a84:	1b5b      	subs	r3, r3, r5
 8008a86:	d417      	bmi.n	8008ab8 <_malloc_r+0x8c>
 8008a88:	2b0b      	cmp	r3, #11
 8008a8a:	d903      	bls.n	8008a94 <_malloc_r+0x68>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	441c      	add	r4, r3
 8008a90:	6025      	str	r5, [r4, #0]
 8008a92:	e004      	b.n	8008a9e <_malloc_r+0x72>
 8008a94:	6863      	ldr	r3, [r4, #4]
 8008a96:	42a2      	cmp	r2, r4
 8008a98:	bf0c      	ite	eq
 8008a9a:	600b      	streq	r3, [r1, #0]
 8008a9c:	6053      	strne	r3, [r2, #4]
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	f000 fc6c 	bl	800937c <__malloc_unlock>
 8008aa4:	f104 000b 	add.w	r0, r4, #11
 8008aa8:	1d23      	adds	r3, r4, #4
 8008aaa:	f020 0007 	bic.w	r0, r0, #7
 8008aae:	1ac2      	subs	r2, r0, r3
 8008ab0:	d0cc      	beq.n	8008a4c <_malloc_r+0x20>
 8008ab2:	1a1b      	subs	r3, r3, r0
 8008ab4:	50a3      	str	r3, [r4, r2]
 8008ab6:	e7c9      	b.n	8008a4c <_malloc_r+0x20>
 8008ab8:	4622      	mov	r2, r4
 8008aba:	6864      	ldr	r4, [r4, #4]
 8008abc:	e7cc      	b.n	8008a58 <_malloc_r+0x2c>
 8008abe:	1cc4      	adds	r4, r0, #3
 8008ac0:	f024 0403 	bic.w	r4, r4, #3
 8008ac4:	42a0      	cmp	r0, r4
 8008ac6:	d0e3      	beq.n	8008a90 <_malloc_r+0x64>
 8008ac8:	1a21      	subs	r1, r4, r0
 8008aca:	4630      	mov	r0, r6
 8008acc:	f000 f904 	bl	8008cd8 <_sbrk_r>
 8008ad0:	3001      	adds	r0, #1
 8008ad2:	d1dd      	bne.n	8008a90 <_malloc_r+0x64>
 8008ad4:	e7cf      	b.n	8008a76 <_malloc_r+0x4a>
 8008ad6:	bf00      	nop
 8008ad8:	200049a8 	.word	0x200049a8
 8008adc:	200049ac 	.word	0x200049ac

08008ae0 <iprintf>:
 8008ae0:	b40f      	push	{r0, r1, r2, r3}
 8008ae2:	4b0a      	ldr	r3, [pc, #40]	; (8008b0c <iprintf+0x2c>)
 8008ae4:	b513      	push	{r0, r1, r4, lr}
 8008ae6:	681c      	ldr	r4, [r3, #0]
 8008ae8:	b124      	cbz	r4, 8008af4 <iprintf+0x14>
 8008aea:	69a3      	ldr	r3, [r4, #24]
 8008aec:	b913      	cbnz	r3, 8008af4 <iprintf+0x14>
 8008aee:	4620      	mov	r0, r4
 8008af0:	f000 fb14 	bl	800911c <__sinit>
 8008af4:	ab05      	add	r3, sp, #20
 8008af6:	9a04      	ldr	r2, [sp, #16]
 8008af8:	68a1      	ldr	r1, [r4, #8]
 8008afa:	9301      	str	r3, [sp, #4]
 8008afc:	4620      	mov	r0, r4
 8008afe:	f000 fc6d 	bl	80093dc <_vfiprintf_r>
 8008b02:	b002      	add	sp, #8
 8008b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b08:	b004      	add	sp, #16
 8008b0a:	4770      	bx	lr
 8008b0c:	2000001c 	.word	0x2000001c

08008b10 <_puts_r>:
 8008b10:	b570      	push	{r4, r5, r6, lr}
 8008b12:	460e      	mov	r6, r1
 8008b14:	4605      	mov	r5, r0
 8008b16:	b118      	cbz	r0, 8008b20 <_puts_r+0x10>
 8008b18:	6983      	ldr	r3, [r0, #24]
 8008b1a:	b90b      	cbnz	r3, 8008b20 <_puts_r+0x10>
 8008b1c:	f000 fafe 	bl	800911c <__sinit>
 8008b20:	69ab      	ldr	r3, [r5, #24]
 8008b22:	68ac      	ldr	r4, [r5, #8]
 8008b24:	b913      	cbnz	r3, 8008b2c <_puts_r+0x1c>
 8008b26:	4628      	mov	r0, r5
 8008b28:	f000 faf8 	bl	800911c <__sinit>
 8008b2c:	4b2c      	ldr	r3, [pc, #176]	; (8008be0 <_puts_r+0xd0>)
 8008b2e:	429c      	cmp	r4, r3
 8008b30:	d120      	bne.n	8008b74 <_puts_r+0x64>
 8008b32:	686c      	ldr	r4, [r5, #4]
 8008b34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b36:	07db      	lsls	r3, r3, #31
 8008b38:	d405      	bmi.n	8008b46 <_puts_r+0x36>
 8008b3a:	89a3      	ldrh	r3, [r4, #12]
 8008b3c:	0598      	lsls	r0, r3, #22
 8008b3e:	d402      	bmi.n	8008b46 <_puts_r+0x36>
 8008b40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b42:	f000 fbae 	bl	80092a2 <__retarget_lock_acquire_recursive>
 8008b46:	89a3      	ldrh	r3, [r4, #12]
 8008b48:	0719      	lsls	r1, r3, #28
 8008b4a:	d51d      	bpl.n	8008b88 <_puts_r+0x78>
 8008b4c:	6923      	ldr	r3, [r4, #16]
 8008b4e:	b1db      	cbz	r3, 8008b88 <_puts_r+0x78>
 8008b50:	3e01      	subs	r6, #1
 8008b52:	68a3      	ldr	r3, [r4, #8]
 8008b54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	60a3      	str	r3, [r4, #8]
 8008b5c:	bb39      	cbnz	r1, 8008bae <_puts_r+0x9e>
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	da38      	bge.n	8008bd4 <_puts_r+0xc4>
 8008b62:	4622      	mov	r2, r4
 8008b64:	210a      	movs	r1, #10
 8008b66:	4628      	mov	r0, r5
 8008b68:	f000 f8e0 	bl	8008d2c <__swbuf_r>
 8008b6c:	3001      	adds	r0, #1
 8008b6e:	d011      	beq.n	8008b94 <_puts_r+0x84>
 8008b70:	250a      	movs	r5, #10
 8008b72:	e011      	b.n	8008b98 <_puts_r+0x88>
 8008b74:	4b1b      	ldr	r3, [pc, #108]	; (8008be4 <_puts_r+0xd4>)
 8008b76:	429c      	cmp	r4, r3
 8008b78:	d101      	bne.n	8008b7e <_puts_r+0x6e>
 8008b7a:	68ac      	ldr	r4, [r5, #8]
 8008b7c:	e7da      	b.n	8008b34 <_puts_r+0x24>
 8008b7e:	4b1a      	ldr	r3, [pc, #104]	; (8008be8 <_puts_r+0xd8>)
 8008b80:	429c      	cmp	r4, r3
 8008b82:	bf08      	it	eq
 8008b84:	68ec      	ldreq	r4, [r5, #12]
 8008b86:	e7d5      	b.n	8008b34 <_puts_r+0x24>
 8008b88:	4621      	mov	r1, r4
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	f000 f920 	bl	8008dd0 <__swsetup_r>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d0dd      	beq.n	8008b50 <_puts_r+0x40>
 8008b94:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008b98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b9a:	07da      	lsls	r2, r3, #31
 8008b9c:	d405      	bmi.n	8008baa <_puts_r+0x9a>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	059b      	lsls	r3, r3, #22
 8008ba2:	d402      	bmi.n	8008baa <_puts_r+0x9a>
 8008ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ba6:	f000 fb7d 	bl	80092a4 <__retarget_lock_release_recursive>
 8008baa:	4628      	mov	r0, r5
 8008bac:	bd70      	pop	{r4, r5, r6, pc}
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	da04      	bge.n	8008bbc <_puts_r+0xac>
 8008bb2:	69a2      	ldr	r2, [r4, #24]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	dc06      	bgt.n	8008bc6 <_puts_r+0xb6>
 8008bb8:	290a      	cmp	r1, #10
 8008bba:	d004      	beq.n	8008bc6 <_puts_r+0xb6>
 8008bbc:	6823      	ldr	r3, [r4, #0]
 8008bbe:	1c5a      	adds	r2, r3, #1
 8008bc0:	6022      	str	r2, [r4, #0]
 8008bc2:	7019      	strb	r1, [r3, #0]
 8008bc4:	e7c5      	b.n	8008b52 <_puts_r+0x42>
 8008bc6:	4622      	mov	r2, r4
 8008bc8:	4628      	mov	r0, r5
 8008bca:	f000 f8af 	bl	8008d2c <__swbuf_r>
 8008bce:	3001      	adds	r0, #1
 8008bd0:	d1bf      	bne.n	8008b52 <_puts_r+0x42>
 8008bd2:	e7df      	b.n	8008b94 <_puts_r+0x84>
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	250a      	movs	r5, #10
 8008bd8:	1c5a      	adds	r2, r3, #1
 8008bda:	6022      	str	r2, [r4, #0]
 8008bdc:	701d      	strb	r5, [r3, #0]
 8008bde:	e7db      	b.n	8008b98 <_puts_r+0x88>
 8008be0:	08009ea0 	.word	0x08009ea0
 8008be4:	08009ec0 	.word	0x08009ec0
 8008be8:	08009e80 	.word	0x08009e80

08008bec <puts>:
 8008bec:	4b02      	ldr	r3, [pc, #8]	; (8008bf8 <puts+0xc>)
 8008bee:	4601      	mov	r1, r0
 8008bf0:	6818      	ldr	r0, [r3, #0]
 8008bf2:	f7ff bf8d 	b.w	8008b10 <_puts_r>
 8008bf6:	bf00      	nop
 8008bf8:	2000001c 	.word	0x2000001c

08008bfc <srand>:
 8008bfc:	b538      	push	{r3, r4, r5, lr}
 8008bfe:	4b10      	ldr	r3, [pc, #64]	; (8008c40 <srand+0x44>)
 8008c00:	681d      	ldr	r5, [r3, #0]
 8008c02:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008c04:	4604      	mov	r4, r0
 8008c06:	b9b3      	cbnz	r3, 8008c36 <srand+0x3a>
 8008c08:	2018      	movs	r0, #24
 8008c0a:	f7ff fe99 	bl	8008940 <malloc>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	63a8      	str	r0, [r5, #56]	; 0x38
 8008c12:	b920      	cbnz	r0, 8008c1e <srand+0x22>
 8008c14:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <srand+0x48>)
 8008c16:	480c      	ldr	r0, [pc, #48]	; (8008c48 <srand+0x4c>)
 8008c18:	2142      	movs	r1, #66	; 0x42
 8008c1a:	f000 f947 	bl	8008eac <__assert_func>
 8008c1e:	490b      	ldr	r1, [pc, #44]	; (8008c4c <srand+0x50>)
 8008c20:	4b0b      	ldr	r3, [pc, #44]	; (8008c50 <srand+0x54>)
 8008c22:	e9c0 1300 	strd	r1, r3, [r0]
 8008c26:	4b0b      	ldr	r3, [pc, #44]	; (8008c54 <srand+0x58>)
 8008c28:	6083      	str	r3, [r0, #8]
 8008c2a:	230b      	movs	r3, #11
 8008c2c:	8183      	strh	r3, [r0, #12]
 8008c2e:	2100      	movs	r1, #0
 8008c30:	2001      	movs	r0, #1
 8008c32:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008c36:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008c38:	2200      	movs	r2, #0
 8008c3a:	611c      	str	r4, [r3, #16]
 8008c3c:	615a      	str	r2, [r3, #20]
 8008c3e:	bd38      	pop	{r3, r4, r5, pc}
 8008c40:	2000001c 	.word	0x2000001c
 8008c44:	08009dcc 	.word	0x08009dcc
 8008c48:	08009de3 	.word	0x08009de3
 8008c4c:	abcd330e 	.word	0xabcd330e
 8008c50:	e66d1234 	.word	0xe66d1234
 8008c54:	0005deec 	.word	0x0005deec

08008c58 <rand>:
 8008c58:	4b17      	ldr	r3, [pc, #92]	; (8008cb8 <rand+0x60>)
 8008c5a:	b510      	push	{r4, lr}
 8008c5c:	681c      	ldr	r4, [r3, #0]
 8008c5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008c60:	b9b3      	cbnz	r3, 8008c90 <rand+0x38>
 8008c62:	2018      	movs	r0, #24
 8008c64:	f7ff fe6c 	bl	8008940 <malloc>
 8008c68:	63a0      	str	r0, [r4, #56]	; 0x38
 8008c6a:	b928      	cbnz	r0, 8008c78 <rand+0x20>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	4b13      	ldr	r3, [pc, #76]	; (8008cbc <rand+0x64>)
 8008c70:	4813      	ldr	r0, [pc, #76]	; (8008cc0 <rand+0x68>)
 8008c72:	214e      	movs	r1, #78	; 0x4e
 8008c74:	f000 f91a 	bl	8008eac <__assert_func>
 8008c78:	4a12      	ldr	r2, [pc, #72]	; (8008cc4 <rand+0x6c>)
 8008c7a:	4b13      	ldr	r3, [pc, #76]	; (8008cc8 <rand+0x70>)
 8008c7c:	e9c0 2300 	strd	r2, r3, [r0]
 8008c80:	4b12      	ldr	r3, [pc, #72]	; (8008ccc <rand+0x74>)
 8008c82:	6083      	str	r3, [r0, #8]
 8008c84:	230b      	movs	r3, #11
 8008c86:	8183      	strh	r3, [r0, #12]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8008c90:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008c92:	480f      	ldr	r0, [pc, #60]	; (8008cd0 <rand+0x78>)
 8008c94:	690a      	ldr	r2, [r1, #16]
 8008c96:	694b      	ldr	r3, [r1, #20]
 8008c98:	4c0e      	ldr	r4, [pc, #56]	; (8008cd4 <rand+0x7c>)
 8008c9a:	4350      	muls	r0, r2
 8008c9c:	fb04 0003 	mla	r0, r4, r3, r0
 8008ca0:	fba2 3404 	umull	r3, r4, r2, r4
 8008ca4:	1c5a      	adds	r2, r3, #1
 8008ca6:	4404      	add	r4, r0
 8008ca8:	f144 0000 	adc.w	r0, r4, #0
 8008cac:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8008cb0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008cb4:	bd10      	pop	{r4, pc}
 8008cb6:	bf00      	nop
 8008cb8:	2000001c 	.word	0x2000001c
 8008cbc:	08009dcc 	.word	0x08009dcc
 8008cc0:	08009de3 	.word	0x08009de3
 8008cc4:	abcd330e 	.word	0xabcd330e
 8008cc8:	e66d1234 	.word	0xe66d1234
 8008ccc:	0005deec 	.word	0x0005deec
 8008cd0:	5851f42d 	.word	0x5851f42d
 8008cd4:	4c957f2d 	.word	0x4c957f2d

08008cd8 <_sbrk_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4d06      	ldr	r5, [pc, #24]	; (8008cf4 <_sbrk_r+0x1c>)
 8008cdc:	2300      	movs	r3, #0
 8008cde:	4604      	mov	r4, r0
 8008ce0:	4608      	mov	r0, r1
 8008ce2:	602b      	str	r3, [r5, #0]
 8008ce4:	f7f8 fb00 	bl	80012e8 <_sbrk>
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	d102      	bne.n	8008cf2 <_sbrk_r+0x1a>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	b103      	cbz	r3, 8008cf2 <_sbrk_r+0x1a>
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	bd38      	pop	{r3, r4, r5, pc}
 8008cf4:	20004f64 	.word	0x20004f64

08008cf8 <time>:
 8008cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cfa:	4b0b      	ldr	r3, [pc, #44]	; (8008d28 <time+0x30>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	4669      	mov	r1, sp
 8008d00:	4604      	mov	r4, r0
 8008d02:	6818      	ldr	r0, [r3, #0]
 8008d04:	f000 faba 	bl	800927c <_gettimeofday_r>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	bfbe      	ittt	lt
 8008d0c:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 8008d10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008d14:	e9cd 2300 	strdlt	r2, r3, [sp]
 8008d18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d1c:	b10c      	cbz	r4, 8008d22 <time+0x2a>
 8008d1e:	e9c4 0100 	strd	r0, r1, [r4]
 8008d22:	b004      	add	sp, #16
 8008d24:	bd10      	pop	{r4, pc}
 8008d26:	bf00      	nop
 8008d28:	2000001c 	.word	0x2000001c

08008d2c <__swbuf_r>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	460e      	mov	r6, r1
 8008d30:	4614      	mov	r4, r2
 8008d32:	4605      	mov	r5, r0
 8008d34:	b118      	cbz	r0, 8008d3e <__swbuf_r+0x12>
 8008d36:	6983      	ldr	r3, [r0, #24]
 8008d38:	b90b      	cbnz	r3, 8008d3e <__swbuf_r+0x12>
 8008d3a:	f000 f9ef 	bl	800911c <__sinit>
 8008d3e:	4b21      	ldr	r3, [pc, #132]	; (8008dc4 <__swbuf_r+0x98>)
 8008d40:	429c      	cmp	r4, r3
 8008d42:	d12b      	bne.n	8008d9c <__swbuf_r+0x70>
 8008d44:	686c      	ldr	r4, [r5, #4]
 8008d46:	69a3      	ldr	r3, [r4, #24]
 8008d48:	60a3      	str	r3, [r4, #8]
 8008d4a:	89a3      	ldrh	r3, [r4, #12]
 8008d4c:	071a      	lsls	r2, r3, #28
 8008d4e:	d52f      	bpl.n	8008db0 <__swbuf_r+0x84>
 8008d50:	6923      	ldr	r3, [r4, #16]
 8008d52:	b36b      	cbz	r3, 8008db0 <__swbuf_r+0x84>
 8008d54:	6923      	ldr	r3, [r4, #16]
 8008d56:	6820      	ldr	r0, [r4, #0]
 8008d58:	1ac0      	subs	r0, r0, r3
 8008d5a:	6963      	ldr	r3, [r4, #20]
 8008d5c:	b2f6      	uxtb	r6, r6
 8008d5e:	4283      	cmp	r3, r0
 8008d60:	4637      	mov	r7, r6
 8008d62:	dc04      	bgt.n	8008d6e <__swbuf_r+0x42>
 8008d64:	4621      	mov	r1, r4
 8008d66:	4628      	mov	r0, r5
 8008d68:	f000 f944 	bl	8008ff4 <_fflush_r>
 8008d6c:	bb30      	cbnz	r0, 8008dbc <__swbuf_r+0x90>
 8008d6e:	68a3      	ldr	r3, [r4, #8]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	60a3      	str	r3, [r4, #8]
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	1c5a      	adds	r2, r3, #1
 8008d78:	6022      	str	r2, [r4, #0]
 8008d7a:	701e      	strb	r6, [r3, #0]
 8008d7c:	6963      	ldr	r3, [r4, #20]
 8008d7e:	3001      	adds	r0, #1
 8008d80:	4283      	cmp	r3, r0
 8008d82:	d004      	beq.n	8008d8e <__swbuf_r+0x62>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	07db      	lsls	r3, r3, #31
 8008d88:	d506      	bpl.n	8008d98 <__swbuf_r+0x6c>
 8008d8a:	2e0a      	cmp	r6, #10
 8008d8c:	d104      	bne.n	8008d98 <__swbuf_r+0x6c>
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f000 f92f 	bl	8008ff4 <_fflush_r>
 8008d96:	b988      	cbnz	r0, 8008dbc <__swbuf_r+0x90>
 8008d98:	4638      	mov	r0, r7
 8008d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d9c:	4b0a      	ldr	r3, [pc, #40]	; (8008dc8 <__swbuf_r+0x9c>)
 8008d9e:	429c      	cmp	r4, r3
 8008da0:	d101      	bne.n	8008da6 <__swbuf_r+0x7a>
 8008da2:	68ac      	ldr	r4, [r5, #8]
 8008da4:	e7cf      	b.n	8008d46 <__swbuf_r+0x1a>
 8008da6:	4b09      	ldr	r3, [pc, #36]	; (8008dcc <__swbuf_r+0xa0>)
 8008da8:	429c      	cmp	r4, r3
 8008daa:	bf08      	it	eq
 8008dac:	68ec      	ldreq	r4, [r5, #12]
 8008dae:	e7ca      	b.n	8008d46 <__swbuf_r+0x1a>
 8008db0:	4621      	mov	r1, r4
 8008db2:	4628      	mov	r0, r5
 8008db4:	f000 f80c 	bl	8008dd0 <__swsetup_r>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d0cb      	beq.n	8008d54 <__swbuf_r+0x28>
 8008dbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008dc0:	e7ea      	b.n	8008d98 <__swbuf_r+0x6c>
 8008dc2:	bf00      	nop
 8008dc4:	08009ea0 	.word	0x08009ea0
 8008dc8:	08009ec0 	.word	0x08009ec0
 8008dcc:	08009e80 	.word	0x08009e80

08008dd0 <__swsetup_r>:
 8008dd0:	4b32      	ldr	r3, [pc, #200]	; (8008e9c <__swsetup_r+0xcc>)
 8008dd2:	b570      	push	{r4, r5, r6, lr}
 8008dd4:	681d      	ldr	r5, [r3, #0]
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	460c      	mov	r4, r1
 8008dda:	b125      	cbz	r5, 8008de6 <__swsetup_r+0x16>
 8008ddc:	69ab      	ldr	r3, [r5, #24]
 8008dde:	b913      	cbnz	r3, 8008de6 <__swsetup_r+0x16>
 8008de0:	4628      	mov	r0, r5
 8008de2:	f000 f99b 	bl	800911c <__sinit>
 8008de6:	4b2e      	ldr	r3, [pc, #184]	; (8008ea0 <__swsetup_r+0xd0>)
 8008de8:	429c      	cmp	r4, r3
 8008dea:	d10f      	bne.n	8008e0c <__swsetup_r+0x3c>
 8008dec:	686c      	ldr	r4, [r5, #4]
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008df4:	0719      	lsls	r1, r3, #28
 8008df6:	d42c      	bmi.n	8008e52 <__swsetup_r+0x82>
 8008df8:	06dd      	lsls	r5, r3, #27
 8008dfa:	d411      	bmi.n	8008e20 <__swsetup_r+0x50>
 8008dfc:	2309      	movs	r3, #9
 8008dfe:	6033      	str	r3, [r6, #0]
 8008e00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e04:	81a3      	strh	r3, [r4, #12]
 8008e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e0a:	e03e      	b.n	8008e8a <__swsetup_r+0xba>
 8008e0c:	4b25      	ldr	r3, [pc, #148]	; (8008ea4 <__swsetup_r+0xd4>)
 8008e0e:	429c      	cmp	r4, r3
 8008e10:	d101      	bne.n	8008e16 <__swsetup_r+0x46>
 8008e12:	68ac      	ldr	r4, [r5, #8]
 8008e14:	e7eb      	b.n	8008dee <__swsetup_r+0x1e>
 8008e16:	4b24      	ldr	r3, [pc, #144]	; (8008ea8 <__swsetup_r+0xd8>)
 8008e18:	429c      	cmp	r4, r3
 8008e1a:	bf08      	it	eq
 8008e1c:	68ec      	ldreq	r4, [r5, #12]
 8008e1e:	e7e6      	b.n	8008dee <__swsetup_r+0x1e>
 8008e20:	0758      	lsls	r0, r3, #29
 8008e22:	d512      	bpl.n	8008e4a <__swsetup_r+0x7a>
 8008e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e26:	b141      	cbz	r1, 8008e3a <__swsetup_r+0x6a>
 8008e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e2c:	4299      	cmp	r1, r3
 8008e2e:	d002      	beq.n	8008e36 <__swsetup_r+0x66>
 8008e30:	4630      	mov	r0, r6
 8008e32:	f7ff fdab 	bl	800898c <_free_r>
 8008e36:	2300      	movs	r3, #0
 8008e38:	6363      	str	r3, [r4, #52]	; 0x34
 8008e3a:	89a3      	ldrh	r3, [r4, #12]
 8008e3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e40:	81a3      	strh	r3, [r4, #12]
 8008e42:	2300      	movs	r3, #0
 8008e44:	6063      	str	r3, [r4, #4]
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	89a3      	ldrh	r3, [r4, #12]
 8008e4c:	f043 0308 	orr.w	r3, r3, #8
 8008e50:	81a3      	strh	r3, [r4, #12]
 8008e52:	6923      	ldr	r3, [r4, #16]
 8008e54:	b94b      	cbnz	r3, 8008e6a <__swsetup_r+0x9a>
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e60:	d003      	beq.n	8008e6a <__swsetup_r+0x9a>
 8008e62:	4621      	mov	r1, r4
 8008e64:	4630      	mov	r0, r6
 8008e66:	f000 fa43 	bl	80092f0 <__smakebuf_r>
 8008e6a:	89a0      	ldrh	r0, [r4, #12]
 8008e6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e70:	f010 0301 	ands.w	r3, r0, #1
 8008e74:	d00a      	beq.n	8008e8c <__swsetup_r+0xbc>
 8008e76:	2300      	movs	r3, #0
 8008e78:	60a3      	str	r3, [r4, #8]
 8008e7a:	6963      	ldr	r3, [r4, #20]
 8008e7c:	425b      	negs	r3, r3
 8008e7e:	61a3      	str	r3, [r4, #24]
 8008e80:	6923      	ldr	r3, [r4, #16]
 8008e82:	b943      	cbnz	r3, 8008e96 <__swsetup_r+0xc6>
 8008e84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e88:	d1ba      	bne.n	8008e00 <__swsetup_r+0x30>
 8008e8a:	bd70      	pop	{r4, r5, r6, pc}
 8008e8c:	0781      	lsls	r1, r0, #30
 8008e8e:	bf58      	it	pl
 8008e90:	6963      	ldrpl	r3, [r4, #20]
 8008e92:	60a3      	str	r3, [r4, #8]
 8008e94:	e7f4      	b.n	8008e80 <__swsetup_r+0xb0>
 8008e96:	2000      	movs	r0, #0
 8008e98:	e7f7      	b.n	8008e8a <__swsetup_r+0xba>
 8008e9a:	bf00      	nop
 8008e9c:	2000001c 	.word	0x2000001c
 8008ea0:	08009ea0 	.word	0x08009ea0
 8008ea4:	08009ec0 	.word	0x08009ec0
 8008ea8:	08009e80 	.word	0x08009e80

08008eac <__assert_func>:
 8008eac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008eae:	4614      	mov	r4, r2
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	4b09      	ldr	r3, [pc, #36]	; (8008ed8 <__assert_func+0x2c>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	68d8      	ldr	r0, [r3, #12]
 8008eba:	b14c      	cbz	r4, 8008ed0 <__assert_func+0x24>
 8008ebc:	4b07      	ldr	r3, [pc, #28]	; (8008edc <__assert_func+0x30>)
 8008ebe:	9100      	str	r1, [sp, #0]
 8008ec0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ec4:	4906      	ldr	r1, [pc, #24]	; (8008ee0 <__assert_func+0x34>)
 8008ec6:	462b      	mov	r3, r5
 8008ec8:	f000 f9a6 	bl	8009218 <fiprintf>
 8008ecc:	f000 fda0 	bl	8009a10 <abort>
 8008ed0:	4b04      	ldr	r3, [pc, #16]	; (8008ee4 <__assert_func+0x38>)
 8008ed2:	461c      	mov	r4, r3
 8008ed4:	e7f3      	b.n	8008ebe <__assert_func+0x12>
 8008ed6:	bf00      	nop
 8008ed8:	2000001c 	.word	0x2000001c
 8008edc:	08009e42 	.word	0x08009e42
 8008ee0:	08009e4f 	.word	0x08009e4f
 8008ee4:	08009e7d 	.word	0x08009e7d

08008ee8 <__sflush_r>:
 8008ee8:	898a      	ldrh	r2, [r1, #12]
 8008eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eee:	4605      	mov	r5, r0
 8008ef0:	0710      	lsls	r0, r2, #28
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	d458      	bmi.n	8008fa8 <__sflush_r+0xc0>
 8008ef6:	684b      	ldr	r3, [r1, #4]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	dc05      	bgt.n	8008f08 <__sflush_r+0x20>
 8008efc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	dc02      	bgt.n	8008f08 <__sflush_r+0x20>
 8008f02:	2000      	movs	r0, #0
 8008f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f0a:	2e00      	cmp	r6, #0
 8008f0c:	d0f9      	beq.n	8008f02 <__sflush_r+0x1a>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f14:	682f      	ldr	r7, [r5, #0]
 8008f16:	602b      	str	r3, [r5, #0]
 8008f18:	d032      	beq.n	8008f80 <__sflush_r+0x98>
 8008f1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	075a      	lsls	r2, r3, #29
 8008f20:	d505      	bpl.n	8008f2e <__sflush_r+0x46>
 8008f22:	6863      	ldr	r3, [r4, #4]
 8008f24:	1ac0      	subs	r0, r0, r3
 8008f26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f28:	b10b      	cbz	r3, 8008f2e <__sflush_r+0x46>
 8008f2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f2c:	1ac0      	subs	r0, r0, r3
 8008f2e:	2300      	movs	r3, #0
 8008f30:	4602      	mov	r2, r0
 8008f32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f34:	6a21      	ldr	r1, [r4, #32]
 8008f36:	4628      	mov	r0, r5
 8008f38:	47b0      	blx	r6
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	d106      	bne.n	8008f4e <__sflush_r+0x66>
 8008f40:	6829      	ldr	r1, [r5, #0]
 8008f42:	291d      	cmp	r1, #29
 8008f44:	d82c      	bhi.n	8008fa0 <__sflush_r+0xb8>
 8008f46:	4a2a      	ldr	r2, [pc, #168]	; (8008ff0 <__sflush_r+0x108>)
 8008f48:	40ca      	lsrs	r2, r1
 8008f4a:	07d6      	lsls	r6, r2, #31
 8008f4c:	d528      	bpl.n	8008fa0 <__sflush_r+0xb8>
 8008f4e:	2200      	movs	r2, #0
 8008f50:	6062      	str	r2, [r4, #4]
 8008f52:	04d9      	lsls	r1, r3, #19
 8008f54:	6922      	ldr	r2, [r4, #16]
 8008f56:	6022      	str	r2, [r4, #0]
 8008f58:	d504      	bpl.n	8008f64 <__sflush_r+0x7c>
 8008f5a:	1c42      	adds	r2, r0, #1
 8008f5c:	d101      	bne.n	8008f62 <__sflush_r+0x7a>
 8008f5e:	682b      	ldr	r3, [r5, #0]
 8008f60:	b903      	cbnz	r3, 8008f64 <__sflush_r+0x7c>
 8008f62:	6560      	str	r0, [r4, #84]	; 0x54
 8008f64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f66:	602f      	str	r7, [r5, #0]
 8008f68:	2900      	cmp	r1, #0
 8008f6a:	d0ca      	beq.n	8008f02 <__sflush_r+0x1a>
 8008f6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f70:	4299      	cmp	r1, r3
 8008f72:	d002      	beq.n	8008f7a <__sflush_r+0x92>
 8008f74:	4628      	mov	r0, r5
 8008f76:	f7ff fd09 	bl	800898c <_free_r>
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	6360      	str	r0, [r4, #52]	; 0x34
 8008f7e:	e7c1      	b.n	8008f04 <__sflush_r+0x1c>
 8008f80:	6a21      	ldr	r1, [r4, #32]
 8008f82:	2301      	movs	r3, #1
 8008f84:	4628      	mov	r0, r5
 8008f86:	47b0      	blx	r6
 8008f88:	1c41      	adds	r1, r0, #1
 8008f8a:	d1c7      	bne.n	8008f1c <__sflush_r+0x34>
 8008f8c:	682b      	ldr	r3, [r5, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d0c4      	beq.n	8008f1c <__sflush_r+0x34>
 8008f92:	2b1d      	cmp	r3, #29
 8008f94:	d001      	beq.n	8008f9a <__sflush_r+0xb2>
 8008f96:	2b16      	cmp	r3, #22
 8008f98:	d101      	bne.n	8008f9e <__sflush_r+0xb6>
 8008f9a:	602f      	str	r7, [r5, #0]
 8008f9c:	e7b1      	b.n	8008f02 <__sflush_r+0x1a>
 8008f9e:	89a3      	ldrh	r3, [r4, #12]
 8008fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fa4:	81a3      	strh	r3, [r4, #12]
 8008fa6:	e7ad      	b.n	8008f04 <__sflush_r+0x1c>
 8008fa8:	690f      	ldr	r7, [r1, #16]
 8008faa:	2f00      	cmp	r7, #0
 8008fac:	d0a9      	beq.n	8008f02 <__sflush_r+0x1a>
 8008fae:	0793      	lsls	r3, r2, #30
 8008fb0:	680e      	ldr	r6, [r1, #0]
 8008fb2:	bf08      	it	eq
 8008fb4:	694b      	ldreq	r3, [r1, #20]
 8008fb6:	600f      	str	r7, [r1, #0]
 8008fb8:	bf18      	it	ne
 8008fba:	2300      	movne	r3, #0
 8008fbc:	eba6 0807 	sub.w	r8, r6, r7
 8008fc0:	608b      	str	r3, [r1, #8]
 8008fc2:	f1b8 0f00 	cmp.w	r8, #0
 8008fc6:	dd9c      	ble.n	8008f02 <__sflush_r+0x1a>
 8008fc8:	6a21      	ldr	r1, [r4, #32]
 8008fca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fcc:	4643      	mov	r3, r8
 8008fce:	463a      	mov	r2, r7
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	47b0      	blx	r6
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	dc06      	bgt.n	8008fe6 <__sflush_r+0xfe>
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fde:	81a3      	strh	r3, [r4, #12]
 8008fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fe4:	e78e      	b.n	8008f04 <__sflush_r+0x1c>
 8008fe6:	4407      	add	r7, r0
 8008fe8:	eba8 0800 	sub.w	r8, r8, r0
 8008fec:	e7e9      	b.n	8008fc2 <__sflush_r+0xda>
 8008fee:	bf00      	nop
 8008ff0:	20400001 	.word	0x20400001

08008ff4 <_fflush_r>:
 8008ff4:	b538      	push	{r3, r4, r5, lr}
 8008ff6:	690b      	ldr	r3, [r1, #16]
 8008ff8:	4605      	mov	r5, r0
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	b913      	cbnz	r3, 8009004 <_fflush_r+0x10>
 8008ffe:	2500      	movs	r5, #0
 8009000:	4628      	mov	r0, r5
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	b118      	cbz	r0, 800900e <_fflush_r+0x1a>
 8009006:	6983      	ldr	r3, [r0, #24]
 8009008:	b90b      	cbnz	r3, 800900e <_fflush_r+0x1a>
 800900a:	f000 f887 	bl	800911c <__sinit>
 800900e:	4b14      	ldr	r3, [pc, #80]	; (8009060 <_fflush_r+0x6c>)
 8009010:	429c      	cmp	r4, r3
 8009012:	d11b      	bne.n	800904c <_fflush_r+0x58>
 8009014:	686c      	ldr	r4, [r5, #4]
 8009016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d0ef      	beq.n	8008ffe <_fflush_r+0xa>
 800901e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009020:	07d0      	lsls	r0, r2, #31
 8009022:	d404      	bmi.n	800902e <_fflush_r+0x3a>
 8009024:	0599      	lsls	r1, r3, #22
 8009026:	d402      	bmi.n	800902e <_fflush_r+0x3a>
 8009028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800902a:	f000 f93a 	bl	80092a2 <__retarget_lock_acquire_recursive>
 800902e:	4628      	mov	r0, r5
 8009030:	4621      	mov	r1, r4
 8009032:	f7ff ff59 	bl	8008ee8 <__sflush_r>
 8009036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009038:	07da      	lsls	r2, r3, #31
 800903a:	4605      	mov	r5, r0
 800903c:	d4e0      	bmi.n	8009000 <_fflush_r+0xc>
 800903e:	89a3      	ldrh	r3, [r4, #12]
 8009040:	059b      	lsls	r3, r3, #22
 8009042:	d4dd      	bmi.n	8009000 <_fflush_r+0xc>
 8009044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009046:	f000 f92d 	bl	80092a4 <__retarget_lock_release_recursive>
 800904a:	e7d9      	b.n	8009000 <_fflush_r+0xc>
 800904c:	4b05      	ldr	r3, [pc, #20]	; (8009064 <_fflush_r+0x70>)
 800904e:	429c      	cmp	r4, r3
 8009050:	d101      	bne.n	8009056 <_fflush_r+0x62>
 8009052:	68ac      	ldr	r4, [r5, #8]
 8009054:	e7df      	b.n	8009016 <_fflush_r+0x22>
 8009056:	4b04      	ldr	r3, [pc, #16]	; (8009068 <_fflush_r+0x74>)
 8009058:	429c      	cmp	r4, r3
 800905a:	bf08      	it	eq
 800905c:	68ec      	ldreq	r4, [r5, #12]
 800905e:	e7da      	b.n	8009016 <_fflush_r+0x22>
 8009060:	08009ea0 	.word	0x08009ea0
 8009064:	08009ec0 	.word	0x08009ec0
 8009068:	08009e80 	.word	0x08009e80

0800906c <std>:
 800906c:	2300      	movs	r3, #0
 800906e:	b510      	push	{r4, lr}
 8009070:	4604      	mov	r4, r0
 8009072:	e9c0 3300 	strd	r3, r3, [r0]
 8009076:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800907a:	6083      	str	r3, [r0, #8]
 800907c:	8181      	strh	r1, [r0, #12]
 800907e:	6643      	str	r3, [r0, #100]	; 0x64
 8009080:	81c2      	strh	r2, [r0, #14]
 8009082:	6183      	str	r3, [r0, #24]
 8009084:	4619      	mov	r1, r3
 8009086:	2208      	movs	r2, #8
 8009088:	305c      	adds	r0, #92	; 0x5c
 800908a:	f7ff fc77 	bl	800897c <memset>
 800908e:	4b05      	ldr	r3, [pc, #20]	; (80090a4 <std+0x38>)
 8009090:	6263      	str	r3, [r4, #36]	; 0x24
 8009092:	4b05      	ldr	r3, [pc, #20]	; (80090a8 <std+0x3c>)
 8009094:	62a3      	str	r3, [r4, #40]	; 0x28
 8009096:	4b05      	ldr	r3, [pc, #20]	; (80090ac <std+0x40>)
 8009098:	62e3      	str	r3, [r4, #44]	; 0x2c
 800909a:	4b05      	ldr	r3, [pc, #20]	; (80090b0 <std+0x44>)
 800909c:	6224      	str	r4, [r4, #32]
 800909e:	6323      	str	r3, [r4, #48]	; 0x30
 80090a0:	bd10      	pop	{r4, pc}
 80090a2:	bf00      	nop
 80090a4:	08009965 	.word	0x08009965
 80090a8:	08009987 	.word	0x08009987
 80090ac:	080099bf 	.word	0x080099bf
 80090b0:	080099e3 	.word	0x080099e3

080090b4 <_cleanup_r>:
 80090b4:	4901      	ldr	r1, [pc, #4]	; (80090bc <_cleanup_r+0x8>)
 80090b6:	f000 b8c1 	b.w	800923c <_fwalk_reent>
 80090ba:	bf00      	nop
 80090bc:	08008ff5 	.word	0x08008ff5

080090c0 <__sfmoreglue>:
 80090c0:	b570      	push	{r4, r5, r6, lr}
 80090c2:	1e4a      	subs	r2, r1, #1
 80090c4:	2568      	movs	r5, #104	; 0x68
 80090c6:	4355      	muls	r5, r2
 80090c8:	460e      	mov	r6, r1
 80090ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090ce:	f7ff fcad 	bl	8008a2c <_malloc_r>
 80090d2:	4604      	mov	r4, r0
 80090d4:	b140      	cbz	r0, 80090e8 <__sfmoreglue+0x28>
 80090d6:	2100      	movs	r1, #0
 80090d8:	e9c0 1600 	strd	r1, r6, [r0]
 80090dc:	300c      	adds	r0, #12
 80090de:	60a0      	str	r0, [r4, #8]
 80090e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090e4:	f7ff fc4a 	bl	800897c <memset>
 80090e8:	4620      	mov	r0, r4
 80090ea:	bd70      	pop	{r4, r5, r6, pc}

080090ec <__sfp_lock_acquire>:
 80090ec:	4801      	ldr	r0, [pc, #4]	; (80090f4 <__sfp_lock_acquire+0x8>)
 80090ee:	f000 b8d8 	b.w	80092a2 <__retarget_lock_acquire_recursive>
 80090f2:	bf00      	nop
 80090f4:	20004f60 	.word	0x20004f60

080090f8 <__sfp_lock_release>:
 80090f8:	4801      	ldr	r0, [pc, #4]	; (8009100 <__sfp_lock_release+0x8>)
 80090fa:	f000 b8d3 	b.w	80092a4 <__retarget_lock_release_recursive>
 80090fe:	bf00      	nop
 8009100:	20004f60 	.word	0x20004f60

08009104 <__sinit_lock_acquire>:
 8009104:	4801      	ldr	r0, [pc, #4]	; (800910c <__sinit_lock_acquire+0x8>)
 8009106:	f000 b8cc 	b.w	80092a2 <__retarget_lock_acquire_recursive>
 800910a:	bf00      	nop
 800910c:	20004f5b 	.word	0x20004f5b

08009110 <__sinit_lock_release>:
 8009110:	4801      	ldr	r0, [pc, #4]	; (8009118 <__sinit_lock_release+0x8>)
 8009112:	f000 b8c7 	b.w	80092a4 <__retarget_lock_release_recursive>
 8009116:	bf00      	nop
 8009118:	20004f5b 	.word	0x20004f5b

0800911c <__sinit>:
 800911c:	b510      	push	{r4, lr}
 800911e:	4604      	mov	r4, r0
 8009120:	f7ff fff0 	bl	8009104 <__sinit_lock_acquire>
 8009124:	69a3      	ldr	r3, [r4, #24]
 8009126:	b11b      	cbz	r3, 8009130 <__sinit+0x14>
 8009128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800912c:	f7ff bff0 	b.w	8009110 <__sinit_lock_release>
 8009130:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009134:	6523      	str	r3, [r4, #80]	; 0x50
 8009136:	4b13      	ldr	r3, [pc, #76]	; (8009184 <__sinit+0x68>)
 8009138:	4a13      	ldr	r2, [pc, #76]	; (8009188 <__sinit+0x6c>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	62a2      	str	r2, [r4, #40]	; 0x28
 800913e:	42a3      	cmp	r3, r4
 8009140:	bf04      	itt	eq
 8009142:	2301      	moveq	r3, #1
 8009144:	61a3      	streq	r3, [r4, #24]
 8009146:	4620      	mov	r0, r4
 8009148:	f000 f820 	bl	800918c <__sfp>
 800914c:	6060      	str	r0, [r4, #4]
 800914e:	4620      	mov	r0, r4
 8009150:	f000 f81c 	bl	800918c <__sfp>
 8009154:	60a0      	str	r0, [r4, #8]
 8009156:	4620      	mov	r0, r4
 8009158:	f000 f818 	bl	800918c <__sfp>
 800915c:	2200      	movs	r2, #0
 800915e:	60e0      	str	r0, [r4, #12]
 8009160:	2104      	movs	r1, #4
 8009162:	6860      	ldr	r0, [r4, #4]
 8009164:	f7ff ff82 	bl	800906c <std>
 8009168:	68a0      	ldr	r0, [r4, #8]
 800916a:	2201      	movs	r2, #1
 800916c:	2109      	movs	r1, #9
 800916e:	f7ff ff7d 	bl	800906c <std>
 8009172:	68e0      	ldr	r0, [r4, #12]
 8009174:	2202      	movs	r2, #2
 8009176:	2112      	movs	r1, #18
 8009178:	f7ff ff78 	bl	800906c <std>
 800917c:	2301      	movs	r3, #1
 800917e:	61a3      	str	r3, [r4, #24]
 8009180:	e7d2      	b.n	8009128 <__sinit+0xc>
 8009182:	bf00      	nop
 8009184:	08009dc8 	.word	0x08009dc8
 8009188:	080090b5 	.word	0x080090b5

0800918c <__sfp>:
 800918c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918e:	4607      	mov	r7, r0
 8009190:	f7ff ffac 	bl	80090ec <__sfp_lock_acquire>
 8009194:	4b1e      	ldr	r3, [pc, #120]	; (8009210 <__sfp+0x84>)
 8009196:	681e      	ldr	r6, [r3, #0]
 8009198:	69b3      	ldr	r3, [r6, #24]
 800919a:	b913      	cbnz	r3, 80091a2 <__sfp+0x16>
 800919c:	4630      	mov	r0, r6
 800919e:	f7ff ffbd 	bl	800911c <__sinit>
 80091a2:	3648      	adds	r6, #72	; 0x48
 80091a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091a8:	3b01      	subs	r3, #1
 80091aa:	d503      	bpl.n	80091b4 <__sfp+0x28>
 80091ac:	6833      	ldr	r3, [r6, #0]
 80091ae:	b30b      	cbz	r3, 80091f4 <__sfp+0x68>
 80091b0:	6836      	ldr	r6, [r6, #0]
 80091b2:	e7f7      	b.n	80091a4 <__sfp+0x18>
 80091b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80091b8:	b9d5      	cbnz	r5, 80091f0 <__sfp+0x64>
 80091ba:	4b16      	ldr	r3, [pc, #88]	; (8009214 <__sfp+0x88>)
 80091bc:	60e3      	str	r3, [r4, #12]
 80091be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091c2:	6665      	str	r5, [r4, #100]	; 0x64
 80091c4:	f000 f86c 	bl	80092a0 <__retarget_lock_init_recursive>
 80091c8:	f7ff ff96 	bl	80090f8 <__sfp_lock_release>
 80091cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80091d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80091d4:	6025      	str	r5, [r4, #0]
 80091d6:	61a5      	str	r5, [r4, #24]
 80091d8:	2208      	movs	r2, #8
 80091da:	4629      	mov	r1, r5
 80091dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80091e0:	f7ff fbcc 	bl	800897c <memset>
 80091e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80091e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80091ec:	4620      	mov	r0, r4
 80091ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091f0:	3468      	adds	r4, #104	; 0x68
 80091f2:	e7d9      	b.n	80091a8 <__sfp+0x1c>
 80091f4:	2104      	movs	r1, #4
 80091f6:	4638      	mov	r0, r7
 80091f8:	f7ff ff62 	bl	80090c0 <__sfmoreglue>
 80091fc:	4604      	mov	r4, r0
 80091fe:	6030      	str	r0, [r6, #0]
 8009200:	2800      	cmp	r0, #0
 8009202:	d1d5      	bne.n	80091b0 <__sfp+0x24>
 8009204:	f7ff ff78 	bl	80090f8 <__sfp_lock_release>
 8009208:	230c      	movs	r3, #12
 800920a:	603b      	str	r3, [r7, #0]
 800920c:	e7ee      	b.n	80091ec <__sfp+0x60>
 800920e:	bf00      	nop
 8009210:	08009dc8 	.word	0x08009dc8
 8009214:	ffff0001 	.word	0xffff0001

08009218 <fiprintf>:
 8009218:	b40e      	push	{r1, r2, r3}
 800921a:	b503      	push	{r0, r1, lr}
 800921c:	4601      	mov	r1, r0
 800921e:	ab03      	add	r3, sp, #12
 8009220:	4805      	ldr	r0, [pc, #20]	; (8009238 <fiprintf+0x20>)
 8009222:	f853 2b04 	ldr.w	r2, [r3], #4
 8009226:	6800      	ldr	r0, [r0, #0]
 8009228:	9301      	str	r3, [sp, #4]
 800922a:	f000 f8d7 	bl	80093dc <_vfiprintf_r>
 800922e:	b002      	add	sp, #8
 8009230:	f85d eb04 	ldr.w	lr, [sp], #4
 8009234:	b003      	add	sp, #12
 8009236:	4770      	bx	lr
 8009238:	2000001c 	.word	0x2000001c

0800923c <_fwalk_reent>:
 800923c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009240:	4606      	mov	r6, r0
 8009242:	4688      	mov	r8, r1
 8009244:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009248:	2700      	movs	r7, #0
 800924a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800924e:	f1b9 0901 	subs.w	r9, r9, #1
 8009252:	d505      	bpl.n	8009260 <_fwalk_reent+0x24>
 8009254:	6824      	ldr	r4, [r4, #0]
 8009256:	2c00      	cmp	r4, #0
 8009258:	d1f7      	bne.n	800924a <_fwalk_reent+0xe>
 800925a:	4638      	mov	r0, r7
 800925c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009260:	89ab      	ldrh	r3, [r5, #12]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d907      	bls.n	8009276 <_fwalk_reent+0x3a>
 8009266:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800926a:	3301      	adds	r3, #1
 800926c:	d003      	beq.n	8009276 <_fwalk_reent+0x3a>
 800926e:	4629      	mov	r1, r5
 8009270:	4630      	mov	r0, r6
 8009272:	47c0      	blx	r8
 8009274:	4307      	orrs	r7, r0
 8009276:	3568      	adds	r5, #104	; 0x68
 8009278:	e7e9      	b.n	800924e <_fwalk_reent+0x12>
	...

0800927c <_gettimeofday_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	4d07      	ldr	r5, [pc, #28]	; (800929c <_gettimeofday_r+0x20>)
 8009280:	2300      	movs	r3, #0
 8009282:	4604      	mov	r4, r0
 8009284:	4608      	mov	r0, r1
 8009286:	4611      	mov	r1, r2
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	f000 fc63 	bl	8009b54 <_gettimeofday>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	d102      	bne.n	8009298 <_gettimeofday_r+0x1c>
 8009292:	682b      	ldr	r3, [r5, #0]
 8009294:	b103      	cbz	r3, 8009298 <_gettimeofday_r+0x1c>
 8009296:	6023      	str	r3, [r4, #0]
 8009298:	bd38      	pop	{r3, r4, r5, pc}
 800929a:	bf00      	nop
 800929c:	20004f64 	.word	0x20004f64

080092a0 <__retarget_lock_init_recursive>:
 80092a0:	4770      	bx	lr

080092a2 <__retarget_lock_acquire_recursive>:
 80092a2:	4770      	bx	lr

080092a4 <__retarget_lock_release_recursive>:
 80092a4:	4770      	bx	lr

080092a6 <__swhatbuf_r>:
 80092a6:	b570      	push	{r4, r5, r6, lr}
 80092a8:	460e      	mov	r6, r1
 80092aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ae:	2900      	cmp	r1, #0
 80092b0:	b096      	sub	sp, #88	; 0x58
 80092b2:	4614      	mov	r4, r2
 80092b4:	461d      	mov	r5, r3
 80092b6:	da07      	bge.n	80092c8 <__swhatbuf_r+0x22>
 80092b8:	2300      	movs	r3, #0
 80092ba:	602b      	str	r3, [r5, #0]
 80092bc:	89b3      	ldrh	r3, [r6, #12]
 80092be:	061a      	lsls	r2, r3, #24
 80092c0:	d410      	bmi.n	80092e4 <__swhatbuf_r+0x3e>
 80092c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092c6:	e00e      	b.n	80092e6 <__swhatbuf_r+0x40>
 80092c8:	466a      	mov	r2, sp
 80092ca:	f000 fbb9 	bl	8009a40 <_fstat_r>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	dbf2      	blt.n	80092b8 <__swhatbuf_r+0x12>
 80092d2:	9a01      	ldr	r2, [sp, #4]
 80092d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80092d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80092dc:	425a      	negs	r2, r3
 80092de:	415a      	adcs	r2, r3
 80092e0:	602a      	str	r2, [r5, #0]
 80092e2:	e7ee      	b.n	80092c2 <__swhatbuf_r+0x1c>
 80092e4:	2340      	movs	r3, #64	; 0x40
 80092e6:	2000      	movs	r0, #0
 80092e8:	6023      	str	r3, [r4, #0]
 80092ea:	b016      	add	sp, #88	; 0x58
 80092ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080092f0 <__smakebuf_r>:
 80092f0:	898b      	ldrh	r3, [r1, #12]
 80092f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092f4:	079d      	lsls	r5, r3, #30
 80092f6:	4606      	mov	r6, r0
 80092f8:	460c      	mov	r4, r1
 80092fa:	d507      	bpl.n	800930c <__smakebuf_r+0x1c>
 80092fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009300:	6023      	str	r3, [r4, #0]
 8009302:	6123      	str	r3, [r4, #16]
 8009304:	2301      	movs	r3, #1
 8009306:	6163      	str	r3, [r4, #20]
 8009308:	b002      	add	sp, #8
 800930a:	bd70      	pop	{r4, r5, r6, pc}
 800930c:	ab01      	add	r3, sp, #4
 800930e:	466a      	mov	r2, sp
 8009310:	f7ff ffc9 	bl	80092a6 <__swhatbuf_r>
 8009314:	9900      	ldr	r1, [sp, #0]
 8009316:	4605      	mov	r5, r0
 8009318:	4630      	mov	r0, r6
 800931a:	f7ff fb87 	bl	8008a2c <_malloc_r>
 800931e:	b948      	cbnz	r0, 8009334 <__smakebuf_r+0x44>
 8009320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009324:	059a      	lsls	r2, r3, #22
 8009326:	d4ef      	bmi.n	8009308 <__smakebuf_r+0x18>
 8009328:	f023 0303 	bic.w	r3, r3, #3
 800932c:	f043 0302 	orr.w	r3, r3, #2
 8009330:	81a3      	strh	r3, [r4, #12]
 8009332:	e7e3      	b.n	80092fc <__smakebuf_r+0xc>
 8009334:	4b0d      	ldr	r3, [pc, #52]	; (800936c <__smakebuf_r+0x7c>)
 8009336:	62b3      	str	r3, [r6, #40]	; 0x28
 8009338:	89a3      	ldrh	r3, [r4, #12]
 800933a:	6020      	str	r0, [r4, #0]
 800933c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009340:	81a3      	strh	r3, [r4, #12]
 8009342:	9b00      	ldr	r3, [sp, #0]
 8009344:	6163      	str	r3, [r4, #20]
 8009346:	9b01      	ldr	r3, [sp, #4]
 8009348:	6120      	str	r0, [r4, #16]
 800934a:	b15b      	cbz	r3, 8009364 <__smakebuf_r+0x74>
 800934c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009350:	4630      	mov	r0, r6
 8009352:	f000 fb87 	bl	8009a64 <_isatty_r>
 8009356:	b128      	cbz	r0, 8009364 <__smakebuf_r+0x74>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f023 0303 	bic.w	r3, r3, #3
 800935e:	f043 0301 	orr.w	r3, r3, #1
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	89a0      	ldrh	r0, [r4, #12]
 8009366:	4305      	orrs	r5, r0
 8009368:	81a5      	strh	r5, [r4, #12]
 800936a:	e7cd      	b.n	8009308 <__smakebuf_r+0x18>
 800936c:	080090b5 	.word	0x080090b5

08009370 <__malloc_lock>:
 8009370:	4801      	ldr	r0, [pc, #4]	; (8009378 <__malloc_lock+0x8>)
 8009372:	f7ff bf96 	b.w	80092a2 <__retarget_lock_acquire_recursive>
 8009376:	bf00      	nop
 8009378:	20004f5c 	.word	0x20004f5c

0800937c <__malloc_unlock>:
 800937c:	4801      	ldr	r0, [pc, #4]	; (8009384 <__malloc_unlock+0x8>)
 800937e:	f7ff bf91 	b.w	80092a4 <__retarget_lock_release_recursive>
 8009382:	bf00      	nop
 8009384:	20004f5c 	.word	0x20004f5c

08009388 <__sfputc_r>:
 8009388:	6893      	ldr	r3, [r2, #8]
 800938a:	3b01      	subs	r3, #1
 800938c:	2b00      	cmp	r3, #0
 800938e:	b410      	push	{r4}
 8009390:	6093      	str	r3, [r2, #8]
 8009392:	da08      	bge.n	80093a6 <__sfputc_r+0x1e>
 8009394:	6994      	ldr	r4, [r2, #24]
 8009396:	42a3      	cmp	r3, r4
 8009398:	db01      	blt.n	800939e <__sfputc_r+0x16>
 800939a:	290a      	cmp	r1, #10
 800939c:	d103      	bne.n	80093a6 <__sfputc_r+0x1e>
 800939e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a2:	f7ff bcc3 	b.w	8008d2c <__swbuf_r>
 80093a6:	6813      	ldr	r3, [r2, #0]
 80093a8:	1c58      	adds	r0, r3, #1
 80093aa:	6010      	str	r0, [r2, #0]
 80093ac:	7019      	strb	r1, [r3, #0]
 80093ae:	4608      	mov	r0, r1
 80093b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <__sfputs_r>:
 80093b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b8:	4606      	mov	r6, r0
 80093ba:	460f      	mov	r7, r1
 80093bc:	4614      	mov	r4, r2
 80093be:	18d5      	adds	r5, r2, r3
 80093c0:	42ac      	cmp	r4, r5
 80093c2:	d101      	bne.n	80093c8 <__sfputs_r+0x12>
 80093c4:	2000      	movs	r0, #0
 80093c6:	e007      	b.n	80093d8 <__sfputs_r+0x22>
 80093c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093cc:	463a      	mov	r2, r7
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff ffda 	bl	8009388 <__sfputc_r>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d1f3      	bne.n	80093c0 <__sfputs_r+0xa>
 80093d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093dc <_vfiprintf_r>:
 80093dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e0:	460d      	mov	r5, r1
 80093e2:	b09d      	sub	sp, #116	; 0x74
 80093e4:	4614      	mov	r4, r2
 80093e6:	4698      	mov	r8, r3
 80093e8:	4606      	mov	r6, r0
 80093ea:	b118      	cbz	r0, 80093f4 <_vfiprintf_r+0x18>
 80093ec:	6983      	ldr	r3, [r0, #24]
 80093ee:	b90b      	cbnz	r3, 80093f4 <_vfiprintf_r+0x18>
 80093f0:	f7ff fe94 	bl	800911c <__sinit>
 80093f4:	4b89      	ldr	r3, [pc, #548]	; (800961c <_vfiprintf_r+0x240>)
 80093f6:	429d      	cmp	r5, r3
 80093f8:	d11b      	bne.n	8009432 <_vfiprintf_r+0x56>
 80093fa:	6875      	ldr	r5, [r6, #4]
 80093fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093fe:	07d9      	lsls	r1, r3, #31
 8009400:	d405      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009402:	89ab      	ldrh	r3, [r5, #12]
 8009404:	059a      	lsls	r2, r3, #22
 8009406:	d402      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800940a:	f7ff ff4a 	bl	80092a2 <__retarget_lock_acquire_recursive>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	071b      	lsls	r3, r3, #28
 8009412:	d501      	bpl.n	8009418 <_vfiprintf_r+0x3c>
 8009414:	692b      	ldr	r3, [r5, #16]
 8009416:	b9eb      	cbnz	r3, 8009454 <_vfiprintf_r+0x78>
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f7ff fcd8 	bl	8008dd0 <__swsetup_r>
 8009420:	b1c0      	cbz	r0, 8009454 <_vfiprintf_r+0x78>
 8009422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009424:	07dc      	lsls	r4, r3, #31
 8009426:	d50e      	bpl.n	8009446 <_vfiprintf_r+0x6a>
 8009428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800942c:	b01d      	add	sp, #116	; 0x74
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	4b7b      	ldr	r3, [pc, #492]	; (8009620 <_vfiprintf_r+0x244>)
 8009434:	429d      	cmp	r5, r3
 8009436:	d101      	bne.n	800943c <_vfiprintf_r+0x60>
 8009438:	68b5      	ldr	r5, [r6, #8]
 800943a:	e7df      	b.n	80093fc <_vfiprintf_r+0x20>
 800943c:	4b79      	ldr	r3, [pc, #484]	; (8009624 <_vfiprintf_r+0x248>)
 800943e:	429d      	cmp	r5, r3
 8009440:	bf08      	it	eq
 8009442:	68f5      	ldreq	r5, [r6, #12]
 8009444:	e7da      	b.n	80093fc <_vfiprintf_r+0x20>
 8009446:	89ab      	ldrh	r3, [r5, #12]
 8009448:	0598      	lsls	r0, r3, #22
 800944a:	d4ed      	bmi.n	8009428 <_vfiprintf_r+0x4c>
 800944c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800944e:	f7ff ff29 	bl	80092a4 <__retarget_lock_release_recursive>
 8009452:	e7e9      	b.n	8009428 <_vfiprintf_r+0x4c>
 8009454:	2300      	movs	r3, #0
 8009456:	9309      	str	r3, [sp, #36]	; 0x24
 8009458:	2320      	movs	r3, #32
 800945a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800945e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009462:	2330      	movs	r3, #48	; 0x30
 8009464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009628 <_vfiprintf_r+0x24c>
 8009468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800946c:	f04f 0901 	mov.w	r9, #1
 8009470:	4623      	mov	r3, r4
 8009472:	469a      	mov	sl, r3
 8009474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009478:	b10a      	cbz	r2, 800947e <_vfiprintf_r+0xa2>
 800947a:	2a25      	cmp	r2, #37	; 0x25
 800947c:	d1f9      	bne.n	8009472 <_vfiprintf_r+0x96>
 800947e:	ebba 0b04 	subs.w	fp, sl, r4
 8009482:	d00b      	beq.n	800949c <_vfiprintf_r+0xc0>
 8009484:	465b      	mov	r3, fp
 8009486:	4622      	mov	r2, r4
 8009488:	4629      	mov	r1, r5
 800948a:	4630      	mov	r0, r6
 800948c:	f7ff ff93 	bl	80093b6 <__sfputs_r>
 8009490:	3001      	adds	r0, #1
 8009492:	f000 80aa 	beq.w	80095ea <_vfiprintf_r+0x20e>
 8009496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009498:	445a      	add	r2, fp
 800949a:	9209      	str	r2, [sp, #36]	; 0x24
 800949c:	f89a 3000 	ldrb.w	r3, [sl]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 80a2 	beq.w	80095ea <_vfiprintf_r+0x20e>
 80094a6:	2300      	movs	r3, #0
 80094a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094b0:	f10a 0a01 	add.w	sl, sl, #1
 80094b4:	9304      	str	r3, [sp, #16]
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094bc:	931a      	str	r3, [sp, #104]	; 0x68
 80094be:	4654      	mov	r4, sl
 80094c0:	2205      	movs	r2, #5
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	4858      	ldr	r0, [pc, #352]	; (8009628 <_vfiprintf_r+0x24c>)
 80094c8:	f7f6 fea2 	bl	8000210 <memchr>
 80094cc:	9a04      	ldr	r2, [sp, #16]
 80094ce:	b9d8      	cbnz	r0, 8009508 <_vfiprintf_r+0x12c>
 80094d0:	06d1      	lsls	r1, r2, #27
 80094d2:	bf44      	itt	mi
 80094d4:	2320      	movmi	r3, #32
 80094d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094da:	0713      	lsls	r3, r2, #28
 80094dc:	bf44      	itt	mi
 80094de:	232b      	movmi	r3, #43	; 0x2b
 80094e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e4:	f89a 3000 	ldrb.w	r3, [sl]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d015      	beq.n	8009518 <_vfiprintf_r+0x13c>
 80094ec:	9a07      	ldr	r2, [sp, #28]
 80094ee:	4654      	mov	r4, sl
 80094f0:	2000      	movs	r0, #0
 80094f2:	f04f 0c0a 	mov.w	ip, #10
 80094f6:	4621      	mov	r1, r4
 80094f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094fc:	3b30      	subs	r3, #48	; 0x30
 80094fe:	2b09      	cmp	r3, #9
 8009500:	d94e      	bls.n	80095a0 <_vfiprintf_r+0x1c4>
 8009502:	b1b0      	cbz	r0, 8009532 <_vfiprintf_r+0x156>
 8009504:	9207      	str	r2, [sp, #28]
 8009506:	e014      	b.n	8009532 <_vfiprintf_r+0x156>
 8009508:	eba0 0308 	sub.w	r3, r0, r8
 800950c:	fa09 f303 	lsl.w	r3, r9, r3
 8009510:	4313      	orrs	r3, r2
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	46a2      	mov	sl, r4
 8009516:	e7d2      	b.n	80094be <_vfiprintf_r+0xe2>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	1d19      	adds	r1, r3, #4
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	9103      	str	r1, [sp, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	bfbb      	ittet	lt
 8009524:	425b      	neglt	r3, r3
 8009526:	f042 0202 	orrlt.w	r2, r2, #2
 800952a:	9307      	strge	r3, [sp, #28]
 800952c:	9307      	strlt	r3, [sp, #28]
 800952e:	bfb8      	it	lt
 8009530:	9204      	strlt	r2, [sp, #16]
 8009532:	7823      	ldrb	r3, [r4, #0]
 8009534:	2b2e      	cmp	r3, #46	; 0x2e
 8009536:	d10c      	bne.n	8009552 <_vfiprintf_r+0x176>
 8009538:	7863      	ldrb	r3, [r4, #1]
 800953a:	2b2a      	cmp	r3, #42	; 0x2a
 800953c:	d135      	bne.n	80095aa <_vfiprintf_r+0x1ce>
 800953e:	9b03      	ldr	r3, [sp, #12]
 8009540:	1d1a      	adds	r2, r3, #4
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	9203      	str	r2, [sp, #12]
 8009546:	2b00      	cmp	r3, #0
 8009548:	bfb8      	it	lt
 800954a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800954e:	3402      	adds	r4, #2
 8009550:	9305      	str	r3, [sp, #20]
 8009552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009638 <_vfiprintf_r+0x25c>
 8009556:	7821      	ldrb	r1, [r4, #0]
 8009558:	2203      	movs	r2, #3
 800955a:	4650      	mov	r0, sl
 800955c:	f7f6 fe58 	bl	8000210 <memchr>
 8009560:	b140      	cbz	r0, 8009574 <_vfiprintf_r+0x198>
 8009562:	2340      	movs	r3, #64	; 0x40
 8009564:	eba0 000a 	sub.w	r0, r0, sl
 8009568:	fa03 f000 	lsl.w	r0, r3, r0
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	4303      	orrs	r3, r0
 8009570:	3401      	adds	r4, #1
 8009572:	9304      	str	r3, [sp, #16]
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	482c      	ldr	r0, [pc, #176]	; (800962c <_vfiprintf_r+0x250>)
 800957a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800957e:	2206      	movs	r2, #6
 8009580:	f7f6 fe46 	bl	8000210 <memchr>
 8009584:	2800      	cmp	r0, #0
 8009586:	d03f      	beq.n	8009608 <_vfiprintf_r+0x22c>
 8009588:	4b29      	ldr	r3, [pc, #164]	; (8009630 <_vfiprintf_r+0x254>)
 800958a:	bb1b      	cbnz	r3, 80095d4 <_vfiprintf_r+0x1f8>
 800958c:	9b03      	ldr	r3, [sp, #12]
 800958e:	3307      	adds	r3, #7
 8009590:	f023 0307 	bic.w	r3, r3, #7
 8009594:	3308      	adds	r3, #8
 8009596:	9303      	str	r3, [sp, #12]
 8009598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959a:	443b      	add	r3, r7
 800959c:	9309      	str	r3, [sp, #36]	; 0x24
 800959e:	e767      	b.n	8009470 <_vfiprintf_r+0x94>
 80095a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80095a4:	460c      	mov	r4, r1
 80095a6:	2001      	movs	r0, #1
 80095a8:	e7a5      	b.n	80094f6 <_vfiprintf_r+0x11a>
 80095aa:	2300      	movs	r3, #0
 80095ac:	3401      	adds	r4, #1
 80095ae:	9305      	str	r3, [sp, #20]
 80095b0:	4619      	mov	r1, r3
 80095b2:	f04f 0c0a 	mov.w	ip, #10
 80095b6:	4620      	mov	r0, r4
 80095b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095bc:	3a30      	subs	r2, #48	; 0x30
 80095be:	2a09      	cmp	r2, #9
 80095c0:	d903      	bls.n	80095ca <_vfiprintf_r+0x1ee>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d0c5      	beq.n	8009552 <_vfiprintf_r+0x176>
 80095c6:	9105      	str	r1, [sp, #20]
 80095c8:	e7c3      	b.n	8009552 <_vfiprintf_r+0x176>
 80095ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80095ce:	4604      	mov	r4, r0
 80095d0:	2301      	movs	r3, #1
 80095d2:	e7f0      	b.n	80095b6 <_vfiprintf_r+0x1da>
 80095d4:	ab03      	add	r3, sp, #12
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	462a      	mov	r2, r5
 80095da:	4b16      	ldr	r3, [pc, #88]	; (8009634 <_vfiprintf_r+0x258>)
 80095dc:	a904      	add	r1, sp, #16
 80095de:	4630      	mov	r0, r6
 80095e0:	f3af 8000 	nop.w
 80095e4:	4607      	mov	r7, r0
 80095e6:	1c78      	adds	r0, r7, #1
 80095e8:	d1d6      	bne.n	8009598 <_vfiprintf_r+0x1bc>
 80095ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095ec:	07d9      	lsls	r1, r3, #31
 80095ee:	d405      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f0:	89ab      	ldrh	r3, [r5, #12]
 80095f2:	059a      	lsls	r2, r3, #22
 80095f4:	d402      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095f8:	f7ff fe54 	bl	80092a4 <__retarget_lock_release_recursive>
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	065b      	lsls	r3, r3, #25
 8009600:	f53f af12 	bmi.w	8009428 <_vfiprintf_r+0x4c>
 8009604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009606:	e711      	b.n	800942c <_vfiprintf_r+0x50>
 8009608:	ab03      	add	r3, sp, #12
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	462a      	mov	r2, r5
 800960e:	4b09      	ldr	r3, [pc, #36]	; (8009634 <_vfiprintf_r+0x258>)
 8009610:	a904      	add	r1, sp, #16
 8009612:	4630      	mov	r0, r6
 8009614:	f000 f880 	bl	8009718 <_printf_i>
 8009618:	e7e4      	b.n	80095e4 <_vfiprintf_r+0x208>
 800961a:	bf00      	nop
 800961c:	08009ea0 	.word	0x08009ea0
 8009620:	08009ec0 	.word	0x08009ec0
 8009624:	08009e80 	.word	0x08009e80
 8009628:	08009ee0 	.word	0x08009ee0
 800962c:	08009eea 	.word	0x08009eea
 8009630:	00000000 	.word	0x00000000
 8009634:	080093b7 	.word	0x080093b7
 8009638:	08009ee6 	.word	0x08009ee6

0800963c <_printf_common>:
 800963c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009640:	4616      	mov	r6, r2
 8009642:	4699      	mov	r9, r3
 8009644:	688a      	ldr	r2, [r1, #8]
 8009646:	690b      	ldr	r3, [r1, #16]
 8009648:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800964c:	4293      	cmp	r3, r2
 800964e:	bfb8      	it	lt
 8009650:	4613      	movlt	r3, r2
 8009652:	6033      	str	r3, [r6, #0]
 8009654:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009658:	4607      	mov	r7, r0
 800965a:	460c      	mov	r4, r1
 800965c:	b10a      	cbz	r2, 8009662 <_printf_common+0x26>
 800965e:	3301      	adds	r3, #1
 8009660:	6033      	str	r3, [r6, #0]
 8009662:	6823      	ldr	r3, [r4, #0]
 8009664:	0699      	lsls	r1, r3, #26
 8009666:	bf42      	ittt	mi
 8009668:	6833      	ldrmi	r3, [r6, #0]
 800966a:	3302      	addmi	r3, #2
 800966c:	6033      	strmi	r3, [r6, #0]
 800966e:	6825      	ldr	r5, [r4, #0]
 8009670:	f015 0506 	ands.w	r5, r5, #6
 8009674:	d106      	bne.n	8009684 <_printf_common+0x48>
 8009676:	f104 0a19 	add.w	sl, r4, #25
 800967a:	68e3      	ldr	r3, [r4, #12]
 800967c:	6832      	ldr	r2, [r6, #0]
 800967e:	1a9b      	subs	r3, r3, r2
 8009680:	42ab      	cmp	r3, r5
 8009682:	dc26      	bgt.n	80096d2 <_printf_common+0x96>
 8009684:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009688:	1e13      	subs	r3, r2, #0
 800968a:	6822      	ldr	r2, [r4, #0]
 800968c:	bf18      	it	ne
 800968e:	2301      	movne	r3, #1
 8009690:	0692      	lsls	r2, r2, #26
 8009692:	d42b      	bmi.n	80096ec <_printf_common+0xb0>
 8009694:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009698:	4649      	mov	r1, r9
 800969a:	4638      	mov	r0, r7
 800969c:	47c0      	blx	r8
 800969e:	3001      	adds	r0, #1
 80096a0:	d01e      	beq.n	80096e0 <_printf_common+0xa4>
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	68e5      	ldr	r5, [r4, #12]
 80096a6:	6832      	ldr	r2, [r6, #0]
 80096a8:	f003 0306 	and.w	r3, r3, #6
 80096ac:	2b04      	cmp	r3, #4
 80096ae:	bf08      	it	eq
 80096b0:	1aad      	subeq	r5, r5, r2
 80096b2:	68a3      	ldr	r3, [r4, #8]
 80096b4:	6922      	ldr	r2, [r4, #16]
 80096b6:	bf0c      	ite	eq
 80096b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096bc:	2500      	movne	r5, #0
 80096be:	4293      	cmp	r3, r2
 80096c0:	bfc4      	itt	gt
 80096c2:	1a9b      	subgt	r3, r3, r2
 80096c4:	18ed      	addgt	r5, r5, r3
 80096c6:	2600      	movs	r6, #0
 80096c8:	341a      	adds	r4, #26
 80096ca:	42b5      	cmp	r5, r6
 80096cc:	d11a      	bne.n	8009704 <_printf_common+0xc8>
 80096ce:	2000      	movs	r0, #0
 80096d0:	e008      	b.n	80096e4 <_printf_common+0xa8>
 80096d2:	2301      	movs	r3, #1
 80096d4:	4652      	mov	r2, sl
 80096d6:	4649      	mov	r1, r9
 80096d8:	4638      	mov	r0, r7
 80096da:	47c0      	blx	r8
 80096dc:	3001      	adds	r0, #1
 80096de:	d103      	bne.n	80096e8 <_printf_common+0xac>
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e8:	3501      	adds	r5, #1
 80096ea:	e7c6      	b.n	800967a <_printf_common+0x3e>
 80096ec:	18e1      	adds	r1, r4, r3
 80096ee:	1c5a      	adds	r2, r3, #1
 80096f0:	2030      	movs	r0, #48	; 0x30
 80096f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80096f6:	4422      	add	r2, r4
 80096f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009700:	3302      	adds	r3, #2
 8009702:	e7c7      	b.n	8009694 <_printf_common+0x58>
 8009704:	2301      	movs	r3, #1
 8009706:	4622      	mov	r2, r4
 8009708:	4649      	mov	r1, r9
 800970a:	4638      	mov	r0, r7
 800970c:	47c0      	blx	r8
 800970e:	3001      	adds	r0, #1
 8009710:	d0e6      	beq.n	80096e0 <_printf_common+0xa4>
 8009712:	3601      	adds	r6, #1
 8009714:	e7d9      	b.n	80096ca <_printf_common+0x8e>
	...

08009718 <_printf_i>:
 8009718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800971c:	460c      	mov	r4, r1
 800971e:	4691      	mov	r9, r2
 8009720:	7e27      	ldrb	r7, [r4, #24]
 8009722:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009724:	2f78      	cmp	r7, #120	; 0x78
 8009726:	4680      	mov	r8, r0
 8009728:	469a      	mov	sl, r3
 800972a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800972e:	d807      	bhi.n	8009740 <_printf_i+0x28>
 8009730:	2f62      	cmp	r7, #98	; 0x62
 8009732:	d80a      	bhi.n	800974a <_printf_i+0x32>
 8009734:	2f00      	cmp	r7, #0
 8009736:	f000 80d8 	beq.w	80098ea <_printf_i+0x1d2>
 800973a:	2f58      	cmp	r7, #88	; 0x58
 800973c:	f000 80a3 	beq.w	8009886 <_printf_i+0x16e>
 8009740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009744:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009748:	e03a      	b.n	80097c0 <_printf_i+0xa8>
 800974a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800974e:	2b15      	cmp	r3, #21
 8009750:	d8f6      	bhi.n	8009740 <_printf_i+0x28>
 8009752:	a001      	add	r0, pc, #4	; (adr r0, 8009758 <_printf_i+0x40>)
 8009754:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009758:	080097b1 	.word	0x080097b1
 800975c:	080097c5 	.word	0x080097c5
 8009760:	08009741 	.word	0x08009741
 8009764:	08009741 	.word	0x08009741
 8009768:	08009741 	.word	0x08009741
 800976c:	08009741 	.word	0x08009741
 8009770:	080097c5 	.word	0x080097c5
 8009774:	08009741 	.word	0x08009741
 8009778:	08009741 	.word	0x08009741
 800977c:	08009741 	.word	0x08009741
 8009780:	08009741 	.word	0x08009741
 8009784:	080098d1 	.word	0x080098d1
 8009788:	080097f5 	.word	0x080097f5
 800978c:	080098b3 	.word	0x080098b3
 8009790:	08009741 	.word	0x08009741
 8009794:	08009741 	.word	0x08009741
 8009798:	080098f3 	.word	0x080098f3
 800979c:	08009741 	.word	0x08009741
 80097a0:	080097f5 	.word	0x080097f5
 80097a4:	08009741 	.word	0x08009741
 80097a8:	08009741 	.word	0x08009741
 80097ac:	080098bb 	.word	0x080098bb
 80097b0:	680b      	ldr	r3, [r1, #0]
 80097b2:	1d1a      	adds	r2, r3, #4
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	600a      	str	r2, [r1, #0]
 80097b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80097bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80097c0:	2301      	movs	r3, #1
 80097c2:	e0a3      	b.n	800990c <_printf_i+0x1f4>
 80097c4:	6825      	ldr	r5, [r4, #0]
 80097c6:	6808      	ldr	r0, [r1, #0]
 80097c8:	062e      	lsls	r6, r5, #24
 80097ca:	f100 0304 	add.w	r3, r0, #4
 80097ce:	d50a      	bpl.n	80097e6 <_printf_i+0xce>
 80097d0:	6805      	ldr	r5, [r0, #0]
 80097d2:	600b      	str	r3, [r1, #0]
 80097d4:	2d00      	cmp	r5, #0
 80097d6:	da03      	bge.n	80097e0 <_printf_i+0xc8>
 80097d8:	232d      	movs	r3, #45	; 0x2d
 80097da:	426d      	negs	r5, r5
 80097dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097e0:	485e      	ldr	r0, [pc, #376]	; (800995c <_printf_i+0x244>)
 80097e2:	230a      	movs	r3, #10
 80097e4:	e019      	b.n	800981a <_printf_i+0x102>
 80097e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80097ea:	6805      	ldr	r5, [r0, #0]
 80097ec:	600b      	str	r3, [r1, #0]
 80097ee:	bf18      	it	ne
 80097f0:	b22d      	sxthne	r5, r5
 80097f2:	e7ef      	b.n	80097d4 <_printf_i+0xbc>
 80097f4:	680b      	ldr	r3, [r1, #0]
 80097f6:	6825      	ldr	r5, [r4, #0]
 80097f8:	1d18      	adds	r0, r3, #4
 80097fa:	6008      	str	r0, [r1, #0]
 80097fc:	0628      	lsls	r0, r5, #24
 80097fe:	d501      	bpl.n	8009804 <_printf_i+0xec>
 8009800:	681d      	ldr	r5, [r3, #0]
 8009802:	e002      	b.n	800980a <_printf_i+0xf2>
 8009804:	0669      	lsls	r1, r5, #25
 8009806:	d5fb      	bpl.n	8009800 <_printf_i+0xe8>
 8009808:	881d      	ldrh	r5, [r3, #0]
 800980a:	4854      	ldr	r0, [pc, #336]	; (800995c <_printf_i+0x244>)
 800980c:	2f6f      	cmp	r7, #111	; 0x6f
 800980e:	bf0c      	ite	eq
 8009810:	2308      	moveq	r3, #8
 8009812:	230a      	movne	r3, #10
 8009814:	2100      	movs	r1, #0
 8009816:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800981a:	6866      	ldr	r6, [r4, #4]
 800981c:	60a6      	str	r6, [r4, #8]
 800981e:	2e00      	cmp	r6, #0
 8009820:	bfa2      	ittt	ge
 8009822:	6821      	ldrge	r1, [r4, #0]
 8009824:	f021 0104 	bicge.w	r1, r1, #4
 8009828:	6021      	strge	r1, [r4, #0]
 800982a:	b90d      	cbnz	r5, 8009830 <_printf_i+0x118>
 800982c:	2e00      	cmp	r6, #0
 800982e:	d04d      	beq.n	80098cc <_printf_i+0x1b4>
 8009830:	4616      	mov	r6, r2
 8009832:	fbb5 f1f3 	udiv	r1, r5, r3
 8009836:	fb03 5711 	mls	r7, r3, r1, r5
 800983a:	5dc7      	ldrb	r7, [r0, r7]
 800983c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009840:	462f      	mov	r7, r5
 8009842:	42bb      	cmp	r3, r7
 8009844:	460d      	mov	r5, r1
 8009846:	d9f4      	bls.n	8009832 <_printf_i+0x11a>
 8009848:	2b08      	cmp	r3, #8
 800984a:	d10b      	bne.n	8009864 <_printf_i+0x14c>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	07df      	lsls	r7, r3, #31
 8009850:	d508      	bpl.n	8009864 <_printf_i+0x14c>
 8009852:	6923      	ldr	r3, [r4, #16]
 8009854:	6861      	ldr	r1, [r4, #4]
 8009856:	4299      	cmp	r1, r3
 8009858:	bfde      	ittt	le
 800985a:	2330      	movle	r3, #48	; 0x30
 800985c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009860:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8009864:	1b92      	subs	r2, r2, r6
 8009866:	6122      	str	r2, [r4, #16]
 8009868:	f8cd a000 	str.w	sl, [sp]
 800986c:	464b      	mov	r3, r9
 800986e:	aa03      	add	r2, sp, #12
 8009870:	4621      	mov	r1, r4
 8009872:	4640      	mov	r0, r8
 8009874:	f7ff fee2 	bl	800963c <_printf_common>
 8009878:	3001      	adds	r0, #1
 800987a:	d14c      	bne.n	8009916 <_printf_i+0x1fe>
 800987c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009880:	b004      	add	sp, #16
 8009882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009886:	4835      	ldr	r0, [pc, #212]	; (800995c <_printf_i+0x244>)
 8009888:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	680e      	ldr	r6, [r1, #0]
 8009890:	061f      	lsls	r7, r3, #24
 8009892:	f856 5b04 	ldr.w	r5, [r6], #4
 8009896:	600e      	str	r6, [r1, #0]
 8009898:	d514      	bpl.n	80098c4 <_printf_i+0x1ac>
 800989a:	07d9      	lsls	r1, r3, #31
 800989c:	bf44      	itt	mi
 800989e:	f043 0320 	orrmi.w	r3, r3, #32
 80098a2:	6023      	strmi	r3, [r4, #0]
 80098a4:	b91d      	cbnz	r5, 80098ae <_printf_i+0x196>
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	f023 0320 	bic.w	r3, r3, #32
 80098ac:	6023      	str	r3, [r4, #0]
 80098ae:	2310      	movs	r3, #16
 80098b0:	e7b0      	b.n	8009814 <_printf_i+0xfc>
 80098b2:	6823      	ldr	r3, [r4, #0]
 80098b4:	f043 0320 	orr.w	r3, r3, #32
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	2378      	movs	r3, #120	; 0x78
 80098bc:	4828      	ldr	r0, [pc, #160]	; (8009960 <_printf_i+0x248>)
 80098be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80098c2:	e7e3      	b.n	800988c <_printf_i+0x174>
 80098c4:	065e      	lsls	r6, r3, #25
 80098c6:	bf48      	it	mi
 80098c8:	b2ad      	uxthmi	r5, r5
 80098ca:	e7e6      	b.n	800989a <_printf_i+0x182>
 80098cc:	4616      	mov	r6, r2
 80098ce:	e7bb      	b.n	8009848 <_printf_i+0x130>
 80098d0:	680b      	ldr	r3, [r1, #0]
 80098d2:	6826      	ldr	r6, [r4, #0]
 80098d4:	6960      	ldr	r0, [r4, #20]
 80098d6:	1d1d      	adds	r5, r3, #4
 80098d8:	600d      	str	r5, [r1, #0]
 80098da:	0635      	lsls	r5, r6, #24
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	d501      	bpl.n	80098e4 <_printf_i+0x1cc>
 80098e0:	6018      	str	r0, [r3, #0]
 80098e2:	e002      	b.n	80098ea <_printf_i+0x1d2>
 80098e4:	0671      	lsls	r1, r6, #25
 80098e6:	d5fb      	bpl.n	80098e0 <_printf_i+0x1c8>
 80098e8:	8018      	strh	r0, [r3, #0]
 80098ea:	2300      	movs	r3, #0
 80098ec:	6123      	str	r3, [r4, #16]
 80098ee:	4616      	mov	r6, r2
 80098f0:	e7ba      	b.n	8009868 <_printf_i+0x150>
 80098f2:	680b      	ldr	r3, [r1, #0]
 80098f4:	1d1a      	adds	r2, r3, #4
 80098f6:	600a      	str	r2, [r1, #0]
 80098f8:	681e      	ldr	r6, [r3, #0]
 80098fa:	6862      	ldr	r2, [r4, #4]
 80098fc:	2100      	movs	r1, #0
 80098fe:	4630      	mov	r0, r6
 8009900:	f7f6 fc86 	bl	8000210 <memchr>
 8009904:	b108      	cbz	r0, 800990a <_printf_i+0x1f2>
 8009906:	1b80      	subs	r0, r0, r6
 8009908:	6060      	str	r0, [r4, #4]
 800990a:	6863      	ldr	r3, [r4, #4]
 800990c:	6123      	str	r3, [r4, #16]
 800990e:	2300      	movs	r3, #0
 8009910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009914:	e7a8      	b.n	8009868 <_printf_i+0x150>
 8009916:	6923      	ldr	r3, [r4, #16]
 8009918:	4632      	mov	r2, r6
 800991a:	4649      	mov	r1, r9
 800991c:	4640      	mov	r0, r8
 800991e:	47d0      	blx	sl
 8009920:	3001      	adds	r0, #1
 8009922:	d0ab      	beq.n	800987c <_printf_i+0x164>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	079b      	lsls	r3, r3, #30
 8009928:	d413      	bmi.n	8009952 <_printf_i+0x23a>
 800992a:	68e0      	ldr	r0, [r4, #12]
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	4298      	cmp	r0, r3
 8009930:	bfb8      	it	lt
 8009932:	4618      	movlt	r0, r3
 8009934:	e7a4      	b.n	8009880 <_printf_i+0x168>
 8009936:	2301      	movs	r3, #1
 8009938:	4632      	mov	r2, r6
 800993a:	4649      	mov	r1, r9
 800993c:	4640      	mov	r0, r8
 800993e:	47d0      	blx	sl
 8009940:	3001      	adds	r0, #1
 8009942:	d09b      	beq.n	800987c <_printf_i+0x164>
 8009944:	3501      	adds	r5, #1
 8009946:	68e3      	ldr	r3, [r4, #12]
 8009948:	9903      	ldr	r1, [sp, #12]
 800994a:	1a5b      	subs	r3, r3, r1
 800994c:	42ab      	cmp	r3, r5
 800994e:	dcf2      	bgt.n	8009936 <_printf_i+0x21e>
 8009950:	e7eb      	b.n	800992a <_printf_i+0x212>
 8009952:	2500      	movs	r5, #0
 8009954:	f104 0619 	add.w	r6, r4, #25
 8009958:	e7f5      	b.n	8009946 <_printf_i+0x22e>
 800995a:	bf00      	nop
 800995c:	08009ef1 	.word	0x08009ef1
 8009960:	08009f02 	.word	0x08009f02

08009964 <__sread>:
 8009964:	b510      	push	{r4, lr}
 8009966:	460c      	mov	r4, r1
 8009968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800996c:	f000 f89c 	bl	8009aa8 <_read_r>
 8009970:	2800      	cmp	r0, #0
 8009972:	bfab      	itete	ge
 8009974:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009976:	89a3      	ldrhlt	r3, [r4, #12]
 8009978:	181b      	addge	r3, r3, r0
 800997a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800997e:	bfac      	ite	ge
 8009980:	6563      	strge	r3, [r4, #84]	; 0x54
 8009982:	81a3      	strhlt	r3, [r4, #12]
 8009984:	bd10      	pop	{r4, pc}

08009986 <__swrite>:
 8009986:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800998a:	461f      	mov	r7, r3
 800998c:	898b      	ldrh	r3, [r1, #12]
 800998e:	05db      	lsls	r3, r3, #23
 8009990:	4605      	mov	r5, r0
 8009992:	460c      	mov	r4, r1
 8009994:	4616      	mov	r6, r2
 8009996:	d505      	bpl.n	80099a4 <__swrite+0x1e>
 8009998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800999c:	2302      	movs	r3, #2
 800999e:	2200      	movs	r2, #0
 80099a0:	f000 f870 	bl	8009a84 <_lseek_r>
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	4632      	mov	r2, r6
 80099b2:	463b      	mov	r3, r7
 80099b4:	4628      	mov	r0, r5
 80099b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ba:	f000 b817 	b.w	80099ec <_write_r>

080099be <__sseek>:
 80099be:	b510      	push	{r4, lr}
 80099c0:	460c      	mov	r4, r1
 80099c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c6:	f000 f85d 	bl	8009a84 <_lseek_r>
 80099ca:	1c43      	adds	r3, r0, #1
 80099cc:	89a3      	ldrh	r3, [r4, #12]
 80099ce:	bf15      	itete	ne
 80099d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80099d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099da:	81a3      	strheq	r3, [r4, #12]
 80099dc:	bf18      	it	ne
 80099de:	81a3      	strhne	r3, [r4, #12]
 80099e0:	bd10      	pop	{r4, pc}

080099e2 <__sclose>:
 80099e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e6:	f000 b81b 	b.w	8009a20 <_close_r>
	...

080099ec <_write_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	4d07      	ldr	r5, [pc, #28]	; (8009a0c <_write_r+0x20>)
 80099f0:	4604      	mov	r4, r0
 80099f2:	4608      	mov	r0, r1
 80099f4:	4611      	mov	r1, r2
 80099f6:	2200      	movs	r2, #0
 80099f8:	602a      	str	r2, [r5, #0]
 80099fa:	461a      	mov	r2, r3
 80099fc:	f7f7 fc23 	bl	8001246 <_write>
 8009a00:	1c43      	adds	r3, r0, #1
 8009a02:	d102      	bne.n	8009a0a <_write_r+0x1e>
 8009a04:	682b      	ldr	r3, [r5, #0]
 8009a06:	b103      	cbz	r3, 8009a0a <_write_r+0x1e>
 8009a08:	6023      	str	r3, [r4, #0]
 8009a0a:	bd38      	pop	{r3, r4, r5, pc}
 8009a0c:	20004f64 	.word	0x20004f64

08009a10 <abort>:
 8009a10:	b508      	push	{r3, lr}
 8009a12:	2006      	movs	r0, #6
 8009a14:	f000 f882 	bl	8009b1c <raise>
 8009a18:	2001      	movs	r0, #1
 8009a1a:	f7f7 fbed 	bl	80011f8 <_exit>
	...

08009a20 <_close_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	4d06      	ldr	r5, [pc, #24]	; (8009a3c <_close_r+0x1c>)
 8009a24:	2300      	movs	r3, #0
 8009a26:	4604      	mov	r4, r0
 8009a28:	4608      	mov	r0, r1
 8009a2a:	602b      	str	r3, [r5, #0]
 8009a2c:	f7f7 fc27 	bl	800127e <_close>
 8009a30:	1c43      	adds	r3, r0, #1
 8009a32:	d102      	bne.n	8009a3a <_close_r+0x1a>
 8009a34:	682b      	ldr	r3, [r5, #0]
 8009a36:	b103      	cbz	r3, 8009a3a <_close_r+0x1a>
 8009a38:	6023      	str	r3, [r4, #0]
 8009a3a:	bd38      	pop	{r3, r4, r5, pc}
 8009a3c:	20004f64 	.word	0x20004f64

08009a40 <_fstat_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d07      	ldr	r5, [pc, #28]	; (8009a60 <_fstat_r+0x20>)
 8009a44:	2300      	movs	r3, #0
 8009a46:	4604      	mov	r4, r0
 8009a48:	4608      	mov	r0, r1
 8009a4a:	4611      	mov	r1, r2
 8009a4c:	602b      	str	r3, [r5, #0]
 8009a4e:	f7f7 fc22 	bl	8001296 <_fstat>
 8009a52:	1c43      	adds	r3, r0, #1
 8009a54:	d102      	bne.n	8009a5c <_fstat_r+0x1c>
 8009a56:	682b      	ldr	r3, [r5, #0]
 8009a58:	b103      	cbz	r3, 8009a5c <_fstat_r+0x1c>
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	bd38      	pop	{r3, r4, r5, pc}
 8009a5e:	bf00      	nop
 8009a60:	20004f64 	.word	0x20004f64

08009a64 <_isatty_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d06      	ldr	r5, [pc, #24]	; (8009a80 <_isatty_r+0x1c>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	f7f7 fc21 	bl	80012b6 <_isatty>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_isatty_r+0x1a>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_isatty_r+0x1a>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	20004f64 	.word	0x20004f64

08009a84 <_lseek_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	4d07      	ldr	r5, [pc, #28]	; (8009aa4 <_lseek_r+0x20>)
 8009a88:	4604      	mov	r4, r0
 8009a8a:	4608      	mov	r0, r1
 8009a8c:	4611      	mov	r1, r2
 8009a8e:	2200      	movs	r2, #0
 8009a90:	602a      	str	r2, [r5, #0]
 8009a92:	461a      	mov	r2, r3
 8009a94:	f7f7 fc1a 	bl	80012cc <_lseek>
 8009a98:	1c43      	adds	r3, r0, #1
 8009a9a:	d102      	bne.n	8009aa2 <_lseek_r+0x1e>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	b103      	cbz	r3, 8009aa2 <_lseek_r+0x1e>
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	20004f64 	.word	0x20004f64

08009aa8 <_read_r>:
 8009aa8:	b538      	push	{r3, r4, r5, lr}
 8009aaa:	4d07      	ldr	r5, [pc, #28]	; (8009ac8 <_read_r+0x20>)
 8009aac:	4604      	mov	r4, r0
 8009aae:	4608      	mov	r0, r1
 8009ab0:	4611      	mov	r1, r2
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	602a      	str	r2, [r5, #0]
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	f7f7 fba8 	bl	800120c <_read>
 8009abc:	1c43      	adds	r3, r0, #1
 8009abe:	d102      	bne.n	8009ac6 <_read_r+0x1e>
 8009ac0:	682b      	ldr	r3, [r5, #0]
 8009ac2:	b103      	cbz	r3, 8009ac6 <_read_r+0x1e>
 8009ac4:	6023      	str	r3, [r4, #0]
 8009ac6:	bd38      	pop	{r3, r4, r5, pc}
 8009ac8:	20004f64 	.word	0x20004f64

08009acc <_raise_r>:
 8009acc:	291f      	cmp	r1, #31
 8009ace:	b538      	push	{r3, r4, r5, lr}
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	460d      	mov	r5, r1
 8009ad4:	d904      	bls.n	8009ae0 <_raise_r+0x14>
 8009ad6:	2316      	movs	r3, #22
 8009ad8:	6003      	str	r3, [r0, #0]
 8009ada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009ae2:	b112      	cbz	r2, 8009aea <_raise_r+0x1e>
 8009ae4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ae8:	b94b      	cbnz	r3, 8009afe <_raise_r+0x32>
 8009aea:	4620      	mov	r0, r4
 8009aec:	f000 f830 	bl	8009b50 <_getpid_r>
 8009af0:	462a      	mov	r2, r5
 8009af2:	4601      	mov	r1, r0
 8009af4:	4620      	mov	r0, r4
 8009af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009afa:	f000 b817 	b.w	8009b2c <_kill_r>
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d00a      	beq.n	8009b18 <_raise_r+0x4c>
 8009b02:	1c59      	adds	r1, r3, #1
 8009b04:	d103      	bne.n	8009b0e <_raise_r+0x42>
 8009b06:	2316      	movs	r3, #22
 8009b08:	6003      	str	r3, [r0, #0]
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	e7e7      	b.n	8009ade <_raise_r+0x12>
 8009b0e:	2400      	movs	r4, #0
 8009b10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b14:	4628      	mov	r0, r5
 8009b16:	4798      	blx	r3
 8009b18:	2000      	movs	r0, #0
 8009b1a:	e7e0      	b.n	8009ade <_raise_r+0x12>

08009b1c <raise>:
 8009b1c:	4b02      	ldr	r3, [pc, #8]	; (8009b28 <raise+0xc>)
 8009b1e:	4601      	mov	r1, r0
 8009b20:	6818      	ldr	r0, [r3, #0]
 8009b22:	f7ff bfd3 	b.w	8009acc <_raise_r>
 8009b26:	bf00      	nop
 8009b28:	2000001c 	.word	0x2000001c

08009b2c <_kill_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d07      	ldr	r5, [pc, #28]	; (8009b4c <_kill_r+0x20>)
 8009b30:	2300      	movs	r3, #0
 8009b32:	4604      	mov	r4, r0
 8009b34:	4608      	mov	r0, r1
 8009b36:	4611      	mov	r1, r2
 8009b38:	602b      	str	r3, [r5, #0]
 8009b3a:	f7f7 fb4d 	bl	80011d8 <_kill>
 8009b3e:	1c43      	adds	r3, r0, #1
 8009b40:	d102      	bne.n	8009b48 <_kill_r+0x1c>
 8009b42:	682b      	ldr	r3, [r5, #0]
 8009b44:	b103      	cbz	r3, 8009b48 <_kill_r+0x1c>
 8009b46:	6023      	str	r3, [r4, #0]
 8009b48:	bd38      	pop	{r3, r4, r5, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20004f64 	.word	0x20004f64

08009b50 <_getpid_r>:
 8009b50:	f7f7 bb3a 	b.w	80011c8 <_getpid>

08009b54 <_gettimeofday>:
 8009b54:	4b02      	ldr	r3, [pc, #8]	; (8009b60 <_gettimeofday+0xc>)
 8009b56:	2258      	movs	r2, #88	; 0x58
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b5e:	4770      	bx	lr
 8009b60:	20004f64 	.word	0x20004f64

08009b64 <_init>:
 8009b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b66:	bf00      	nop
 8009b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b6a:	bc08      	pop	{r3}
 8009b6c:	469e      	mov	lr, r3
 8009b6e:	4770      	bx	lr

08009b70 <_fini>:
 8009b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b72:	bf00      	nop
 8009b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b76:	bc08      	pop	{r3}
 8009b78:	469e      	mov	lr, r3
 8009b7a:	4770      	bx	lr
