

================================================================
== Vivado HLS Report for 'axis2lbus'
================================================================
* Date:           Thu Jul 25 02:35:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        axis2lbus
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.619|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       34|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      535|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        2|      569|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |and_ln1355_2_fu_627_p2  |    and   |      0|  0|   2|           1|           1|
    |and_ln1355_fu_608_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_10_fu_583_p2      |    and   |      0|  0|   2|           1|           1|
    |ret_V_1_fu_529_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_2_fu_544_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_3_fu_559_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_4_fu_576_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_6_fu_614_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_7_fu_633_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_8_fu_640_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_9_fu_687_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_595_p2         |    and   |      0|  0|   2|           1|           1|
    |r_V_fu_681_p2           |    xor   |      0|  0|   2|           1|           2|
    |rhs_V_fu_570_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln1355_1_fu_602_p2  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1355_2_fu_621_p2  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1355_fu_589_p2    |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  34|          18|          21|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |lbus_0_data_V  |  15|          3|  128|        384|
    |lbus_0_ena_V   |  15|          3|    1|          3|
    |lbus_0_eop_V   |  15|          3|    1|          3|
    |lbus_0_mty_V   |  85|         17|    4|         68|
    |lbus_0_sop_V   |  15|          3|    1|          3|
    |lbus_1_data_V  |  15|          3|  128|        384|
    |lbus_1_ena_V   |  15|          3|    1|          3|
    |lbus_1_eop_V   |  15|          3|    1|          3|
    |lbus_1_mty_V   |  85|         17|    4|         68|
    |lbus_2_data_V  |  15|          3|  128|        384|
    |lbus_2_ena_V   |  15|          3|    1|          3|
    |lbus_2_eop_V   |  15|          3|    1|          3|
    |lbus_2_mty_V   |  85|         17|    4|         68|
    |lbus_3_data_V  |  15|          3|  128|        384|
    |lbus_3_ena_V   |  15|          3|    1|          3|
    |lbus_3_eop_V   |  15|          3|    1|          3|
    |lbus_3_mty_V   |  85|         17|    4|         68|
    +---------------+----+-----------+-----+-----------+
    |Total          | 535|        107|  537|       1835|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |IN_PACKET_V  |  1|   0|    1|          0|
    |ap_CS_fsm    |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------------+-----+-----+--------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |    axis2lbus   | return value |
|ap_rst          |  in |    1| ap_ctrl_none |    axis2lbus   | return value |
|s_axis_data_V   |  in |  512|    ap_none   |  s_axis_data_V |    scalar    |
|s_axis_keep_V   |  in |   64|    ap_none   |  s_axis_keep_V |    scalar    |
|s_axis_last_V   |  in |    1|    ap_none   |  s_axis_last_V |    scalar    |
|s_axis_valid_V  |  in |    1|    ap_none   | s_axis_valid_V |    scalar    |
|lbus_0_data_V   | out |  128|    ap_none   |  lbus_0_data_V |    pointer   |
|lbus_1_data_V   | out |  128|    ap_none   |  lbus_1_data_V |    pointer   |
|lbus_2_data_V   | out |  128|    ap_none   |  lbus_2_data_V |    pointer   |
|lbus_3_data_V   | out |  128|    ap_none   |  lbus_3_data_V |    pointer   |
|lbus_0_ena_V    | out |    1|    ap_none   |  lbus_0_ena_V  |    pointer   |
|lbus_1_ena_V    | out |    1|    ap_none   |  lbus_1_ena_V  |    pointer   |
|lbus_2_ena_V    | out |    1|    ap_none   |  lbus_2_ena_V  |    pointer   |
|lbus_3_ena_V    | out |    1|    ap_none   |  lbus_3_ena_V  |    pointer   |
|lbus_0_sop_V    | out |    1|    ap_none   |  lbus_0_sop_V  |    pointer   |
|lbus_1_sop_V    | out |    1|    ap_none   |  lbus_1_sop_V  |    pointer   |
|lbus_2_sop_V    | out |    1|    ap_none   |  lbus_2_sop_V  |    pointer   |
|lbus_3_sop_V    | out |    1|    ap_none   |  lbus_3_sop_V  |    pointer   |
|lbus_0_eop_V    | out |    1|    ap_none   |  lbus_0_eop_V  |    pointer   |
|lbus_1_eop_V    | out |    1|    ap_none   |  lbus_1_eop_V  |    pointer   |
|lbus_2_eop_V    | out |    1|    ap_none   |  lbus_2_eop_V  |    pointer   |
|lbus_3_eop_V    | out |    1|    ap_none   |  lbus_3_eop_V  |    pointer   |
|lbus_0_err_V    | out |    1|    ap_none   |  lbus_0_err_V  |    pointer   |
|lbus_1_err_V    | out |    1|    ap_none   |  lbus_1_err_V  |    pointer   |
|lbus_2_err_V    | out |    1|    ap_none   |  lbus_2_err_V  |    pointer   |
|lbus_3_err_V    | out |    1|    ap_none   |  lbus_3_err_V  |    pointer   |
|lbus_0_mty_V    | out |    4|    ap_none   |  lbus_0_mty_V  |    pointer   |
|lbus_1_mty_V    | out |    4|    ap_none   |  lbus_1_mty_V  |    pointer   |
|lbus_2_mty_V    | out |    4|    ap_none   |  lbus_2_mty_V  |    pointer   |
|lbus_3_mty_V    | out |    4|    ap_none   |  lbus_3_mty_V  |    pointer   |
|lbus_ready_V    |  in |    1|    ap_none   |  lbus_ready_V  |    scalar    |
|axis_ready_V    | out |    1|    ap_none   |  axis_ready_V  |    pointer   |
+----------------+-----+-----+--------------+----------------+--------------+

