Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Oct  3 22:35:33 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            3 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             120 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------+------------------+------------------+----------------+
|               Clock Signal              |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------+------------------+------------------+----------------+
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/p_11_in                      | u_cop/reset      |                2 |              6 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/p_14_in                      | u_cop/reset      |                2 |              6 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/p_17_in                      | u_cop/reset      |                2 |              6 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_delay_cnt                | u_cop/reset      |                3 |             12 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_s012s02_cycle_delay_cnt  | u_cop/reset      |                5 |             18 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_idle2s01_cycle_delay_cnt | u_cop/reset      |                5 |             18 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_s022s03_cycle_delay_cnt  | u_cop/reset      |                5 |             18 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_s032s04_cycle_delay_cnt  | u_cop/reset      |                5 |             18 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_s042idle_cycle_delay_cnt | u_cop/reset      |                5 |             18 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m |                                    | u_cop/reset      |               14 |             35 |
+-----------------------------------------+------------------------------------+------------------+------------------+----------------+


