

================================================================
== Vitis HLS Report for 'decode_block_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                     |                                          |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_DecodeHuffman_1_fu_185                           |DecodeHuffman_1                           |        ?|          ?|          ?|          ?|    ?|          ?|       no|
        |grp_buf_getv_fu_206                                  |buf_getv                                  |        3|  268435463|  15.000 ns|  1.342 sec|    3|  268435463|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219  |decode_block_1_Pipeline_VITIS_LOOP_736_1  |       65|         65|   0.325 us|   0.325 us|   65|         65|       no|
        |grp_DecodeHuffman_2_fu_226                           |DecodeHuffman_2                           |        ?|          ?|          ?|          ?|    ?|          ?|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247  |decode_block_1_Pipeline_VITIS_LOOP_322_1  |       67|         67|   0.335 us|   0.335 us|   67|         67|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257  |decode_block_1_Pipeline_VITIS_LOOP_334_1  |       69|         69|   0.345 us|   0.345 us|   69|         69|       no|
        |grp_ChenIDct_1_fu_264                                |ChenIDct_1                                |      333|        333|   1.665 us|   1.665 us|  333|        333|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272  |decode_block_1_Pipeline_VITIS_LOOP_347_1  |      130|        130|   0.650 us|   0.650 us|  130|        130|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279  |decode_block_1_Pipeline_VITIS_LOOP_360_1  |      194|        194|   0.970 us|   0.970 us|  194|        194|       no|
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_740_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     618|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        5|    12|     4658|    7785|    -|
|Memory               |        3|     -|       21|       7|    0|
|Multiplexer          |        -|     -|        -|     604|    -|
|Register             |        -|     -|      326|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|    12|     5005|    9014|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_ChenIDct_1_fu_264                                |ChenIDct_1                                |        0|  10|  3384|  4282|    0|
    |grp_DecodeHuffman_1_fu_185                           |DecodeHuffman_1                           |        2|   0|   222|   790|    0|
    |grp_DecodeHuffman_2_fu_226                           |DecodeHuffman_2                           |        2|   0|   234|   816|    0|
    |grp_buf_getv_fu_206                                  |buf_getv                                  |        1|   0|   268|  1170|    0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247  |decode_block_1_Pipeline_VITIS_LOOP_322_1  |        0|   0|    32|    90|    0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257  |decode_block_1_Pipeline_VITIS_LOOP_334_1  |        0|   2|   331|   156|    0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272  |decode_block_1_Pipeline_VITIS_LOOP_347_1  |        0|   0|   150|   258|    0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279  |decode_block_1_Pipeline_VITIS_LOOP_360_1  |        0|   0|    29|   152|    0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219  |decode_block_1_Pipeline_VITIS_LOOP_736_1  |        0|   0|     8|    71|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                          |        5|  12|  4658|  7785|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                               Module                               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bit_set_mask_U  |DecodeHuffman_1_Pipeline_VITIS_LOOP_688_1_bit_set_mask_ROM_AUTO_1R  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |QuantBuff_U     |decode_block_1_QuantBuff_RAM_1WNR_AUTO_1R1W                         |        2|   0|   0|    0|    64|   32|     1|         2048|
    |extend_mask_U   |decode_block_1_extend_mask_ROM_AUTO_1R                              |        0|  21|   7|    0|    20|   21|     1|          420|
    +----------------+--------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                                    |        3|  21|   7|    0|   116|   85|     3|         3492|
    +----------------+--------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln753_fu_483_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln757_fu_525_p2   |         +|   0|  0|  39|          32|           1|
    |diff_2_fu_352_p2      |         +|   0|  0|  39|          32|           1|
    |diff_4_fu_366_p2      |         +|   0|  0|  39|          32|          32|
    |k_5_fu_426_p2         |         +|   0|  0|  39|          32|          32|
    |k_6_fu_452_p2         |         +|   0|  0|  39|          32|           5|
    |k_7_fu_532_p2         |         +|   0|  0|  39|          32|           1|
    |s_1_fu_306_p2         |         +|   0|  0|  12|           5|           2|
    |s_3_fu_462_p2         |         +|   0|  0|  12|           4|           2|
    |and_ln723_fu_332_p2   |       and|   0|  0|  32|          32|          32|
    |and_ln755_fu_503_p2   |       and|   0|  0|  32|          32|          32|
    |icmp_ln720_fu_300_p2  |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln723_fu_337_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln740_fu_390_p2  |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln750_fu_421_p2  |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln751_fu_441_p2  |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln755_fu_509_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln760_fu_447_p2  |      icmp|   0|  0|  12|           4|           2|
    |diff_1_fu_346_p2      |        or|   0|  0|  32|          32|          32|
    |or_ln756_fu_519_p2    |        or|   0|  0|  32|          32|          32|
    |diff_3_fu_358_p3      |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 618|         472|         254|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |CurHuffReadBuf_o                       |   20|          4|    8|         32|
    |CurHuffReadBuf_o_ap_vld                |   20|          4|    1|          4|
    |HuffBuff_address0                      |   37|          7|    8|         56|
    |HuffBuff_ce0                           |   20|          4|    1|          4|
    |HuffBuff_d0                            |   26|          5|   32|        160|
    |HuffBuff_we0                           |   14|          3|    1|          3|
    |IDCTBuff_address0                      |   20|          4|    9|         36|
    |IDCTBuff_address1                      |   14|          3|    9|         27|
    |IDCTBuff_ce0                           |   20|          4|    1|          4|
    |IDCTBuff_ce1                           |   14|          3|    1|          3|
    |IDCTBuff_d0                            |   20|          4|   32|        128|
    |IDCTBuff_we0                           |   20|          4|    1|          4|
    |IDCTBuff_we1                           |    9|          2|    1|          2|
    |QuantBuff_address0                     |   20|          4|    6|         24|
    |QuantBuff_address1                     |   14|          3|    6|         18|
    |QuantBuff_ce0                          |   20|          4|    1|          4|
    |QuantBuff_ce1                          |   14|          3|    1|          3|
    |QuantBuff_d0                           |   14|          3|   32|         96|
    |QuantBuff_we0                          |   14|          3|    1|          3|
    |ap_NS_fsm                              |  116|         24|    1|         24|
    |bit_set_mask_address0                  |   26|          5|    5|         25|
    |bit_set_mask_ce0                       |   14|          3|    1|          3|
    |current_read_byte                      |   14|          3|   32|         96|
    |extend_mask_address0                   |   14|          3|    5|         15|
    |grp_buf_getv_fu_206_n                  |   14|          3|    8|         24|
    |k_fu_112                               |   14|          3|   32|         96|
    |p_jinfo_ac_xhuff_tbl_huffval_address0  |   14|          3|   11|         33|
    |p_jinfo_ac_xhuff_tbl_huffval_ce0       |   14|          3|    1|          3|
    |read_position                          |   14|          3|   32|         96|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  604|        124|  280|       1026|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |HuffBuff_addr_1_reg_661                                           |   8|   0|    8|          0|
    |HuffBuff_addr_reg_579                                             |   8|   0|    8|          0|
    |HuffBuff_load_reg_594                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |  23|   0|   23|          0|
    |bit_set_mask_load_reg_584                                         |  32|   0|   32|          0|
    |current_read_byte                                                 |  32|   0|   32|          0|
    |extend_mask_load_reg_589                                          |  21|   0|   21|          0|
    |grp_ChenIDct_1_fu_264_ap_start_reg                                |   1|   0|    1|          0|
    |grp_DecodeHuffman_1_fu_185_ap_start_reg                           |   1|   0|    1|          0|
    |grp_DecodeHuffman_2_fu_226_ap_start_reg                           |   1|   0|    1|          0|
    |grp_buf_getv_fu_206_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln720_reg_555                                                |   1|   0|    1|          0|
    |icmp_ln740_reg_610                                                |   1|   0|    1|          0|
    |icmp_ln750_reg_635                                                |   1|   0|    1|          0|
    |icmp_ln755_reg_666                                                |   1|   0|    1|          0|
    |k_5_reg_639                                                       |  32|   0|   32|          0|
    |k_fu_112                                                          |  32|   0|   32|          0|
    |n_reg_624                                                         |   4|   0|    4|          0|
    |read_position                                                     |  32|   0|   32|          0|
    |reg_286                                                           |  32|   0|   32|          0|
    |s_2_reg_617                                                       |   4|   0|    4|          0|
    |s_reg_545                                                         |   8|   0|    8|          0|
    |trunc_ln708_reg_550                                               |   5|   0|    5|          0|
    |zext_ln708_reg_630                                                |   4|   0|    8|          4|
    |zext_ln755_reg_651                                                |   4|   0|   64|         60|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 326|   0|  390|         64|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                decode_block.1|  return value|
|IDCTBuff_address0                      |  out|    9|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_ce0                           |  out|    1|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_we0                           |  out|    1|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_d0                            |  out|   32|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_q0                            |   in|   32|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_address1                      |  out|    9|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_ce1                           |  out|    1|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_we1                           |  out|    1|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_d1                            |  out|   32|   ap_memory|                      IDCTBuff|         array|
|IDCTBuff_q1                            |   in|   32|   ap_memory|                      IDCTBuff|         array|
|out_buf                                |   in|   10|     ap_none|                       out_buf|        scalar|
|HuffBuff_address0                      |  out|    8|   ap_memory|                      HuffBuff|         array|
|HuffBuff_ce0                           |  out|    1|   ap_memory|                      HuffBuff|         array|
|HuffBuff_we0                           |  out|    1|   ap_memory|                      HuffBuff|         array|
|HuffBuff_d0                            |  out|   32|   ap_memory|                      HuffBuff|         array|
|HuffBuff_q0                            |   in|   32|   ap_memory|                      HuffBuff|         array|
|p_jinfo_dc_dhuff_tbl_ml_0              |   in|    7|     ap_none|     p_jinfo_dc_dhuff_tbl_ml_0|       pointer|
|CurHuffReadBuf_i                       |   in|    8|     ap_ovld|                CurHuffReadBuf|       pointer|
|CurHuffReadBuf_o                       |  out|    8|     ap_ovld|                CurHuffReadBuf|       pointer|
|CurHuffReadBuf_o_ap_vld                |  out|    1|     ap_ovld|                CurHuffReadBuf|       pointer|
|p_jinfo_dc_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_valptr_q0         |   in|   11|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_dc_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_dc_dhuff_tbl_mincode_q0        |   in|   11|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_ac_xhuff_tbl_huffval_address0  |  out|   11|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_q0        |   in|    8|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_dhuff_tbl_ml_0              |   in|    7|     ap_none|     p_jinfo_ac_dhuff_tbl_ml_0|       pointer|
|p_jinfo_ac_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_q0         |   in|   11|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_q0        |   in|   11|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_quant_tbl_quantval_address0    |  out|    8|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_ce0         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_q0          |   in|   16|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

