--------------- Build Started: 01/01/2022 15:42:36 Project: oscilloscope_dravings, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\buleks\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\buleks\Documents\PSoC Creator\Workspace01\oscilloscope_dravings.cydsn\oscilloscope_dravings.cyprj" -d CY8C5888AXI-LP096 -s "C:\Users\buleks\Documents\PSoC Creator\Workspace01\oscilloscope_dravings.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 52% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 81% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 99% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/01/2022 15:42:44 ---------------
