<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>chipsec.hal.msgbus module &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../_static/classic.css?v=f40a2feb" />
    
    <script src="../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../_static/doctools.js?v=888ff710"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    
    <link rel="icon" href="../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="chipsec.hal.msr module" href="chipsec.hal.msr.html" />
    <link rel="prev" title="chipsec.hal.mmio module" href="chipsec.hal.mmio.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.msr.html" title="chipsec.hal.msr module"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.mmio.html" title="chipsec.hal.mmio module"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../development/Architecture-Overview.html" >Architecture Overview</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="chipsec.hal.html" accesskey="U">chipsec.hal package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.msgbus module</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <section id="module-chipsec.hal.msgbus">
<span id="chipsec-hal-msgbus-module"></span><h1>chipsec.hal.msgbus module<a class="headerlink" href="#module-chipsec.hal.msgbus" title="Link to this heading">¶</a></h1>
<p>Access to message bus (IOSF sideband) interface registers on Intel SoCs</p>
<p>References:</p>
<ul class="simple">
<li><p>Intel(R) Atom(TM) Processor D2000 and N2000 Series Datasheet, Volume 2, July 2012, Revision 003
<a class="reference external" href="http://www.intel.com/content/dam/doc/datasheet/atom-d2000-n2000-vol-2-datasheet.pdf">http://www.intel.com/content/dam/doc/datasheet/atom-d2000-n2000-vol-2-datasheet.pdf</a> (section 1.10.2)</p></li>
</ul>
<dl>
<dt>usage:</dt><dd><div class="doctest highlight-default notranslate"><div class="highlight"><pre><span></span><span class="gp">&gt;&gt;&gt; </span><span class="n">msgbus_reg_read</span><span class="p">(</span> <span class="n">port</span><span class="p">,</span> <span class="n">register</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">msgbus_reg_write</span><span class="p">(</span> <span class="n">port</span><span class="p">,</span> <span class="n">register</span><span class="p">,</span> <span class="n">data</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">msgbus_read_message</span><span class="p">(</span> <span class="n">port</span><span class="p">,</span> <span class="n">register</span><span class="p">,</span> <span class="n">opcode</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">msgbus_write_message</span><span class="p">(</span> <span class="n">port</span><span class="p">,</span> <span class="n">register</span><span class="p">,</span> <span class="n">opcode</span><span class="p">,</span> <span class="n">data</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">msgbus_send_message</span><span class="p">(</span> <span class="n">port</span><span class="p">,</span> <span class="n">register</span><span class="p">,</span> <span class="n">opcode</span><span class="p">,</span> <span class="n">data</span> <span class="p">)</span>
</pre></div>
</div>
</dd>
</dl>
<dl class="py class">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">MessageBusOpcode</span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MessageBusOpcode"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CFG_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_CFG_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CFG_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CFG_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_CFG_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">5</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CFG_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CR_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_CR_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">6</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CR_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CR_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_CR_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">7</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_CR_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_ESRAM_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_ESRAM_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">18</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_ESRAM_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_ESRAM_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_ESRAM_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">19</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_ESRAM_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_IO_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_IO_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_IO_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_IO_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_IO_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">3</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_IO_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_MMIO_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_MMIO_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_MMIO_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_MMIO_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_MMIO_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_MMIO_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_REG_READ">
<span class="sig-name descname"><span class="pre">MB_OPCODE_REG_READ</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_REG_READ" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_REG_WRITE">
<span class="sig-name descname"><span class="pre">MB_OPCODE_REG_WRITE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">17</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusOpcode.MB_OPCODE_REG_WRITE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">MessageBusPort_Atom</span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MessageBusPort_Atom"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_AUNIT">
<span class="sig-name descname"><span class="pre">UNIT_AUNIT</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_AUNIT" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_BUNIT">
<span class="sig-name descname"><span class="pre">UNIT_BUNIT</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">3</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_BUNIT" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_CPU">
<span class="sig-name descname"><span class="pre">UNIT_CPU</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_CPU" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_GFX">
<span class="sig-name descname"><span class="pre">UNIT_GFX</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">6</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_GFX" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_PCIE">
<span class="sig-name descname"><span class="pre">UNIT_PCIE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">166</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_PCIE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_PMC">
<span class="sig-name descname"><span class="pre">UNIT_PMC</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_PMC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SATA">
<span class="sig-name descname"><span class="pre">UNIT_SATA</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">163</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SATA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SMC">
<span class="sig-name descname"><span class="pre">UNIT_SMC</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SMC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SMI">
<span class="sig-name descname"><span class="pre">UNIT_SMI</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">12</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_SMI" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_USB">
<span class="sig-name descname"><span class="pre">UNIT_USB</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">67</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Atom.UNIT_USB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">MessageBusPort_Quark</span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MessageBusPort_Quark"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_HB">
<span class="sig-name descname"><span class="pre">UNIT_HB</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">3</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_HB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_HBA">
<span class="sig-name descname"><span class="pre">UNIT_HBA</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_HBA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_MM">
<span class="sig-name descname"><span class="pre">UNIT_MM</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">5</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_MM" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_RMU">
<span class="sig-name descname"><span class="pre">UNIT_RMU</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_RMU" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_SOC">
<span class="sig-name descname"><span class="pre">UNIT_SOC</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">49</span></em><a class="headerlink" href="#chipsec.hal.msgbus.MessageBusPort_Quark.UNIT_SOC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">MsgBus</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">cs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="chipsec.hal.hal_base.html#chipsec.hal.hal_base.HALBase" title="chipsec.hal.hal_base.HALBase"><code class="xref py py-class docutils literal notranslate"><span class="pre">HALBase</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.mm_msgbus_reg_read">
<span class="sig-name descname"><span class="pre">mm_msgbus_reg_read</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.mm_msgbus_reg_read"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.mm_msgbus_reg_read" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.mm_msgbus_reg_write">
<span class="sig-name descname"><span class="pre">mm_msgbus_reg_write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.mm_msgbus_reg_write"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.mm_msgbus_reg_write" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.msgbus_read_message">
<span class="sig-name descname"><span class="pre">msgbus_read_message</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.msgbus_read_message"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.msgbus_read_message" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.msgbus_reg_read">
<span class="sig-name descname"><span class="pre">msgbus_reg_read</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.msgbus_reg_read"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.msgbus_reg_read" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.msgbus_reg_write">
<span class="sig-name descname"><span class="pre">msgbus_reg_write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.msgbus_reg_write"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.msgbus_reg_write" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.msgbus_send_message">
<span class="sig-name descname"><span class="pre">msgbus_send_message</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.msgbus_send_message"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.msgbus_send_message" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipsec.hal.msgbus.MsgBus.msgbus_write_message">
<span class="sig-name descname"><span class="pre">msgbus_write_message</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">register</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="reference internal" href="../_modules/chipsec/hal/msgbus.html#MsgBus.msgbus_write_message"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#chipsec.hal.msgbus.MsgBus.msgbus_write_message" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../index.html">
              <img class="logo" src="../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../index.html">Table of Contents</a></h3>
<p class="caption" role="heading"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../start/Contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../start/Download.html">Download CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../installation/InstallLinux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../installation/InstallWinDAL.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../installation/InstallWindows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../installation/USBwithUEFIShell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../usage/Interpreting-Results.html">Interpreting results</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usage/Running-Chipsec.html">Running CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture and Modules</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../development/Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/Configuration-Files.html">Configuration Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/Developing.html">Writing Your Own Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/OS-Helpers-and-Drivers.html">OS Helpers and Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/Platform-Detection.html">Methods for Platform Detection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/Sample-Module-Code.html">Sample module code template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../development/Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contribution Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html">Python Version</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#python-coding-style-guide">Python Coding Style Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#f-strings">f-Strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#type-hints">Type Hints</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#underscores-in-numeric-literals">Underscores in Numeric Literals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#walrus-operator">Walrus Operator (:=)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contribution/code-style-python.html#deprecate-distutils-module-support">Deprecate distutils module support</a></li>
</ul>

  <div>
    <h4>Previous topic</h4>
    <p class="topless"><a href="chipsec.hal.mmio.html"
                          title="previous chapter">chipsec.hal.mmio module</a></p>
  </div>
  <div>
    <h4>Next topic</h4>
    <p class="topless"><a href="chipsec.hal.msr.html"
                          title="next chapter">chipsec.hal.msr module</a></p>
  </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.msr.html" title="chipsec.hal.msr module"
             >next</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.mmio.html" title="chipsec.hal.mmio module"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../development/Architecture-Overview.html" >Architecture Overview</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="chipsec.hal.html" >chipsec.hal package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.msgbus module</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Dec 18, 2023.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.2.6.
    </div>
  </body>
</html>