
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -13.63

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.14

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.14

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00422_ (net)
                  0.01    0.00    0.06 ^ _15909_/A (XNOR2_X1)
     2    4.05    0.01    0.02    0.08 v _15909_/ZN (XNOR2_X1)
                                         _06748_ (net)
                  0.01    0.00    0.08 v _16009_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.11 ^ _16009_/ZN (AOI21_X1)
                                         _00325_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   38.20    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.53    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15333_/A (INV_X8)
     7   21.36    0.00    0.01    0.21 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.21 v _15336_/A (BUF_X8)
    10   17.09    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15376_/A1 (AND2_X1)
     1    0.95    0.01    0.03    0.26 v _15376_/ZN (AND2_X1)
                                         _06258_ (net)
                  0.01    0.00    0.26 v _15382_/A (MUX2_X1)
     3   16.00    0.02    0.08    0.34 v _15382_/Z (MUX2_X1)
                                         _06264_ (net)
                  0.02    0.00    0.34 v _15383_/A1 (NOR2_X4)
     6   18.56    0.03    0.04    0.39 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.03    0.00    0.39 ^ _16112_/A (BUF_X8)
     6   28.53    0.01    0.03    0.42 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.42 ^ _16113_/A (BUF_X16)
     9   30.57    0.01    0.02    0.44 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.44 ^ _29550_/A (HA_X1)
     7   14.01    0.08    0.11    0.55 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.55 ^ _16123_/A (INV_X2)
     5    9.08    0.02    0.02    0.57 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.57 v _16551_/A (MUX2_X1)
     2    3.17    0.01    0.07    0.63 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.63 v _16552_/B (MUX2_X1)
     1    0.98    0.01    0.06    0.69 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.69 v _16553_/B (MUX2_X1)
     1    1.76    0.01    0.06    0.75 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.75 v _16558_/A (MUX2_X2)
     1    3.89    0.01    0.06    0.81 v _16558_/Z (MUX2_X2)
                                         _07305_ (net)
                  0.01    0.00    0.81 v _16559_/B (MUX2_X2)
     1    1.66    0.01    0.05    0.86 v _16559_/Z (MUX2_X2)
                                         _07306_ (net)
                  0.01    0.00    0.86 v _16585_/A (MUX2_X2)
     1    6.68    0.01    0.06    0.92 v _16585_/Z (MUX2_X2)
                                         _00006_ (net)
                  0.01    0.00    0.92 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.92   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   38.20    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.53    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15333_/A (INV_X8)
     7   21.36    0.00    0.01    0.21 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.21 v _15336_/A (BUF_X8)
    10   17.09    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15376_/A1 (AND2_X1)
     1    0.95    0.01    0.03    0.26 v _15376_/ZN (AND2_X1)
                                         _06258_ (net)
                  0.01    0.00    0.26 v _15382_/A (MUX2_X1)
     3   16.00    0.02    0.08    0.34 v _15382_/Z (MUX2_X1)
                                         _06264_ (net)
                  0.02    0.00    0.34 v _15383_/A1 (NOR2_X4)
     6   18.56    0.03    0.04    0.39 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.03    0.00    0.39 ^ _16112_/A (BUF_X8)
     6   28.53    0.01    0.03    0.42 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.42 ^ _16113_/A (BUF_X16)
     9   30.57    0.01    0.02    0.44 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.44 ^ _29550_/A (HA_X1)
     7   14.01    0.08    0.11    0.55 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.55 ^ _16123_/A (INV_X2)
     5    9.08    0.02    0.02    0.57 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.57 v _16551_/A (MUX2_X1)
     2    3.17    0.01    0.07    0.63 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.63 v _16552_/B (MUX2_X1)
     1    0.98    0.01    0.06    0.69 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.69 v _16553_/B (MUX2_X1)
     1    1.76    0.01    0.06    0.75 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.75 v _16558_/A (MUX2_X2)
     1    3.89    0.01    0.06    0.81 v _16558_/Z (MUX2_X2)
                                         _07305_ (net)
                  0.01    0.00    0.81 v _16559_/B (MUX2_X2)
     1    1.66    0.01    0.05    0.86 v _16559_/Z (MUX2_X2)
                                         _07306_ (net)
                  0.01    0.00    0.86 v _16585_/A (MUX2_X2)
     1    6.68    0.01    0.06    0.92 v _16585_/Z (MUX2_X2)
                                         _00006_ (net)
                  0.01    0.00    0.92 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.92   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.03e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.53e-01 100.0%
                          49.9%      50.0%       0.2%
