Classic Timing Analyzer report for 8bitbrain
Thu Apr 15 19:01:10 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                                  ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 10.424 ns                        ; reset                            ; controller:inst1|gate2              ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 17.843 ns                        ; p2s:inst5|data_out               ; p2s_dout                            ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO         ; altera_reserved_tdo                 ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 2.750 ns                         ; altera_internal_jtag             ; sld_hub:sld_hub_inst|jtag_ir_reg[9] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A                                      ; None          ; 12.21 MHz ( period = 81.900 ns ) ; modulator:inst3|decay_ctr3[2]    ; modulator:inst3|wave3[2]            ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 127.39 MHz ( period = 7.850 ns ) ; sld_hub:sld_hub_inst|irsr_reg[0] ; sld_hub:sld_hub_inst|tdo            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; controller:inst1|curbtns[4]      ; controller:inst1|diff_btn_vec[4]    ; clk                          ; clk                          ; 179          ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                  ;                                     ;                              ;                              ; 179          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 12.21 MHz ( period = 81.900 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.933 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.781 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.814 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.777 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.810 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.589 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.655 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.583 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.649 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.582 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.648 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.578 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.644 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.535 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.568 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.531 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.564 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.531 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.564 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.530 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.563 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.528 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.561 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.514 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.547 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.505 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 81.538 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.416 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.449 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.412 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.445 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.412 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.445 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.412 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.445 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.411 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.444 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.409 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.442 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.408 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.441 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.408 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.441 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.407 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.440 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.405 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.438 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.403 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.436 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.395 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.428 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.391 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.424 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.386 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 81.419 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.382 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 81.415 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.380 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.413 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.327 ns )                    ; modulator:inst3|attack_ctr3[5]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.381 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.321 ns )                    ; modulator:inst3|attack_ctr3[3]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.375 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.318 ns )                    ; modulator:inst3|attack_ctr3[2]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.372 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.310 ns )                    ; modulator:inst3|attack_ctr3[6]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.364 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.260 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 81.326 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.254 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 81.320 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.253 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 81.319 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.249 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 81.315 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.229 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.295 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.223 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.289 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.214 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.280 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.208 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 81.274 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.047 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 81.113 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.041 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 81.107 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.040 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 81.106 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.038 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.071 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.036 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 81.102 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.034 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.067 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.034 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.067 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.033 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.066 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.031 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.064 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.025 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 81.091 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.019 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 81.085 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.018 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 81.084 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.017 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.050 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.015 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.048 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.014 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 81.080 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.011 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.044 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.011 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.044 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.010 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.043 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.008 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.041 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.008 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 81.041 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.994 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.027 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.985 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 81.018 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.975 ns )                    ; modulator:inst3|attack_ctr3[4]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.029 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.971 ns )                    ; modulator:inst3|attack_ctr3[1]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.025 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.967 ns )                    ; modulator:inst3|attack_ctr3[0]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.021 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.966 ns )                    ; modulator:inst3|attack_ctr3[7]       ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 81.020 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.900 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 80.966 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.894 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 80.960 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.885 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 80.951 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.880 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.913 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.879 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 80.945 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.771 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.837 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.765 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.831 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.764 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.830 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.760 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.826 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.758 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.824 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.752 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.818 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.752 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.818 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.751 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.817 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.747 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.813 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.746 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.812 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.745 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.811 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.741 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.807 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.687 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 80.753 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.681 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 80.747 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.672 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 80.738 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.666 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 80.732 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.665 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 80.731 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.659 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 80.725 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.650 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 80.716 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.644 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 80.710 ns               ;
; N/A                                     ; 12.40 MHz ( period = 80.616 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.649 ns               ;
; N/A                                     ; 12.41 MHz ( period = 80.588 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.621 ns               ;
; N/A                                     ; 12.41 MHz ( period = 80.576 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.609 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.515 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.548 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.511 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.544 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.511 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.544 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.510 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.543 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.508 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.541 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.494 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.527 ns               ;
; N/A                                     ; 12.42 MHz ( period = 80.485 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.518 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.411 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.477 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.405 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.471 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.398 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.464 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[1]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[2]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[3]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[4]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[5]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[6]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[7]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[8]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[9]~_Duplicate_1  ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[10]~_Duplicate_1 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.397 ns )                    ; wavegen:inst6|wave3[11]~_Duplicate_1 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 80.323 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.396 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.462 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.392 ns )                    ; modulator:inst3|decay_ctr2[1]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.458 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.392 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.458 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.391 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 80.457 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.390 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 80.456 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.386 ns )                    ; modulator:inst3|decay_ctr2[0]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.452 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.385 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 80.451 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.384 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 80.450 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.383 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.449 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.380 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 80.446 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.377 ns )                    ; modulator:inst3|decay_ctr2[4]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.443 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.377 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 80.443 ns               ;
; N/A                                     ; 12.44 MHz ( period = 80.371 ns )                    ; modulator:inst3|decay_ctr2[7]        ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 80.437 ns               ;
; N/A                                     ; 12.45 MHz ( period = 80.329 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 80.395 ns               ;
; N/A                                     ; 12.45 MHz ( period = 80.323 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 80.389 ns               ;
; N/A                                     ; 12.45 MHz ( period = 80.322 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 80.388 ns               ;
; N/A                                     ; 12.45 MHz ( period = 80.318 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 80.384 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[1]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[2]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[3]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[4]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[5]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[6]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[7]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[8]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[9]~_Duplicate_1  ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[10]~_Duplicate_1 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.278 ns )                    ; wavegen:inst6|wave3[11]~_Duplicate_1 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 80.204 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[1]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[2]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[3]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[4]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[5]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[6]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[7]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[8]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[9]~_Duplicate_1  ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[10]~_Duplicate_1 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.274 ns )                    ; wavegen:inst6|wave3[11]~_Duplicate_1 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 80.200 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.273 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 80.306 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.251 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.284 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.247 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.280 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.247 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.280 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.246 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.279 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.244 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.277 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.238 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 80.304 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.232 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 80.298 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.231 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 80.297 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.230 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.263 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.227 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 80.293 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.223 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.256 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.221 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 80.254 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.219 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.252 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.219 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.252 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.218 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.251 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.216 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.249 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.211 ns )                    ; modulator:inst3|decay_ctr3[7]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.244 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.207 ns )                    ; modulator:inst3|decay_ctr3[3]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.240 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.207 ns )                    ; modulator:inst3|decay_ctr3[4]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.240 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.206 ns )                    ; modulator:inst3|decay_ctr3[5]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.239 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.204 ns )                    ; modulator:inst3|decay_ctr3[1]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.237 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.202 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.235 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.193 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 80.226 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.190 ns )                    ; modulator:inst3|decay_ctr3[6]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.223 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.184 ns )                    ; modulator:inst3|release[7]           ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.207 ns               ;
; N/A                                     ; 12.47 MHz ( period = 80.181 ns )                    ; modulator:inst3|decay_ctr3[0]        ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 80.214 ns               ;
; N/A                                     ; 12.48 MHz ( period = 80.113 ns )                    ; modulator:inst3|decay_ctr2[2]        ; modulator:inst3|wave2[1]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 79.858 ns               ;
; N/A                                     ; 12.48 MHz ( period = 80.107 ns )                    ; modulator:inst3|decay_ctr2[5]        ; modulator:inst3|wave2[1]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 79.852 ns               ;
; N/A                                     ; 12.48 MHz ( period = 80.106 ns )                    ; modulator:inst3|decay_ctr2[3]        ; modulator:inst3|wave2[1]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 79.851 ns               ;
; N/A                                     ; 12.48 MHz ( period = 80.102 ns )                    ; modulator:inst3|decay_ctr2[6]        ; modulator:inst3|wave2[1]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 79.847 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[1]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[2]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[3]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[4]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[5]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[6]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[7]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[8]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[9]~_Duplicate_1  ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[10]~_Duplicate_1 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.091 ns )                    ; wavegen:inst6|wave2[11]~_Duplicate_1 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 80.050 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.083 ns )                    ; modulator:inst3|decay_ctr3[2]        ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 80.116 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.044 ns )                    ; modulator:inst3|release[5]           ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 80.085 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                              ; To                                                                                                                                                                                     ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 127.39 MHz ( period = 7.850 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 138.54 MHz ( period = 7.218 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 147.41 MHz ( period = 6.784 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 156.20 MHz ( period = 6.402 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; 160.62 MHz ( period = 6.226 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.849 ns                ;
; N/A                                     ; 161.24 MHz ( period = 6.202 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.768 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.640 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 180.96 MHz ( period = 5.526 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 181.98 MHz ( period = 5.495 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 181.98 MHz ( period = 5.495 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 181.98 MHz ( period = 5.495 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 181.98 MHz ( period = 5.495 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 189.61 MHz ( period = 5.274 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 195.62 MHz ( period = 5.112 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.814 ns                ;
; N/A                                     ; 197.32 MHz ( period = 5.068 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.761 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.43 MHz ( period = 4.940 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 203.54 MHz ( period = 4.913 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.652 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 205.47 MHz ( period = 4.867 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.02 MHz ( period = 4.854 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.589 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; 207.17 MHz ( period = 4.827 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.07 MHz ( period = 4.783 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 209.73 MHz ( period = 4.768 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.44 MHz ( period = 4.752 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 210.93 MHz ( period = 4.741 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 211.69 MHz ( period = 4.724 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.417 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a1~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a2~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a3~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a4~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a5~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a6~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a7~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.987 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.225 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.480 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.465 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.040 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.039 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.039 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.036 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.036 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.024 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                   ;                                                                                                                                                                                        ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[4]                            ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[2]                            ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[6]                            ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[3]                            ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[5]                            ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[1]                            ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[0]                            ; controller:inst1|diff_btn_vec[0]                       ; clk        ; clk      ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[4]                               ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[0]                               ; controller:inst1|diff_btn_vec[0]                       ; clk        ; clk      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[1]                               ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[3]                               ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[6]                               ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[2]                               ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[5]                               ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 3.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[7]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[0]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[8]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[5]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[1]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[4]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[3]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[6]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[10]~_Duplicate_1                     ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][8]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][8]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][0]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][2]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][8]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[2]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[11]~_Duplicate_1                     ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][0]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][3]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][1]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[9]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][8]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][8]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][8]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][9]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][2]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][1]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][0]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][2]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][3]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][9]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][9]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][3]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][0]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][9]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][4]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][2]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][2]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][7]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][0]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][2]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][3]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][1]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][3]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][1]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][7]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][2]                                ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][3]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][6]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][6]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][6]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][6]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][6]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][9]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][9]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][2]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][1]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][1]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][5]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][0]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][7]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][4]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][5]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][4]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][7]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][4]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][7]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][3]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][0]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][8]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][5]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][1]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][5]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][4]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][4]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][5]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][5]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][5]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][7]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][7]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][6]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][9]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][6]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[6][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[0]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[1]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[2]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[3]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[4]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[5]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[6]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[7]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[8]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[9]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[10]                                  ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[11]                                  ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[6][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[6][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[6][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[6][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[6][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[6][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][4]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 3.596 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                        ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 10.424 ns  ; reset                        ; controller:inst1|gate2                    ; clk                          ;
; N/A                                     ; None                                                ; 10.325 ns  ; reset                        ; controller:inst1|gate3                    ; clk                          ;
; N/A                                     ; None                                                ; 9.997 ns   ; reset                        ; controller:inst1|gate1                    ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[3]                 ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[4]                 ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[2]                 ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[5]                 ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[0]                 ; clk                          ;
; N/A                                     ; None                                                ; 9.128 ns   ; reset                        ; controller:inst1|param[1]                 ; clk                          ;
; N/A                                     ; None                                                ; 8.073 ns   ; reset                        ; controller:inst1|trig_vec[3]              ; clk                          ;
; N/A                                     ; None                                                ; 8.073 ns   ; reset                        ; controller:inst1|trig_vec[4]              ; clk                          ;
; N/A                                     ; None                                                ; 7.863 ns   ; reset                        ; controller:inst1|trig_vec[6]              ; clk                          ;
; N/A                                     ; None                                                ; 7.507 ns   ; reset                        ; controller:inst1|trig_vec[2]              ; clk                          ;
; N/A                                     ; None                                                ; 7.507 ns   ; reset                        ; controller:inst1|trig_vec[1]              ; clk                          ;
; N/A                                     ; None                                                ; 7.006 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[16]  ; clk                          ;
; N/A                                     ; None                                                ; 7.006 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[11]  ; clk                          ;
; N/A                                     ; None                                                ; 6.897 ns   ; reset                        ; controller:inst1|modifier[0]              ; clk                          ;
; N/A                                     ; None                                                ; 6.897 ns   ; reset                        ; controller:inst1|modifier[1]              ; clk                          ;
; N/A                                     ; None                                                ; 6.714 ns   ; reset                        ; controller:inst1|gateblip1                ; clk                          ;
; N/A                                     ; None                                                ; 6.635 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[18]  ; clk                          ;
; N/A                                     ; None                                                ; 6.612 ns   ; reset                        ; controller:inst1|prev_edit_change_rot[0]  ; clk                          ;
; N/A                                     ; None                                                ; 6.608 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[13]  ; clk                          ;
; N/A                                     ; None                                                ; 6.608 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[9]   ; clk                          ;
; N/A                                     ; None                                                ; 6.608 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[8]   ; clk                          ;
; N/A                                     ; None                                                ; 6.608 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[7]   ; clk                          ;
; N/A                                     ; None                                                ; 6.608 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[6]   ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[23]  ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[22]  ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[20]  ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[19]  ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[15]  ; clk                          ;
; N/A                                     ; None                                                ; 6.598 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[14]  ; clk                          ;
; N/A                                     ; None                                                ; 6.577 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[21]  ; clk                          ;
; N/A                                     ; None                                                ; 6.577 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[17]  ; clk                          ;
; N/A                                     ; None                                                ; 6.577 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[12]  ; clk                          ;
; N/A                                     ; None                                                ; 6.577 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[10]  ; clk                          ;
; N/A                                     ; None                                                ; 6.577 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[4]   ; clk                          ;
; N/A                                     ; None                                                ; 6.359 ns   ; reset                        ; controller:inst1|gateblip3                ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[0]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[1]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[3]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[4]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[2]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[7]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[5]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[6]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[9]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[8]           ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[11]          ; clk                          ;
; N/A                                     ; None                                                ; 6.331 ns   ; reset                        ; controller:inst1|accumulator[10]          ; clk                          ;
; N/A                                     ; None                                                ; 6.277 ns   ; reset                        ; controller:inst1|gateblip2                ; clk                          ;
; N/A                                     ; None                                                ; 6.250 ns   ; reset                        ; controller:inst1|prev_edit_sel_rot[0]     ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[24]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[23]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[22]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[21]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[20]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[19]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[18]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[17]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[16]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[15]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[14]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[13]      ; clk                          ;
; N/A                                     ; None                                                ; 6.233 ns   ; reset                        ; controller:inst1|accumulator_ctr[12]      ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[1]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[0]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[2]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[3]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[4]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[6]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[5]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[7]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[9]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[8]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[11]                ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[10]                ; clk                          ;
; N/A                                     ; None                                                ; 6.133 ns   ; reset                        ; controller:inst1|freq1[12]                ; clk                          ;
; N/A                                     ; None                                                ; 6.072 ns   ; reset                        ; controller:inst1|wait_cycle               ; clk                          ;
; N/A                                     ; None                                                ; 6.066 ns   ; reset                        ; controller:inst1|trig_vec[5]              ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[0]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[1]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[3]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[4]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[2]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[5]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[6]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[7]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[9]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[8]                 ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[11]                ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[12]                ; clk                          ;
; N/A                                     ; None                                                ; 6.027 ns   ; reset                        ; controller:inst1|freq2[10]                ; clk                          ;
; N/A                                     ; None                                                ; 5.885 ns   ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]              ; clk                          ;
; N/A                                     ; None                                                ; 5.868 ns   ; reset                        ; controller:inst1|prev_arp_mode_in         ; clk                          ;
; N/A                                     ; None                                                ; 5.868 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[5]   ; clk                          ;
; N/A                                     ; None                                                ; 5.868 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[3]   ; clk                          ;
; N/A                                     ; None                                                ; 5.832 ns   ; reset                        ; mixer:inst2|wait_cycle                    ; clk                          ;
; N/A                                     ; None                                                ; 5.832 ns   ; reset                        ; mixer:inst2|prev_save_bank[1]             ; clk                          ;
; N/A                                     ; None                                                ; 5.832 ns   ; reset                        ; mixer:inst2|prev_save_bank[2]             ; clk                          ;
; N/A                                     ; None                                                ; 5.832 ns   ; reset                        ; mixer:inst2|prev_save_bank[0]             ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[11]      ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[10]      ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[9]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[8]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[7]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[6]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[5]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[4]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[3]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[1]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[0]       ; clk                          ;
; N/A                                     ; None                                                ; 5.817 ns   ; reset                        ; controller:inst1|accumulator_ctr[2]       ; clk                          ;
; N/A                                     ; None                                                ; 5.812 ns   ; reset                        ; controller:inst1|accumulator_ctr_end[24]  ; clk                          ;
; N/A                                     ; None                                                ; 5.746 ns   ; reset                        ; controller:inst1|prev_trig_vec[2]         ; clk                          ;
; N/A                                     ; None                                                ; 5.746 ns   ; reset                        ; controller:inst1|prev_trig_vec[1]         ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[3]            ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[4]            ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[0]            ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[1]            ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[2]            ; clk                          ;
; N/A                                     ; None                                                ; 5.734 ns   ; reset                        ; controller:inst1|prev_param[5]            ; clk                          ;
; N/A                                     ; None                                                ; 5.364 ns   ; reset                        ; controller:inst1|prev_trig_vec[6]         ; clk                          ;
; N/A                                     ; None                                                ; 5.364 ns   ; reset                        ; controller:inst1|prev_trig_vec[5]         ; clk                          ;
; N/A                                     ; None                                                ; 5.364 ns   ; reset                        ; controller:inst1|prev_trig_vec[3]         ; clk                          ;
; N/A                                     ; None                                                ; 5.364 ns   ; reset                        ; controller:inst1|prev_trig_vec[4]         ; clk                          ;
; N/A                                     ; None                                                ; 5.309 ns   ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]              ; clk                          ;
; N/A                                     ; None                                                ; 5.253 ns   ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]              ; clk                          ;
; N/A                                     ; None                                                ; 5.205 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[0]    ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[0]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[1]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[3]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[4]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[2]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[7]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[5]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[6]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[9]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[8]                 ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[11]                ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[12]                ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; reset                        ; controller:inst1|freq3[10]                ; clk                          ;
; N/A                                     ; None                                                ; 4.997 ns   ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]              ; clk                          ;
; N/A                                     ; None                                                ; 4.924 ns   ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]              ; clk                          ;
; N/A                                     ; None                                                ; 4.865 ns   ; reset                        ; controller:inst1|drum_mode                ; clk                          ;
; N/A                                     ; None                                                ; 4.652 ns   ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]              ; clk                          ;
; N/A                                     ; None                                                ; 1.987 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][4]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.966 ns   ; save                         ; debouncer:inst26|shift[11]                ; clk                          ;
; N/A                                     ; None                                                ; 1.745 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][7]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.744 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][2]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.656 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.654 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.573 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.504 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.501 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.468 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.466 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.427 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.426 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.371 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.370 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.369 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.367 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.366 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.361 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.304 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][0]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.303 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][5]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.239 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.237 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][3]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.235 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][6]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.225 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][1]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.220 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.220 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.216 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.216 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.210 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.208 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.201 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][4]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.193 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][0]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.190 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][5]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.187 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][2]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.185 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][7]                   ; clk                          ;
; N/A                                     ; None                                                ; 1.041 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.041 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.041 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.041 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.041 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.989 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][6]                   ; clk                          ;
; N/A                                     ; None                                                ; 0.988 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][3]                   ; clk                          ;
; N/A                                     ; None                                                ; 0.853 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.853 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.853 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.853 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.853 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.829 ns   ; data_in[6]                   ; s2p:inst|tmp_data[6][1]                   ; clk                          ;
; N/A                                     ; None                                                ; 0.799 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                   ; clk                          ;
; N/A                                     ; None                                                ; 0.797 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                   ; clk                          ;
; N/A                                     ; None                                                ; 0.393 ns   ; wave_bank_rot[1]             ; debouncer:inst38|shift[11]                ; clk                          ;
; N/A                                     ; None                                                ; 0.360 ns   ; edit_select_rot[1]           ; debouncer:inst32|shift[11]                ; clk                          ;
; N/A                                     ; None                                                ; 0.342 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]      ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                           ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 17.843 ns  ; p2s:inst5|data_out                                     ; p2s_dout  ; clk        ;
; N/A   ; None         ; 16.034 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPf    ; clk        ;
; N/A   ; None         ; 16.024 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPe    ; clk        ;
; N/A   ; None         ; 15.882 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPa    ; clk        ;
; N/A   ; None         ; 15.632 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPd    ; clk        ;
; N/A   ; None         ; 11.380 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 11.363 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 11.229 ns  ; controller:inst1|param[3]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 11.115 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 11.057 ns  ; controller:inst1|param[3]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 11.041 ns  ; controller:inst1|param[1]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.898 ns  ; controller:inst1|param[2]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.869 ns  ; controller:inst1|param[1]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.801 ns  ; controller:inst1|param[0]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.726 ns  ; controller:inst1|param[2]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.698 ns  ; controller:inst1|param[3]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.672 ns  ; controller:inst1|param[3]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.660 ns  ; controller:inst1|param[3]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.633 ns  ; controller:inst1|param[3]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.631 ns  ; controller:inst1|param[0]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.619 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 10.607 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 10.597 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.587 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.585 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.575 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.510 ns  ; controller:inst1|param[1]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.485 ns  ; controller:inst1|param[1]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.469 ns  ; controller:inst1|param[1]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.403 ns  ; controller:inst1|param[1]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.375 ns  ; controller:inst1|param[2]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.351 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.351 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 10.347 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.342 ns  ; controller:inst1|param[2]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.342 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.341 ns  ; controller:inst1|param[2]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.337 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.325 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.315 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.299 ns  ; controller:inst1|param[2]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.274 ns  ; controller:inst1|param[0]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.247 ns  ; controller:inst1|param[0]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.241 ns  ; controller:inst1|param[0]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.210 ns  ; controller:inst1|param[0]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.206 ns  ; controller:inst1|param[3]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 10.093 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.083 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.078 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 10.063 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 10.013 ns  ; controller:inst1|param[1]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.917 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.843 ns   ; controller:inst1|param[2]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.840 ns   ; p2s:inst5|ld                                           ; p2s_ld    ; clk        ;
; N/A   ; None         ; 9.788 ns   ; controller:inst1|param[0]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 7.864 ns   ; p2s:inst5|i_ioclk                                      ; p2s_ioclk ; clk        ;
; N/A   ; None         ; 7.836 ns   ; p2s:inst5|cs                                           ; p2s_cs    ; clk        ;
; N/A   ; None         ; 7.316 ns   ; s2p:inst|cs                                            ; s2p_cs    ; clk        ;
; N/A   ; None         ; 7.307 ns   ; s2p:inst|ioclk                                         ; s2p_ioclk ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.750 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.433 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.181 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.180 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.178 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.175 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.167 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.167 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.164 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.164 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.162 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.030 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.030 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.030 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.903 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.830 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.826 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.167 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.147 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.946 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.688 ns  ; edit_change_rot[1]           ; debouncer:inst34|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 0.664 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.467 ns  ; edit_select_rot[0]           ; debouncer:inst33|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 0.285 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.155 ns  ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.069 ns  ; edit_change_rot[0]           ; debouncer:inst35|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 0.066 ns  ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 0.025 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.025 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.025 ns  ; waveform_rot[0]              ; debouncer:inst37|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -0.038 ns ; waveform_rot[1]              ; debouncer:inst36|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -0.070 ns ; wave_bank_rot[0]             ; debouncer:inst39|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -0.076 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.094 ns ; edit_select_rot[1]           ; debouncer:inst32|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -0.127 ns ; wave_bank_rot[1]             ; debouncer:inst38|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -0.531 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.533 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.563 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.587 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.587 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.587 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.587 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.587 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.722 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.723 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.775 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.775 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.775 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.775 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.775 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.919 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.921 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.924 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.927 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.935 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.942 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.944 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.950 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.950 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.954 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.954 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.959 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.969 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.971 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.973 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.037 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.038 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.095 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.100 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.101 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.103 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.104 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.105 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.160 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.161 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.200 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.202 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.235 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.238 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.307 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.388 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.390 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.478 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.479 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.700 ns ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -1.721 ns ; data_in[6]                   ; s2p:inst|tmp_data[6][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -4.386 ns ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.599 ns ; reset                        ; controller:inst1|drum_mode                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.658 ns ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.731 ns ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.939 ns ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -5.043 ns ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -5.098 ns ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.098 ns ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.098 ns ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.098 ns ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.098 ns ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.110 ns ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.381 ns ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.468 ns ; reset                        ; controller:inst1|prev_param[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.480 ns ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.480 ns ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.546 ns ; reset                        ; controller:inst1|accumulator_ctr_end[24]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[11]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[10]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[9]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[8]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[7]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[6]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[5]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[4]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[3]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[1]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[0]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.551 ns ; reset                        ; controller:inst1|accumulator_ctr[2]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.566 ns ; reset                        ; mixer:inst2|wait_cycle                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.566 ns ; reset                        ; mixer:inst2|prev_save_bank[1]                                                                                                                                                     ; clk                          ;
; N/A                                     ; None                                                ; -5.566 ns ; reset                        ; mixer:inst2|prev_save_bank[2]                                                                                                                                                     ; clk                          ;
; N/A                                     ; None                                                ; -5.566 ns ; reset                        ; mixer:inst2|prev_save_bank[0]                                                                                                                                                     ; clk                          ;
; N/A                                     ; None                                                ; -5.602 ns ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.602 ns ; reset                        ; controller:inst1|accumulator_ctr_end[5]                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -5.602 ns ; reset                        ; controller:inst1|accumulator_ctr_end[3]                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -5.619 ns ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -5.663 ns ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.761 ns ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.800 ns ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -5.806 ns ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.867 ns ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.918 ns ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[24]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[23]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[22]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[21]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[20]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[19]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[18]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[17]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[16]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[15]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[14]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[13]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.967 ns ; reset                        ; controller:inst1|accumulator_ctr[12]                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.984 ns ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; -6.065 ns ; reset                        ; controller:inst1|accumulator[0]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.065 ns ; reset                        ; controller:inst1|accumulator[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.065 ns ; reset                        ; controller:inst1|accumulator[3]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.065 ns ; reset                        ; controller:inst1|accumulator[4]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.065 ns ; reset                        ; controller:inst1|accumulator[2]                                                                                                                                                   ; clk                          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                   ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 15 19:01:07 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:inst1|diff_btn_vec[0]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[2]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[1]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[3]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[4]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[5]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[6]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "controller:inst1|curbtns[6]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[5]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[3]" as buffer
    Info: Detected ripple clock "divider:inst24|clkout" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~6" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~3" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~1" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~2" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[1]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[2]" as buffer
    Info: Detected ripple clock "s2p:inst|i_ioclk" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[6]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[4]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[7]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[5]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[11]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[8]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[9]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[10]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[1]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[2]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[3]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[0]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[5]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[4]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[3]" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~5" as buffer
    Info: Detected gated clock "controller:inst1|diff_btn_vec~2" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~1" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~0" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~2" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[6]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_clk" as buffer
    Info: Detected gated clock "controller:inst1|Equal12~0" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[2]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[1]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[0]" as buffer
    Info: Detected ripple clock "p2s:inst5|i_ioclk" as buffer
Info: Clock "clk" has Internal fmax of 12.21 MHz between source register "modulator:inst3|decay_ctr3[2]" and destination register "modulator:inst3|wave3[2]" (period= 81.9 ns)
    Info: + Longest register to register delay is 81.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N11; Fanout = 20; REG Node = 'modulator:inst3|decay_ctr3[2]'
        Info: 2: + IC(1.074 ns) + CELL(4.740 ns) = 5.814 ns; Loc. = DSPMULT_X20_Y14_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_mult:Mult7|mult_pt01:auto_generated|mac_mult1~DATAOUT18'
        Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 6.210 ns; Loc. = DSPOUT_X20_Y14_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_mult:Mult7|mult_pt01:auto_generated|mac_out2~DATAOUT18'
        Info: 4: + IC(2.311 ns) + CELL(0.206 ns) = 8.727 ns; Loc. = LCCOMB_X5_Y14_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[9]~382'
        Info: 5: + IC(0.374 ns) + CELL(0.596 ns) = 9.697 ns; Loc. = LCCOMB_X5_Y14_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[1]~3'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.783 ns; Loc. = LCCOMB_X5_Y14_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[2]~5'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 10.289 ns; Loc. = LCCOMB_X5_Y14_N24; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[3]~6'
        Info: 8: + IC(0.399 ns) + CELL(0.370 ns) = 11.058 ns; Loc. = LCCOMB_X5_Y14_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[18]~385'
        Info: 9: + IC(0.381 ns) + CELL(0.596 ns) = 12.035 ns; Loc. = LCCOMB_X5_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[1]~3'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 12.121 ns; Loc. = LCCOMB_X5_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[2]~5'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.207 ns; Loc. = LCCOMB_X5_Y14_N10; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[3]~7'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.713 ns; Loc. = LCCOMB_X5_Y14_N12; Fanout = 5; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[4]~8'
        Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 13.280 ns; Loc. = LCCOMB_X5_Y14_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[27]~389'
        Info: 14: + IC(1.062 ns) + CELL(0.735 ns) = 15.077 ns; Loc. = LCCOMB_X1_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[1]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 15.163 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[2]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 15.249 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[3]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 15.335 ns; Loc. = LCCOMB_X1_Y14_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[4]~9'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 15.841 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 6; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[5]~10'
        Info: 19: + IC(0.378 ns) + CELL(0.206 ns) = 16.425 ns; Loc. = LCCOMB_X1_Y14_N6; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[36]~394'
        Info: 20: + IC(1.093 ns) + CELL(0.596 ns) = 18.114 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[1]~3'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.200 ns; Loc. = LCCOMB_X1_Y15_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[2]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.286 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[3]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.372 ns; Loc. = LCCOMB_X1_Y15_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[4]~9'
        Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 18.562 ns; Loc. = LCCOMB_X1_Y15_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[5]~11'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.068 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 7; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[6]~12'
        Info: 26: + IC(0.754 ns) + CELL(0.624 ns) = 20.446 ns; Loc. = LCCOMB_X2_Y15_N2; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[49]~396'
        Info: 27: + IC(0.385 ns) + CELL(0.706 ns) = 21.537 ns; Loc. = LCCOMB_X2_Y15_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~11'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 21.623 ns; Loc. = LCCOMB_X2_Y15_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~13'
        Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 22.129 ns; Loc. = LCCOMB_X2_Y15_N18; Fanout = 8; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~14'
        Info: 30: + IC(1.064 ns) + CELL(0.370 ns) = 23.563 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[55]~406'
        Info: 31: + IC(0.376 ns) + CELL(0.596 ns) = 24.535 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.621 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.707 ns; Loc. = LCCOMB_X2_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~9'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.793 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~11'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.879 ns; Loc. = LCCOMB_X2_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~13'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 25.069 ns; Loc. = LCCOMB_X2_Y14_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~15'
        Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 25.575 ns; Loc. = LCCOMB_X2_Y14_N16; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~16'
        Info: 38: + IC(0.739 ns) + CELL(0.206 ns) = 26.520 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[63]~414'
        Info: 39: + IC(0.712 ns) + CELL(0.735 ns) = 27.967 ns; Loc. = LCCOMB_X4_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[1]~3'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.053 ns; Loc. = LCCOMB_X4_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~5'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.139 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.225 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~9'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.311 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~11'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 28.397 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~13'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 28.483 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~15'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 28.569 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~17'
        Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 29.075 ns; Loc. = LCCOMB_X4_Y14_N30; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[9]~18'
        Info: 48: + IC(0.679 ns) + CELL(0.206 ns) = 29.960 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[74]~419'
        Info: 49: + IC(1.443 ns) + CELL(0.596 ns) = 31.999 ns; Loc. = LCCOMB_X3_Y17_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 32.085 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~9'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 32.171 ns; Loc. = LCCOMB_X3_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~11'
        Info: 52: + IC(0.000 ns) + CELL(0.190 ns) = 32.361 ns; Loc. = LCCOMB_X3_Y17_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~13'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 32.447 ns; Loc. = LCCOMB_X3_Y17_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~15'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 32.533 ns; Loc. = LCCOMB_X3_Y17_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~17'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 33.039 ns; Loc. = LCCOMB_X3_Y17_N20; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[9]~18'
        Info: 56: + IC(1.115 ns) + CELL(0.206 ns) = 34.360 ns; Loc. = LCCOMB_X3_Y14_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[83]~426'
        Info: 57: + IC(1.125 ns) + CELL(0.621 ns) = 36.106 ns; Loc. = LCCOMB_X4_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[3]~7'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 36.192 ns; Loc. = LCCOMB_X4_Y17_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[4]~9'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 36.278 ns; Loc. = LCCOMB_X4_Y17_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[5]~11'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 36.364 ns; Loc. = LCCOMB_X4_Y17_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[6]~13'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 36.450 ns; Loc. = LCCOMB_X4_Y17_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[7]~15'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 36.536 ns; Loc. = LCCOMB_X4_Y17_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[8]~17'
        Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 37.042 ns; Loc. = LCCOMB_X4_Y17_N28; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[9]~18'
        Info: 64: + IC(1.074 ns) + CELL(0.370 ns) = 38.486 ns; Loc. = LCCOMB_X2_Y17_N20; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[94]~431'
        Info: 65: + IC(0.976 ns) + CELL(0.596 ns) = 40.058 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[5]~11'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 40.144 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[6]~13'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 40.230 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[7]~15'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 40.316 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[8]~17'
        Info: 69: + IC(0.000 ns) + CELL(0.506 ns) = 40.822 ns; Loc. = LCCOMB_X1_Y17_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[9]~18'
        Info: 70: + IC(0.392 ns) + CELL(0.370 ns) = 41.584 ns; Loc. = LCCOMB_X1_Y17_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[99]~442'
        Info: 71: + IC(1.122 ns) + CELL(0.621 ns) = 43.327 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[1]~3'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 43.413 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[2]~5'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 43.499 ns; Loc. = LCCOMB_X1_Y16_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[3]~7'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 43.585 ns; Loc. = LCCOMB_X1_Y16_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[4]~9'
        Info: 75: + IC(0.000 ns) + CELL(0.190 ns) = 43.775 ns; Loc. = LCCOMB_X1_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[5]~11'
        Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 43.861 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[6]~13'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 43.947 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[7]~15'
        Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 44.033 ns; Loc. = LCCOMB_X1_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[8]~17'
        Info: 79: + IC(0.000 ns) + CELL(0.506 ns) = 44.539 ns; Loc. = LCCOMB_X1_Y16_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[9]~18'
        Info: 80: + IC(1.032 ns) + CELL(0.206 ns) = 45.777 ns; Loc. = LCCOMB_X2_Y17_N18; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[113]~444'
        Info: 81: + IC(1.089 ns) + CELL(0.596 ns) = 47.462 ns; Loc. = LCCOMB_X2_Y16_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[6]~13'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 47.548 ns; Loc. = LCCOMB_X2_Y16_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[7]~15'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 47.634 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[8]~17'
        Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 48.140 ns; Loc. = LCCOMB_X2_Y16_N30; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[9]~18'
        Info: 85: + IC(1.129 ns) + CELL(0.206 ns) = 49.475 ns; Loc. = LCCOMB_X2_Y17_N4; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[120]~453'
        Info: 86: + IC(1.094 ns) + CELL(0.596 ns) = 51.165 ns; Loc. = LCCOMB_X3_Y16_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[4]~9'
        Info: 87: + IC(0.000 ns) + CELL(0.190 ns) = 51.355 ns; Loc. = LCCOMB_X3_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[5]~11'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 51.441 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[6]~13'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 51.527 ns; Loc. = LCCOMB_X3_Y16_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[7]~15'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 51.613 ns; Loc. = LCCOMB_X3_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[8]~17'
        Info: 91: + IC(0.000 ns) + CELL(0.506 ns) = 52.119 ns; Loc. = LCCOMB_X3_Y16_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[9]~18'
        Info: 92: + IC(1.411 ns) + CELL(0.206 ns) = 53.736 ns; Loc. = LCCOMB_X2_Y17_N6; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[130]~459'
        Info: 93: + IC(1.418 ns) + CELL(0.735 ns) = 55.889 ns; Loc. = LCCOMB_X4_Y15_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[5]~11'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 55.975 ns; Loc. = LCCOMB_X4_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[6]~13'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 56.061 ns; Loc. = LCCOMB_X4_Y15_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[7]~15'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 56.147 ns; Loc. = LCCOMB_X4_Y15_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[8]~17'
        Info: 97: + IC(0.000 ns) + CELL(0.506 ns) = 56.653 ns; Loc. = LCCOMB_X4_Y15_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[9]~18'
        Info: 98: + IC(0.386 ns) + CELL(0.206 ns) = 57.245 ns; Loc. = LCCOMB_X4_Y15_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[135]~470'
        Info: 99: + IC(1.115 ns) + CELL(0.596 ns) = 58.956 ns; Loc. = LCCOMB_X5_Y16_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[1]~3'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 59.042 ns; Loc. = LCCOMB_X5_Y16_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[2]~5'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 59.128 ns; Loc. = LCCOMB_X5_Y16_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[3]~7'
        Info: 102: + IC(0.000 ns) + CELL(0.190 ns) = 59.318 ns; Loc. = LCCOMB_X5_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[4]~9'
        Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 59.404 ns; Loc. = LCCOMB_X5_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[5]~11'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 59.490 ns; Loc. = LCCOMB_X5_Y16_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[6]~13'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 59.576 ns; Loc. = LCCOMB_X5_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[7]~15'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 59.662 ns; Loc. = LCCOMB_X5_Y16_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[8]~17'
        Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 60.168 ns; Loc. = LCCOMB_X5_Y16_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[9]~18'
        Info: 108: + IC(1.032 ns) + CELL(0.206 ns) = 61.406 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[148]~473'
        Info: 109: + IC(0.668 ns) + CELL(0.596 ns) = 62.670 ns; Loc. = LCCOMB_X6_Y16_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[5]~11'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 62.756 ns; Loc. = LCCOMB_X6_Y16_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[6]~13'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 62.842 ns; Loc. = LCCOMB_X6_Y16_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[7]~15'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 62.928 ns; Loc. = LCCOMB_X6_Y16_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[8]~17'
        Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 63.434 ns; Loc. = LCCOMB_X6_Y16_N30; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[9]~18'
        Info: 114: + IC(1.082 ns) + CELL(0.206 ns) = 64.722 ns; Loc. = LCCOMB_X4_Y16_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[159]~478'
        Info: 115: + IC(1.417 ns) + CELL(0.596 ns) = 66.735 ns; Loc. = LCCOMB_X12_Y16_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[7]~15'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 66.821 ns; Loc. = LCCOMB_X12_Y16_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[8]~17'
        Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 67.327 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[9]~18'
        Info: 118: + IC(1.422 ns) + CELL(0.206 ns) = 68.955 ns; Loc. = LCCOMB_X4_Y16_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[169]~19'
        Info: 119: + IC(1.766 ns) + CELL(0.621 ns) = 71.342 ns; Loc. = LCCOMB_X13_Y16_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[8]~17'
        Info: 120: + IC(0.000 ns) + CELL(0.506 ns) = 71.848 ns; Loc. = LCCOMB_X13_Y16_N30; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[9]~18'
        Info: 121: + IC(1.101 ns) + CELL(0.596 ns) = 73.545 ns; Loc. = LCCOMB_X13_Y13_N12; Fanout = 2; COMB Node = 'modulator:inst3|Add21~1'
        Info: 122: + IC(0.000 ns) + CELL(0.190 ns) = 73.735 ns; Loc. = LCCOMB_X13_Y13_N14; Fanout = 2; COMB Node = 'modulator:inst3|Add21~3'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 73.821 ns; Loc. = LCCOMB_X13_Y13_N16; Fanout = 2; COMB Node = 'modulator:inst3|Add21~5'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 73.907 ns; Loc. = LCCOMB_X13_Y13_N18; Fanout = 2; COMB Node = 'modulator:inst3|Add21~7'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 73.993 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 2; COMB Node = 'modulator:inst3|Add21~9'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 74.079 ns; Loc. = LCCOMB_X13_Y13_N22; Fanout = 2; COMB Node = 'modulator:inst3|Add21~11'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 74.165 ns; Loc. = LCCOMB_X13_Y13_N24; Fanout = 2; COMB Node = 'modulator:inst3|Add21~13'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 74.251 ns; Loc. = LCCOMB_X13_Y13_N26; Fanout = 2; COMB Node = 'modulator:inst3|Add21~15'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 74.337 ns; Loc. = LCCOMB_X13_Y13_N28; Fanout = 2; COMB Node = 'modulator:inst3|Add21~17'
        Info: 130: + IC(0.000 ns) + CELL(0.175 ns) = 74.512 ns; Loc. = LCCOMB_X13_Y13_N30; Fanout = 2; COMB Node = 'modulator:inst3|Add21~19'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 74.598 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'modulator:inst3|Add21~21'
        Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 74.684 ns; Loc. = LCCOMB_X13_Y12_N2; Fanout = 2; COMB Node = 'modulator:inst3|Add21~23'
        Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 74.770 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 2; COMB Node = 'modulator:inst3|Add21~25'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 74.856 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 2; COMB Node = 'modulator:inst3|Add21~27'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 74.942 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 2; COMB Node = 'modulator:inst3|Add21~29'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 75.028 ns; Loc. = LCCOMB_X13_Y12_N10; Fanout = 2; COMB Node = 'modulator:inst3|Add21~31'
        Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 75.114 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 2; COMB Node = 'modulator:inst3|Add21~33'
        Info: 138: + IC(0.000 ns) + CELL(0.506 ns) = 75.620 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 1; COMB Node = 'modulator:inst3|Add21~34'
        Info: 139: + IC(0.371 ns) + CELL(0.624 ns) = 76.615 ns; Loc. = LCCOMB_X13_Y12_N26; Fanout = 11; COMB Node = 'modulator:inst3|LessThan7~1'
        Info: 140: + IC(1.115 ns) + CELL(0.319 ns) = 78.049 ns; Loc. = LCCOMB_X13_Y13_N6; Fanout = 1; COMB Node = 'modulator:inst3|wave3~90'
        Info: 141: + IC(0.359 ns) + CELL(0.206 ns) = 78.614 ns; Loc. = LCCOMB_X13_Y13_N8; Fanout = 2; COMB Node = 'modulator:inst3|wave3~91'
        Info: 142: + IC(1.774 ns) + CELL(1.545 ns) = 81.933 ns; Loc. = DSPMULT_X20_Y12_N0; Fanout = 22; REG Node = 'modulator:inst3|wave3[2]'
        Info: Total cell delay = 41.763 ns ( 50.97 % )
        Info: Total interconnect delay = 40.170 ns ( 49.03 % )
    Info: - Smallest clock skew is 0.399 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.191 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1593; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.825 ns) + CELL(1.137 ns) = 3.191 ns; Loc. = DSPMULT_X20_Y12_N0; Fanout = 22; REG Node = 'modulator:inst3|wave3[2]'
            Info: Total cell delay = 2.227 ns ( 69.79 % )
            Info: Total interconnect delay = 0.964 ns ( 30.21 % )
        Info: - Longest clock path from clock "clk" to source register is 2.792 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1593; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X19_Y14_N11; Fanout = 20; REG Node = 'modulator:inst3|decay_ctr3[2]'
            Info: Total cell delay = 1.756 ns ( 62.89 % )
            Info: Total interconnect delay = 1.036 ns ( 37.11 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.062 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 127.39 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[0]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.85 ns)
    Info: + Longest register to register delay is 3.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[0]'
        Info: 2: + IC(1.123 ns) + CELL(0.539 ns) = 1.662 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal6~0'
        Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 2.235 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~3'
        Info: 4: + IC(0.362 ns) + CELL(0.370 ns) = 2.967 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.551 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.659 ns; Loc. = LCFF_X22_Y10_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.429 ns ( 39.05 % )
        Info: Total interconnect delay = 2.230 ns ( 60.95 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.140 ns) + CELL(0.000 ns) = 4.140 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 5.674 ns; Loc. = LCFF_X22_Y10_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 11.74 % )
            Info: Total interconnect delay = 5.008 ns ( 88.26 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.140 ns) + CELL(0.000 ns) = 4.140 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.870 ns) + CELL(0.666 ns) = 5.676 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[0]'
            Info: Total cell delay = 0.666 ns ( 11.73 % )
            Info: Total interconnect delay = 5.010 ns ( 88.27 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 179 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "controller:inst1|curbtns[4]" and destination pin or register "controller:inst1|diff_btn_vec[4]" for clock "clk" (Hold time is 8.432 ns)
    Info: + Largest clock skew is 10.182 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.283 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.390 ns) + CELL(0.970 ns) = 3.450 ns; Loc. = LCFF_X7_Y8_N1; Fanout = 9; REG Node = 'btn_reg:inst4|btn_clk'
            Info: 3: + IC(0.424 ns) + CELL(0.970 ns) = 4.844 ns; Loc. = LCFF_X7_Y8_N17; Fanout = 13; REG Node = 'btn_reg:inst4|btn_reg[5]'
            Info: 4: + IC(1.440 ns) + CELL(0.623 ns) = 6.907 ns; Loc. = LCCOMB_X9_Y9_N26; Fanout = 2; COMB Node = 'controller:inst1|Equal12~3'
            Info: 5: + IC(0.366 ns) + CELL(0.529 ns) = 7.802 ns; Loc. = LCCOMB_X9_Y9_N30; Fanout = 1; COMB Node = 'controller:inst1|Equal12~4'
            Info: 6: + IC(0.595 ns) + CELL(0.615 ns) = 9.012 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 1; COMB Node = 'controller:inst1|Equal12~7'
            Info: 7: + IC(2.689 ns) + CELL(0.000 ns) = 11.701 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'controller:inst1|Equal12~7clkctrl'
            Info: 8: + IC(1.376 ns) + CELL(0.206 ns) = 13.283 ns; Loc. = LCCOMB_X9_Y9_N8; Fanout = 8; REG Node = 'controller:inst1|diff_btn_vec[4]'
            Info: Total cell delay = 5.003 ns ( 37.66 % )
            Info: Total interconnect delay = 8.280 ns ( 62.34 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.101 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.345 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = LCFF_X9_Y9_N25; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
            Info: Total cell delay = 1.756 ns ( 56.63 % )
            Info: Total interconnect delay = 1.345 ns ( 43.37 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.446 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N25; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y9_N24; Fanout = 2; COMB Node = 'controller:inst1|Equal12~1'
        Info: 3: + IC(0.402 ns) + CELL(0.651 ns) = 1.446 ns; Loc. = LCCOMB_X9_Y9_N8; Fanout = 8; REG Node = 'controller:inst1|diff_btn_vec[4]'
        Info: Total cell delay = 1.044 ns ( 72.20 % )
        Info: Total interconnect delay = 0.402 ns ( 27.80 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "controller:inst1|gate2" (data pin = "reset", clock pin = "clk") is 10.424 ns
    Info: + Longest pin to register delay is 13.252 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 133; PIN Node = 'reset'
        Info: 2: + IC(6.462 ns) + CELL(0.651 ns) = 8.058 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'controller:inst1|gate2~20'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 8.638 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 1; COMB Node = 'controller:inst1|gate2~21'
        Info: 4: + IC(0.406 ns) + CELL(0.651 ns) = 9.695 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'controller:inst1|gate2~22'
        Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 10.680 ns; Loc. = LCCOMB_X14_Y11_N22; Fanout = 1; COMB Node = 'controller:inst1|gate2~23'
        Info: 6: + IC(1.069 ns) + CELL(0.651 ns) = 12.400 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'controller:inst1|gate2~24'
        Info: 7: + IC(0.374 ns) + CELL(0.370 ns) = 13.144 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'controller:inst1|gate2~25'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 13.252 ns; Loc. = LCFF_X14_Y11_N1; Fanout = 35; REG Node = 'controller:inst1|gate2'
        Info: Total cell delay = 4.206 ns ( 31.74 % )
        Info: Total interconnect delay = 9.046 ns ( 68.26 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.788 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1593; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.788 ns; Loc. = LCFF_X14_Y11_N1; Fanout = 35; REG Node = 'controller:inst1|gate2'
        Info: Total cell delay = 1.756 ns ( 62.98 % )
        Info: Total interconnect delay = 1.032 ns ( 37.02 % )
Info: tco from clock "clk" to destination pin "p2s_dout" through register "p2s:inst5|data_out" is 17.843 ns
    Info: + Longest clock path from clock "clk" to source register is 11.485 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.584 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 3; REG Node = 'p2s:inst5|i_ioclk'
        Info: 3: + IC(7.321 ns) + CELL(0.000 ns) = 9.905 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'p2s:inst5|i_ioclk~clkctrl'
        Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 11.485 ns; Loc. = LCFF_X17_Y13_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: Total cell delay = 2.726 ns ( 23.74 % )
        Info: Total interconnect delay = 8.759 ns ( 76.26 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: 2: + IC(2.828 ns) + CELL(3.226 ns) = 6.054 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'p2s_dout'
        Info: Total cell delay = 3.226 ns ( 53.29 % )
        Info: Total interconnect delay = 2.828 ns ( 46.71 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|jtag_ir_reg[9]" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 2.750 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.140 ns) + CELL(0.000 ns) = 4.140 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.888 ns) + CELL(0.666 ns) = 5.694 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]'
        Info: Total cell delay = 0.666 ns ( 11.70 % )
        Info: Total interconnect delay = 5.028 ns ( 88.30 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 8; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(2.936 ns) + CELL(0.206 ns) = 3.142 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.250 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]'
        Info: Total cell delay = 0.314 ns ( 9.66 % )
        Info: Total interconnect delay = 2.936 ns ( 90.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Apr 15 19:01:11 2010
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


