// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dummyPCIeJoint,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku040-ffva1156-2-e,HLS_INPUT_CLOCK=6.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.929000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=4,HLS_SYN_DSP=1,HLS_SYN_FF=158,HLS_SYN_LUT=324,HLS_VERSION=2018_3}" *)

module dummyPCIeJoint (
        ap_clk,
        ap_rst,
        inData_V_V_dout,
        inData_V_V_empty_n,
        inData_V_V_read,
        outDataFlash_V_V_din,
        outDataFlash_V_V_full_n,
        outDataFlash_V_V_write,
        outDataDram_V_V_din,
        outDataDram_V_V_full_n,
        outDataDram_V_V_write,
        flushReq_V,
        flushAck_V,
        flushDone_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input  [31:0] inData_V_V_dout;
input   inData_V_V_empty_n;
output   inData_V_V_read;
output  [31:0] outDataFlash_V_V_din;
input   outDataFlash_V_V_full_n;
output   outDataFlash_V_V_write;
output  [31:0] outDataDram_V_V_din;
input   outDataDram_V_V_full_n;
output   outDataDram_V_V_write;
input  [0:0] flushReq_V;
output  [0:0] flushAck_V;
input  [0:0] flushDone_V;

reg inData_V_V_read;
reg outDataFlash_V_V_write;
reg outDataDram_V_V_write;

reg   [0:0] flushReq_V_0_data_reg;
reg    flushReq_V_0_vld_reg;
reg    flushReq_V_0_ack_out;
reg   [0:0] flushAck_V_1_data_reg;
reg    flushAck_V_1_vld_reg;
reg    flushAck_V_1_vld_in;
reg    flushAck_V_1_ack_in;
reg   [0:0] flushDone_V_0_data_reg;
reg    flushDone_V_0_vld_reg;
reg    flushDone_V_0_ack_out;
reg   [3:0] pcieState;
reg   [0:0] streamInitializedFla;
reg   [5:0] elementCounterDram_V;
reg   [5:0] elementCounterFlash_s;
reg   [0:0] flushFlag;
reg   [31:0] inputAddress_V;
reg   [0:0] pcie_flushAck_V;
reg    inData_V_V_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire   [3:0] pcieState_load_load_fu_344_p1;
reg    outDataFlash_V_V_blk_n;
reg    outDataDram_V_V_blk_n;
wire   [0:0] grp_read_fu_198_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire   [31:0] freeAddressArrayFlas_1_dout;
wire    freeAddressArrayFlas_1_empty_n;
reg    freeAddressArrayFlas_1_read;
wire   [0:0] grp_nbreadreq_fu_210_p3;
reg    ap_predicate_op25_read_state2;
wire   [31:0] freeAddressArrayDram_1_dout;
wire    freeAddressArrayDram_1_empty_n;
reg    freeAddressArrayDram_1_read;
wire   [0:0] grp_nbreadreq_fu_224_p3;
reg    ap_predicate_op29_read_state2;
reg   [31:0] freeAddressArrayFlas_1_din;
wire    freeAddressArrayFlas_1_full_n;
reg    freeAddressArrayFlas_1_write;
reg   [31:0] freeAddressArrayDram_1_din;
wire    freeAddressArrayDram_1_full_n;
reg    freeAddressArrayDram_1_write;
wire   [0:0] tmp_2_fu_434_p3;
reg    ap_predicate_op61_write_state2;
wire   [0:0] tmp_1_fu_486_p3;
reg    ap_predicate_op77_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] grp_read_fu_204_p2;
wire   [0:0] streamInitializedFla_1_load_fu_348_p1;
wire   [0:0] icmp_fu_416_p2;
wire   [0:0] tmp_5_nbwritereq_fu_274_p3;
wire   [0:0] tmp_8_nbwritereq_fu_282_p3;
wire   [0:0] tmp_11_nbwritereq_fu_290_p3;
wire   [0:0] tmp_13_nbwritereq_fu_298_p3;
wire   [0:0] tmp_15_nbreadreq_fu_306_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [3:0] ap_phi_mux_storemerge_phi_fu_324_p4;
wire   [3:0] ap_phi_reg_pp0_iter1_storemerge_reg_321;
wire   [0:0] flushFlag_load_load_fu_360_p1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_V_7_fu_446_p1;
wire   [31:0] tmp_V_5_fu_506_p1;
wire   [5:0] tmp_7_fu_511_p2;
wire   [5:0] tmp_6_fu_450_p2;
wire   [19:0] tmp_4_fu_406_p4;
wire   [17:0] grp_fu_558_p3;
wire   [4:0] tmp_10_fu_494_p1;
wire   [11:0] tmp_V_4_fu_498_p3;
wire   [5:0] grp_fu_558_p0;
wire   [13:0] grp_fu_558_p1;
wire   [13:0] grp_fu_558_p2;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] grp_fu_558_p00;
reg    ap_condition_523;
reg    ap_condition_235;
reg    ap_condition_335;
reg    ap_condition_353;

// power-on initialization
initial begin
#0 flushReq_V_0_data_reg = 1'd0;
#0 flushReq_V_0_vld_reg = 1'b0;
#0 flushAck_V_1_data_reg = 1'd0;
#0 flushAck_V_1_vld_reg = 1'b0;
#0 flushDone_V_0_data_reg = 1'd0;
#0 flushDone_V_0_vld_reg = 1'b0;
#0 pcieState = 4'd0;
#0 streamInitializedFla = 1'd0;
#0 elementCounterDram_V = 6'd0;
#0 elementCounterFlash_s = 6'd0;
#0 flushFlag = 1'd0;
#0 inputAddress_V = 32'd0;
#0 pcie_flushAck_V = 1'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1_U1(
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .din2(grp_fu_558_p2),
    .dout(grp_fu_558_p3)
);

fifo_w32_d64_A freeAddressArrayDram_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(freeAddressArrayDram_1_din),
    .if_full_n(freeAddressArrayDram_1_full_n),
    .if_write(freeAddressArrayDram_1_write),
    .if_dout(freeAddressArrayDram_1_dout),
    .if_empty_n(freeAddressArrayDram_1_empty_n),
    .if_read(freeAddressArrayDram_1_read)
);

fifo_w32_d32_A freeAddressArrayFlas_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(freeAddressArrayFlas_1_din),
    .if_full_n(freeAddressArrayFlas_1_full_n),
    .if_write(freeAddressArrayFlas_1_write),
    .if_dout(freeAddressArrayFlas_1_dout),
    .if_empty_n(freeAddressArrayFlas_1_empty_n),
    .if_read(freeAddressArrayFlas_1_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if (((tmp_1_fu_486_p3 == 1'd0) & (pcieState == 4'd1))) begin
            elementCounterDram_V <= tmp_7_fu_511_p2;
        end else if (((grp_nbreadreq_fu_210_p3 == 1'd0) & (pcieState == 4'd9))) begin
            elementCounterDram_V <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if (((tmp_2_fu_434_p3 == 1'd0) & (pcieState == 4'd2))) begin
            elementCounterFlash_s <= tmp_6_fu_450_p2;
        end else if (((grp_nbreadreq_fu_210_p3 == 1'd0) & (pcieState == 4'd9))) begin
            elementCounterFlash_s <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if ((1'b1 == ap_condition_335)) begin
            flushFlag <= 1'd0;
        end else if (((grp_nbreadreq_fu_210_p3 == 1'd0) & (pcieState == 4'd9))) begin
            flushFlag <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((pcieState_load_load_fu_344_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1) & (grp_read_fu_204_p2 == 1'd1))) begin
        pcieState <= 4'd8;
    end else if (((pcieState_load_load_fu_344_p1 == 4'd0) & (grp_read_fu_204_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_nbwritereq_fu_290_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1) & (grp_nbreadreq_fu_210_p3 == 1'd1))) begin
        pcieState <= 4'd6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((pcieState_load_load_fu_344_p1 == 4'd0) & (tmp_11_nbwritereq_fu_290_p3 == 1'd0) & (grp_read_fu_204_p2 == 1'd0) & (tmp_13_nbwritereq_fu_298_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1) & (grp_nbreadreq_fu_224_p3 == 1'd1)) | ((pcieState_load_load_fu_344_p1 == 4'd0) & (grp_read_fu_204_p2 == 1'd0) & (grp_nbreadreq_fu_210_p3 == 1'd0) & (tmp_13_nbwritereq_fu_298_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1) & (grp_nbreadreq_fu_224_p3 == 1'd1))))) begin
        pcieState <= 4'd7;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((pcieState_load_load_fu_344_p1 == 4'd0) & (tmp_13_nbwritereq_fu_298_p3 == 1'd0) & (grp_read_fu_204_p2 == 1'd0) & (grp_nbreadreq_fu_210_p3 == 1'd0) & (tmp_15_nbreadreq_fu_306_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1)) | ((pcieState_load_load_fu_344_p1 == 4'd0) & (grp_read_fu_204_p2 == 1'd0) & (grp_nbreadreq_fu_224_p3 == 1'd0) & (grp_nbreadreq_fu_210_p3 == 1'd0) & (tmp_15_nbreadreq_fu_306_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1))) | ((pcieState_load_load_fu_344_p1 == 4'd0) & (tmp_11_nbwritereq_fu_290_p3 == 1'd0) & (grp_read_fu_204_p2 == 1'd0) & (grp_nbreadreq_fu_224_p3 == 1'd0) & (tmp_15_nbreadreq_fu_306_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1))) | ((pcieState_load_load_fu_344_p1 == 4'd0) & (tmp_13_nbwritereq_fu_298_p3 == 1'd0) & (tmp_11_nbwritereq_fu_290_p3 == 1'd0) & (grp_read_fu_204_p2 == 1'd0) & (tmp_15_nbreadreq_fu_306_p3 == 1'd1) & (streamInitializedFla_1_load_fu_348_p1 == 1'd1))))) begin
        pcieState <= 4'd3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_486_p3 == 1'd1) & (pcieState == 4'd1))) begin
        pcieState <= 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_434_p3 == 1'd1) & (pcieState == 4'd2))) begin
        pcieState <= ap_phi_mux_storemerge_phi_fu_324_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_nbwritereq_fu_274_p3 == 1'd1) & (icmp_fu_416_p2 == 1'd1) & (pcieState == 4'd3))) begin
        pcieState <= 4'd5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_fu_416_p2 == 1'd0) & (tmp_8_nbwritereq_fu_282_p3 == 1'd1) & (pcieState == 4'd3)) | ((tmp_5_nbwritereq_fu_274_p3 == 1'd0) & (tmp_8_nbwritereq_fu_282_p3 == 1'd1) & (pcieState == 4'd3))))) begin
        pcieState <= 4'd4;
    end else if (((grp_nbreadreq_fu_224_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd8))) begin
        pcieState <= 4'd9;
    end else if ((((pcieState_load_load_fu_344_p1 == 4'd0) & (streamInitializedFla_1_load_fu_348_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_210_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd9)))) begin
        pcieState <= 4'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_read_fu_198_p2 == 1'd1) & (pcieState_load_load_fu_344_p1 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd6)))) begin
        pcieState <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if ((pcieState == 4'd1)) begin
            pcie_flushAck_V <= 1'd0;
        end else if (((grp_nbreadreq_fu_210_p3 == 1'd0) & (pcieState == 4'd9))) begin
            pcie_flushAck_V <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((flushAck_V_1_vld_reg == 1'b0) & (flushAck_V_1_vld_in == 1'b1)) | ((1'b1 == 1'b1) & (flushAck_V_1_vld_in == 1'b1) & (flushAck_V_1_vld_reg == 1'b1)))) begin
        flushAck_V_1_data_reg <= pcie_flushAck_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((flushDone_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((flushDone_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (flushDone_V_0_vld_reg == 1'b1)))) begin
        flushDone_V_0_data_reg <= flushDone_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((flushReq_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((flushReq_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (flushReq_V_0_vld_reg == 1'b1)))) begin
        flushReq_V_0_data_reg <= flushReq_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd3))) begin
        inputAddress_V <= inData_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_434_p3 == 1'd1) & (pcieState == 4'd2))) begin
        streamInitializedFla <= 1'd1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_523)) begin
        if ((flushFlag_load_load_fu_360_p1 == 1'd0)) begin
            ap_phi_mux_storemerge_phi_fu_324_p4 = 4'd0;
        end else if ((flushFlag_load_load_fu_360_p1 == 1'd1)) begin
            ap_phi_mux_storemerge_phi_fu_324_p4 = 4'd10;
        end else begin
            ap_phi_mux_storemerge_phi_fu_324_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_321;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_324_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_321;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((flushAck_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (flushAck_V_1_vld_reg == 1'b1)))) begin
        flushAck_V_1_ack_in = 1'b1;
    end else begin
        flushAck_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        flushAck_V_1_vld_in = 1'b1;
    end else begin
        flushAck_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flushDone_V_0_ack_out = 1'b1;
    end else begin
        flushDone_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flushReq_V_0_ack_out = 1'b1;
    end else begin
        flushReq_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((ap_predicate_op77_write_state2 == 1'b1)) begin
            freeAddressArrayDram_1_din = tmp_V_5_fu_506_p1;
        end else if ((pcieState == 4'd5)) begin
            freeAddressArrayDram_1_din = inputAddress_V;
        end else begin
            freeAddressArrayDram_1_din = 'bx;
        end
    end else begin
        freeAddressArrayDram_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op29_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd7)))) begin
        freeAddressArrayDram_1_read = 1'b1;
    end else begin
        freeAddressArrayDram_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op77_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd5)))) begin
        freeAddressArrayDram_1_write = 1'b1;
    end else begin
        freeAddressArrayDram_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((ap_predicate_op61_write_state2 == 1'b1)) begin
            freeAddressArrayFlas_1_din = tmp_V_7_fu_446_p1;
        end else if ((pcieState == 4'd4)) begin
            freeAddressArrayFlas_1_din = inputAddress_V;
        end else begin
            freeAddressArrayFlas_1_din = 'bx;
        end
    end else begin
        freeAddressArrayFlas_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op25_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd6)))) begin
        freeAddressArrayFlas_1_read = 1'b1;
    end else begin
        freeAddressArrayFlas_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op61_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd4)))) begin
        freeAddressArrayFlas_1_write = 1'b1;
    end else begin
        freeAddressArrayFlas_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        inData_V_V_blk_n = inData_V_V_empty_n;
    end else begin
        inData_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd3))) begin
        inData_V_V_read = 1'b1;
    end else begin
        inData_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        outDataDram_V_V_blk_n = outDataDram_V_V_full_n;
    end else begin
        outDataDram_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd7))) begin
        outDataDram_V_V_write = 1'b1;
    end else begin
        outDataDram_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        outDataFlash_V_V_blk_n = outDataFlash_V_V_full_n;
    end else begin
        outDataFlash_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcieState == 4'd6))) begin
        outDataFlash_V_V_write = 1'b1;
    end else begin
        outDataFlash_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((flushAck_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((freeAddressArrayDram_1_full_n == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((freeAddressArrayDram_1_full_n == 1'b0) & (pcieState == 4'd5)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (ap_predicate_op61_write_state2 == 1'b1)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (pcieState == 4'd4)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (ap_predicate_op29_read_state2 == 1'b1)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (ap_predicate_op25_read_state2 == 1'b1)) | ((outDataDram_V_V_full_n == 1'b0) & (pcieState == 4'd7)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (pcieState == 4'd7)) | ((outDataFlash_V_V_full_n == 1'b0) & (pcieState == 4'd6)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (pcieState == 4'd6)) | ((inData_V_V_empty_n == 1'b0) & (pcieState == 4'd3)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((flushAck_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((freeAddressArrayDram_1_full_n == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((freeAddressArrayDram_1_full_n == 1'b0) & (pcieState == 4'd5)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (ap_predicate_op61_write_state2 == 1'b1)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (pcieState == 4'd4)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (ap_predicate_op29_read_state2 == 1'b1)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (ap_predicate_op25_read_state2 == 1'b1)) | ((outDataDram_V_V_full_n == 1'b0) & (pcieState == 4'd7)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (pcieState == 4'd7)) | ((outDataFlash_V_V_full_n == 1'b0) & (pcieState == 4'd6)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (pcieState == 4'd6)) | ((inData_V_V_empty_n == 1'b0) & (pcieState == 4'd3)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((flushAck_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((freeAddressArrayDram_1_full_n == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((freeAddressArrayDram_1_full_n == 1'b0) & (pcieState == 4'd5)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (ap_predicate_op61_write_state2 == 1'b1)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (pcieState == 4'd4)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (ap_predicate_op29_read_state2 == 1'b1)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (ap_predicate_op25_read_state2 == 1'b1)) | ((outDataDram_V_V_full_n == 1'b0) & (pcieState == 4'd7)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (pcieState == 4'd7)) | ((outDataFlash_V_V_full_n == 1'b0) & (pcieState == 4'd6)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (pcieState == 4'd6)) | ((inData_V_V_empty_n == 1'b0) & (pcieState == 4'd3)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((freeAddressArrayDram_1_full_n == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((freeAddressArrayDram_1_full_n == 1'b0) & (pcieState == 4'd5)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (ap_predicate_op61_write_state2 == 1'b1)) | ((freeAddressArrayFlas_1_full_n == 1'b0) & (pcieState == 4'd4)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (ap_predicate_op29_read_state2 == 1'b1)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (ap_predicate_op25_read_state2 == 1'b1)) | ((outDataDram_V_V_full_n == 1'b0) & (pcieState == 4'd7)) | ((freeAddressArrayDram_1_empty_n == 1'b0) & (pcieState == 4'd7)) | ((outDataFlash_V_V_full_n == 1'b0) & (pcieState == 4'd6)) | ((freeAddressArrayFlas_1_empty_n == 1'b0) & (pcieState == 4'd6)) | ((inData_V_V_empty_n == 1'b0) & (pcieState == 4'd3)));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (flushAck_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_235 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_335 = ((flushFlag_load_load_fu_360_p1 == 1'd1) & (tmp_2_fu_434_p3 == 1'd1) & (pcieState == 4'd2));
end

always @ (*) begin
    ap_condition_353 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_523 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_434_p3 == 1'd1) & (pcieState == 4'd2) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_storemerge_reg_321 = 'bx;

always @ (*) begin
    ap_predicate_op25_read_state2 = ((grp_nbreadreq_fu_210_p3 == 1'd1) & (pcieState == 4'd9));
end

always @ (*) begin
    ap_predicate_op29_read_state2 = ((grp_nbreadreq_fu_224_p3 == 1'd1) & (pcieState == 4'd8));
end

always @ (*) begin
    ap_predicate_op61_write_state2 = ((tmp_2_fu_434_p3 == 1'd0) & (pcieState == 4'd2));
end

always @ (*) begin
    ap_predicate_op77_write_state2 = ((tmp_1_fu_486_p3 == 1'd0) & (pcieState == 4'd1));
end

assign flushAck_V = flushAck_V_1_data_reg;

assign flushFlag_load_load_fu_360_p1 = flushFlag;

assign grp_fu_558_p0 = grp_fu_558_p00;

assign grp_fu_558_p00 = elementCounterFlash_s;

assign grp_fu_558_p1 = 18'd7942;

assign grp_fu_558_p2 = 18'd4096;

assign grp_nbreadreq_fu_210_p3 = freeAddressArrayFlas_1_empty_n;

assign grp_nbreadreq_fu_224_p3 = freeAddressArrayDram_1_empty_n;

assign grp_read_fu_198_p2 = flushDone_V_0_data_reg;

assign grp_read_fu_204_p2 = flushReq_V_0_data_reg;

assign icmp_fu_416_p2 = ((tmp_4_fu_406_p4 == 20'd0) ? 1'b1 : 1'b0);

assign outDataDram_V_V_din = freeAddressArrayDram_1_dout;

assign outDataFlash_V_V_din = freeAddressArrayFlas_1_dout;

assign pcieState_load_load_fu_344_p1 = pcieState;

assign streamInitializedFla_1_load_fu_348_p1 = streamInitializedFla;

assign tmp_10_fu_494_p1 = elementCounterDram_V[4:0];

assign tmp_11_nbwritereq_fu_290_p3 = outDataFlash_V_V_full_n;

assign tmp_13_nbwritereq_fu_298_p3 = outDataDram_V_V_full_n;

assign tmp_15_nbreadreq_fu_306_p3 = inData_V_V_empty_n;

assign tmp_1_fu_486_p3 = elementCounterDram_V[32'd5];

assign tmp_2_fu_434_p3 = elementCounterFlash_s[32'd5];

assign tmp_4_fu_406_p4 = {{inData_V_V_dout[31:12]}};

assign tmp_5_nbwritereq_fu_274_p3 = freeAddressArrayDram_1_full_n;

assign tmp_6_fu_450_p2 = (elementCounterFlash_s + 6'd1);

assign tmp_7_fu_511_p2 = (6'd1 + elementCounterDram_V);

assign tmp_8_nbwritereq_fu_282_p3 = freeAddressArrayFlas_1_full_n;

assign tmp_V_4_fu_498_p3 = {{tmp_10_fu_494_p1}, {7'd0}};

assign tmp_V_5_fu_506_p1 = tmp_V_4_fu_498_p3;

assign tmp_V_7_fu_446_p1 = grp_fu_558_p3;

endmodule //dummyPCIeJoint
