#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul  6 15:11:52 2022
# Process ID: 593828
# Current directory: C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13000 C:\Users\dsanc\Desktop\AforoVHDL-main\TrabajoVHDLAforo\TrabajoVHDLAforo.xpr
# Log file: C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/vivado.log
# Journal file: C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dsanc/OneDrive/Documentos/GitHub/AforoVHDL/TrabajoVHDLAforo' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.gen/sources_1', nor could it be found using path 'C:/Users/dsanc/OneDrive/Documentos/GitHub/AforoVHDL/TrabajoVHDLAforo/TrabajoVHDLAforo.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/TresEnRaya/Nexys-4-DDR-Master.xdc'; using path 'C:/Users/dsanc/TresEnRaya/Nexys-4-DDR-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/TresEnRaya/Nexys-4-DDR-Master.xdc'; using path 'C:/Users/dsanc/TresEnRaya/Nexys-4-DDR-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd'; using path 'C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/TresEnRaya/Nexys-4-DDR-Master.xdc'; using path 'C:/Users/dsanc/TresEnRaya/Nexys-4-DDR-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1121.918 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_bote.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_bote'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/controlaforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlaforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescale'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_controlaforo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_controlaforo_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul  6 15:14:04 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.203 ; gain = 4.441
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  6 15:14:04 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1121.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/Desktop/AforoVHDL-main/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.918 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1121.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1121.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 15:15:09 2022...
