

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_safe'
================================================================
* Date:           Mon Oct 13 17:12:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                               |                                                                     |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1174|    991|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1304|   1204|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                    Instance                                   |                                Module                               | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |        0|   0|    56|  204|    0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |        0|   4|  1118|  763|    0|
    |mul_31ns_31ns_62_1_1_U28                                                       |mul_31ns_31ns_62_1_1                                                 |        0|   4|     0|   24|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                          |                                                                     |        0|   8|  1174|  991|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_41_fu_115_p2  |      icmp|   0|  0|  39|          32|           1|
    |empty_42_fu_129_p2  |      icmp|   0|  0|  39|          32|           1|
    |smax2_fu_135_p3     |    select|   0|  0|  31|           1|          31|
    |smax_fu_121_p3      |    select|   0|  0|  31|           1|          31|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 140|          66|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |M_e_address0  |  13|          3|   17|         51|
    |M_e_ce0       |  13|          3|    1|          3|
    |M_e_d0        |  13|          3|   32|         96|
    |M_e_we0       |  13|          3|    1|          3|
    |ap_NS_fsm     |  21|          5|    1|          5|
    +--------------+----+-----------+-----+-----------+
    |Total         |  73|         17|   52|        158|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |   4|   0|    4|          0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln58_reg_179                                                                            |  62|   0|   62|          0|
    |smax2_reg_174                                                                               |  31|   0|   31|          0|
    |smax_reg_169                                                                                |  31|   0|   31|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       | 130|   0|  130|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|A_dram                 |   in|   64|     ap_none|                      A_dram|        scalar|
|rows                   |   in|   32|     ap_none|                        rows|        scalar|
|cols                   |   in|   32|     ap_none|                        cols|        scalar|
|t_capacity             |   in|   32|     ap_none|                  t_capacity|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                         M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                         M_e|         array|
|M_e_we0                |  out|    1|   ap_memory|                         M_e|         array|
|M_e_d0                 |  out|   32|   ap_memory|                         M_e|         array|
|M_rows                 |  out|   32|      ap_vld|                      M_rows|       pointer|
|M_rows_ap_vld          |  out|    1|      ap_vld|                      M_rows|       pointer|
|M_cols                 |  out|   32|      ap_vld|                      M_cols|       pointer|
|M_cols_ap_vld          |  out|    1|      ap_vld|                      M_cols|       pointer|
|M_t                    |  out|   32|      ap_vld|                         M_t|       pointer|
|M_t_ap_vld             |  out|    1|      ap_vld|                         M_t|       pointer|
|M_t_capacity           |  out|   32|      ap_vld|                M_t_capacity|       pointer|
|M_t_capacity_ap_vld    |  out|    1|      ap_vld|                M_t_capacity|       pointer|
+-----------------------+-----+-----+------------+----------------------------+--------------+

