I 000024 55 1252 0 cleo
(_unit VHDL (cleo 0 8 )
  (_version v30)
  (_time 1112720902040 2005.04.05 14:08:22)
  (_source (\./src/cleo_pck.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_object
    (_constant (_internal bus_size ~extSTD.STANDARD.INTEGER 0 9 (_entity ((i 8)))))
    (_type (_internal opcode 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal internal_bus 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram 0 12 (_array internal_bus ((_to (i 0)(i 255))))))
    (_type (_internal microinstrucao 0 14 (_record (w opcode )(r opcode )(u opcode )(ce ~extieee.std_logic_1164.std_logic )(rw ~extieee.std_logic_1164.std_logic )(lnz ~extieee.std_logic_1164.std_logic )(lcv ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3588          1112720902100 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112720902100 2005.04.05 14:08:22)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 4082          1112720902260 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112720902260 2005.04.05 14:08:22)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902240)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000050 55 1473          1112720902400 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 13 ))
  (_version v30)
  (_time 1112720902400 2005.04.05 14:08:22)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1977          1112720902450 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112720902450 2005.04.05 14:08:22)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902440)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000054 55 2253          1112720902500 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112720902500 2005.04.05 14:08:22)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000053 55 1833          1112720902550 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112720902550 2005.04.05 14:08:22)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902540)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(12)(9)(10)(11))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000048 55 10444         1112720902610 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112720902610 2005.04.05 14:08:22)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902590)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(10)(6)(7)(8)(5)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(2)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000044 55 3588          1112720903031 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112720903031 2005.04.05 14:08:23)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000050 55 1473          1112720903091 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 13 ))
  (_version v30)
  (_time 1112720903091 2005.04.05 14:08:23)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1977          1112720903141 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112720903141 2005.04.05 14:08:23)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902440)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000054 55 2253          1112720903201 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112720903201 2005.04.05 14:08:23)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000053 55 1833          1112720903251 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112720903251 2005.04.05 14:08:23)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902540)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(10)(9)(12))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000048 55 10444         1112720903321 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112720903321 2005.04.05 14:08:23)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902590)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(8)(7)(6)(10)(5)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(2)(12)(13)(14)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000049 55 7577          1112720903392 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112720903392 2005.04.05 14:08:23)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902370)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(0)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(1)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(2)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(5)))
      ((lcv)(uins(6)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(35)(5)(7(4))(7(3))))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000050 55 3442          1112720903452 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112720903452 2005.04.05 14:08:23)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902220)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(3))))(_target(4))(_sensitivity(9(3))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(4))))(_target(5))(_sensitivity(9(4))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000048 55 4082          1112720903512 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112720903512 2005.04.05 14:08:23)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902240)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1112720903612 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112720903612 2005.04.05 14:08:23)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902160)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000056 55 3184          1112725303739 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112725303739 2005.04.05 15:21:43)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 82 (alu_tb))
  (_version v30)
  (_time 1112725304210 2005.04.05 15:21:44)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 3184          1112725308255 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112725308255 2005.04.05 15:21:48)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 82 (alu_tb))
  (_version v30)
  (_time 1112725308295 2005.04.05 15:21:48)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000043 55 4093          1112725308366 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112725308366 2005.04.05 15:21:48)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902160)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000048 55 4082          1112725308456 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112725308456 2005.04.05 15:21:48)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902240)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000050 55 3442          1112725308566 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112725308566 2005.04.05 15:21:48)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902220)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(3))))(_target(4))(_sensitivity(9(3))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(4))))(_target(5))(_sensitivity(9(4))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000049 55 7577          1112725308646 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112725308646 2005.04.05 15:21:48)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902370)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(0)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(1)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(2)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(5)))
      ((lcv)(uins(6)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(7(4))(7(3))(5)(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000048 55 10444         1112725308706 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112725308706 2005.04.05 15:21:48)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902590)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)(6)(7)(5)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(2)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000053 55 1833          1112725308786 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112725308786 2005.04.05 15:21:48)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902540)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(12)(9)(10))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000054 55 2253          1112725308836 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112725308836 2005.04.05 15:21:48)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000053 55 1977          1112725308896 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112725308896 2005.04.05 15:21:48)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902440)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000050 55 1473          1112725308946 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 13 ))
  (_version v30)
  (_time 1112725308946 2005.04.05 15:21:48)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000044 55 3588          1112725309027 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112725309027 2005.04.05 15:21:49)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000044 55 3588          1112725309447 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112725309447 2005.04.05 15:21:49)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 10444         1112725309517 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112725309517 2005.04.05 15:21:49)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902590)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(10)(7)(8)(6)(5)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(11)(10)(2)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000050 55 1473          1112725309587 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 13 ))
  (_version v30)
  (_time 1112725309587 2005.04.05 15:21:49)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1977          1112725309657 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112725309657 2005.04.05 15:21:49)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902440)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000054 55 2253          1112725309717 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112725309717 2005.04.05 15:21:49)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000056 55 3184          1112725309768 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112725309768 2005.04.05 15:21:49)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 82 (alu_tb))
  (_version v30)
  (_time 1112725309808 2005.04.05 15:21:49)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000053 55 1833          1112725309838 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112725309838 2005.04.05 15:21:49)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902540)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(12)(10)(11)(9))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000049 55 7577          1112725309888 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112725309888 2005.04.05 15:21:49)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902370)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(0)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(1)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(2)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(5)))
      ((lcv)(uins(6)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(7(4))(7(3))(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000050 55 3442          1112725309958 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112725309958 2005.04.05 15:21:49)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902220)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(3))))(_target(4))(_sensitivity(9(3))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(4))))(_target(5))(_sensitivity(9(4))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000043 55 4093          1112725310018 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112725310018 2005.04.05 15:21:50)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902160)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000048 55 4082          1112725310098 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112725310098 2005.04.05 15:21:50)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902240)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112725391285 2005.04.05 15:23:11)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 3401          1112725405956 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112725405956 2005.04.05 15:23:25)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112725405996 2005.04.05 15:23:25)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000044 55 3588          1112725421378 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112725421378 2005.04.05 15:23:41)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(8)(9)(2)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000056 55 3401          1112725421689 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112725421689 2005.04.05 15:23:41)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112725421729 2005.04.05 15:23:41)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 2292          1112726350584 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112726350584 2005.04.05 15:39:10)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . TB_ARCHITECTURE 2 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 73 (reg_clear_tb))
  (_version v30)
  (_time 1112726350624 2005.04.05 15:39:10)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 2433          1112726403230 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112726403230 2005.04.05 15:40:03)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 74 (reg_clear_tb))
  (_version v30)
  (_time 1112726403270 2005.04.05 15:40:03)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000050 55 1473          1112726409630 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112726409629 2005.04.05 15:40:09)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000056 55 2433          1112726409950 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112726409950 2005.04.05 15:40:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 74 (reg_clear_tb))
  (_version v30)
  (_time 1112726409990 2005.04.05 15:40:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 2509          1112726457758 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112726457758 2005.04.05 15:40:57)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112726457788 2005.04.05 15:40:57)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 2509          1112726494992 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112726494992 2005.04.05 15:41:34)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112726495042 2005.04.05 15:41:35)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000050 55 1473          1112894228559 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112894228559 2005.04.07 14:17:08)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000056 55 2509          1112894229640 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112894229640 2005.04.07 14:17:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112894229680 2005.04.07 14:17:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 2509          1112894345006 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112894345006 2005.04.07 14:19:05)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112894345076 2005.04.07 14:19:05)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3401          1112897226920 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112897226920 2005.04.07 15:07:06)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112725303729)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112897226970 2005.04.07 15:07:06)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 2509          1112897227010 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897227010 2005.04.07 15:07:07)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112726350574)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112897227050 2005.04.07 15:07:07)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3999          1112897227070 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897227070 2005.04.07 15:07:07)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897227060)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__85(_architecture 1 0 85 (_process (_wait_for)(_target(0)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000041 55 354 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 95 (datapath_tb))
  (_version v30)
  (_time 1112897227110 2005.04.07 15:07:07)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000048 55 4082          1112897227271 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112897227271 2005.04.07 15:07:07)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902240)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1112897227381 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112897227381 2005.04.07 15:07:07)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902160)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000050 55 3442          1112897227501 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112897227501 2005.04.07 15:07:07)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902220)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(3))))(_target(4))(_sensitivity(9(3))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(4))))(_target(5))(_sensitivity(9(4))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000049 55 7577          1112897227571 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112897227571 2005.04.07 15:07:07)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902370)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(0)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(1)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(2)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(5)))
      ((lcv)(uins(6)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(7(4))(7(3))(5)(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000053 55 1833          1112897227671 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112897227671 2005.04.07 15:07:07)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902540)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(12)(10)(9))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000054 55 2253          1112897227781 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112897227781 2005.04.07 15:07:07)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902490)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000053 55 1977          1112897227851 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112897227851 2005.04.07 15:07:07)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902440)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000050 55 1473          1112897227932 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112897227932 2005.04.07 15:07:07)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902390)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 10 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000048 55 10444         1112897228012 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112897228012 2005.04.07 15:07:08)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902590)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(6)(5)(7)(10)(8)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(2)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000044 55 3588          1112897228142 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112897228142 2005.04.07 15:07:08)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112720902080)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000024 55 1252 0 cleo
(_unit VHDL (cleo 0 8 )
  (_version v30)
  (_time 1112897228202 2005.04.07 15:07:08)
  (_source (\./src/cleo_pck.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_object
    (_constant (_internal bus_size ~extSTD.STANDARD.INTEGER 0 9 (_entity ((i 8)))))
    (_type (_internal opcode 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal internal_bus 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram 0 12 (_array internal_bus ((_to (i 0)(i 255))))))
    (_type (_internal microinstrucao 0 14 (_record (u opcode )(w opcode )(r opcode )(lnz ~extieee.std_logic_1164.std_logic )(lcv ~extieee.std_logic_1164.std_logic )(ce ~extieee.std_logic_1164.std_logic )(rw ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3588          1112897228903 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112897228903 2005.04.07 15:07:08)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 10444         1112897228993 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112897228993 2005.04.07 15:07:08)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(7)(8)(6)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(2)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000053 55 1977          1112897229063 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112897229063 2005.04.07 15:07:09)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000053 55 1833          1112897229113 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112897229113 2005.04.07 15:07:09)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(10)(9)(12)(11))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000050 55 1473          1112897229183 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112897229183 2005.04.07 15:07:09)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000054 55 2253          1112897229233 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112897229233 2005.04.07 15:07:09)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000056 55 2509          1112897229285 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897229284 2005.04.07 15:07:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112897229324 2005.04.07 15:07:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3401          1112897229345 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112897229344 2005.04.07 15:07:09)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112897229394 2005.04.07 15:07:09)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000049 55 7577          1112897229424 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112897229424 2005.04.07 15:07:09)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(7(6))(7(5))(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000050 55 3442          1112897229494 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112897229494 2005.04.07 15:07:09)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000056 55 3999          1112897229545 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897229544 2005.04.07 15:07:09)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__85(_architecture 1 0 85 (_process (_wait_for)(_target(0)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000041 55 354 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 95 (datapath_tb))
  (_version v30)
  (_time 1112897229594 2005.04.07 15:07:09)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000048 55 4082          1112897229624 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112897229624 2005.04.07 15:07:09)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1112897229704 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112897229704 2005.04.07 15:07:09)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000056 55 2509          1112897241231 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897241231 2005.04.07 15:07:21)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112897241261 2005.04.07 15:07:21)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3401          1112897241291 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112897241291 2005.04.07 15:07:21)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112897241321 2005.04.07 15:07:21)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 3999          1112897241351 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897241351 2005.04.07 15:07:21)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__85(_architecture 1 0 85 (_process (_wait_for)(_target(0)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000041 55 354 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 95 (datapath_tb))
  (_version v30)
  (_time 1112897241411 2005.04.07 15:07:21)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000043 55 4093          1112897241491 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112897241491 2005.04.07 15:07:21)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000048 55 4082          1112897241571 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112897241571 2005.04.07 15:07:21)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000050 55 3442          1112897241641 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112897241641 2005.04.07 15:07:21)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000049 55 7577          1112897241721 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112897241721 2005.04.07 15:07:21)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(35)(7(6))(7(5))))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000054 55 2253          1112897241781 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112897241781 2005.04.07 15:07:21)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000050 55 1473          1112897241842 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112897241842 2005.04.07 15:07:21)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1833          1112897241892 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112897241892 2005.04.07 15:07:21)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(12)(9)(10))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000053 55 1977          1112897241962 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112897241962 2005.04.07 15:07:21)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000048 55 10444         1112897242032 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112897242032 2005.04.07 15:07:22)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(6)(8)(7)(5)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(11)(2)(12)(13)(14)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000044 55 3588          1112897242112 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112897242112 2005.04.07 15:07:22)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000044 55 3588          1112897242723 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1112897242733 2005.04.07 15:07:22)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 10444         1112897242803 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1112897242803 2005.04.07 15:07:22)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(2)(12)(13)(14)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000053 55 1977          1112897242873 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1112897242873 2005.04.07 15:07:22)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000053 55 1833          1112897242943 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1112897242943 2005.04.07 15:07:22)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(10)(12)(9))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000050 55 1473          1112897243023 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1112897243023 2005.04.07 15:07:23)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000054 55 2253          1112897243073 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1112897243073 2005.04.07 15:07:23)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000056 55 2509          1112897243133 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897243133 2005.04.07 15:07:23)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1112897243173 2005.04.07 15:07:23)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3401          1112897243204 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1112897243204 2005.04.07 15:07:23)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1112897243254 2005.04.07 15:07:23)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000049 55 7577          1112897243284 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112897243284 2005.04.07 15:07:23)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(7(6))(7(5))(5)(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000050 55 3442          1112897243344 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1112897243344 2005.04.07 15:07:23)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000056 55 3999          1112897243404 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897243404 2005.04.07 15:07:23)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__85(_architecture 1 0 85 (_process (_wait_for)(_target(0)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000041 55 354 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 95 (datapath_tb))
  (_version v30)
  (_time 1112897243454 2005.04.07 15:07:23)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000048 55 4082          1112897243494 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1112897243494 2005.04.07 15:07:23)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1112897243584 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1112897243584 2005.04.07 15:07:23)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000056 55 4446          1112897847092 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897847092 2005.04.07 15:17:27)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1112897847492 2005.04.07 15:17:27)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000049 55 7577          1112897856545 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1112897856545 2005.04.07 15:17:36)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(7(6))(7(5))(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000056 55 4446          1112897856826 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1112897856826 2005.04.07 15:17:36)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1112897856866 2005.04.07 15:17:36)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000049 55 7577          1113315992032 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1113315992032 2005.04.12 11:26:32)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(7(6))(7(5))(35)(5)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000056 55 4446          1113315992553 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113315992553 2005.04.12 11:26:32)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1113315992603 2005.04.12 11:26:32)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000056 55 4112          1113316187604 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113316187604 2005.04.12 11:29:47)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113316187724 2005.04.12 11:29:47)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000048 55 10444         1113316199441 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113316199441 2005.04.12 11:29:59)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 3))((i 3))((i 2))((i 2))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000056 55 4112          1113316199751 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113316199751 2005.04.12 11:29:59)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113316199791 2005.04.12 11:29:59)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000048 55 10444         1113316735151 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113316735151 2005.04.12 11:38:55)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 2 2 3 2 )
    (3 2 2 3 3 2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 2 3 2 3 2 2 3 2 )
    (3 2 2 3 3 2 3 3 2 2 2 3 2 )
    (3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 3 2 2 2 )
  )
  (_model . control 4 -1
  )
)
I 000048 55 10444         1113317198988 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113317198988 2005.04.12 11:46:38)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 2 2 3 3 2 2 3 2 2 2 )
    (3 2 2 3 3 2 2 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 2 3 3 2 2 2 )
    (3 2 2 3 3 2 3 3 2 3 2 2 2 )
    (3 2 2 3 2 2 2 3 2 3 2 2 2 )
    (2 3 3 3 2 3 3 3 3 2 2 2 2 )
    (3 3 3 3 2 2 3 3 3 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000056 55 4112          1113317199328 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113317199328 2005.04.12 11:46:39)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113317199368 2005.04.12 11:46:39)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000048 55 10444         1113322893496 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113322893496 2005.04.12 13:21:33)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000056 55 4446          1113323167450 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323167450 2005.04.12 13:26:07)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1113323167540 2005.04.12 13:26:07)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000056 55 3401          1113323167620 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1113323167620 2005.04.12 13:26:07)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1113323167701 2005.04.12 13:26:07)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 2509          1113323167731 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323167731 2005.04.12 13:26:07)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1113323167771 2005.04.12 13:26:07)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 4112          1113323167791 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323167791 2005.04.12 13:26:07)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113323167841 2005.04.12 13:26:07)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000043 55 4093          1113323168001 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1113323168001 2005.04.12 13:26:08)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000048 55 4082          1113323168131 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1113323168131 2005.04.12 13:26:08)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000050 55 3442          1113323168221 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1113323168221 2005.04.12 13:26:08)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000049 55 7577          1113323168301 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1113323168301 2005.04.12 13:26:08)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(7(6))(7(5))(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000054 55 2253          1113323168382 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1113323168382 2005.04.12 13:26:08)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000050 55 1473          1113323168442 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1113323168442 2005.04.12 13:26:08)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1833          1113323168522 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1113323168522 2005.04.12 13:26:08)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(12)(9)(10)(11))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000053 55 1977          1113323168612 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1113323168612 2005.04.12 13:26:08)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000048 55 10444         1113323168682 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113323168682 2005.04.12 13:26:08)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(8)(6)(7)(5)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(11)(2)(10)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000044 55 3588          1113323168862 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1113323168862 2005.04.12 13:26:08)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(8)(9)(2)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000044 55 3588          1113323169313 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1113323169313 2005.04.12 13:26:09)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 10444         1113323169403 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113323169403 2005.04.12 13:26:09)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)(7)(6)(5)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(2)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000053 55 1977          1113323169483 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1113323169483 2005.04.12 13:26:09)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000053 55 1833          1113323169553 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1113323169553 2005.04.12 13:26:09)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(10)(11)(12)(9))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000050 55 1473          1113323169613 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1113323169613 2005.04.12 13:26:09)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000056 55 4112          1113323169663 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323169663 2005.04.12 13:26:09)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113323169703 2005.04.12 13:26:09)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000054 55 2253          1113323169743 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1113323169743 2005.04.12 13:26:09)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000056 55 2509          1113323169804 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323169804 2005.04.12 13:26:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1113323169844 2005.04.12 13:26:09)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 3401          1113323169874 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1113323169874 2005.04.12 13:26:09)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1113323169924 2005.04.12 13:26:09)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000049 55 7577          1113323169954 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1113323169954 2005.04.12 13:26:09)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(35)(7(6))(7(5))))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000056 55 4446          1113323170014 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323170014 2005.04.12 13:26:10)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1113323170064 2005.04.12 13:26:10)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000050 55 3442          1113323170094 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1113323170094 2005.04.12 13:26:10)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000048 55 4082          1113323170164 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1113323170164 2005.04.12 13:26:10)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1113323170244 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1113323170244 2005.04.12 13:26:10)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000056 55 4112          1113323275335 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113323275335 2005.04.12 13:27:55)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113323275375 2005.04.12 13:27:55)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000048 55 10444         1113502928769 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113502928779 2005.04.14 15:22:08)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(7)(8)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(14)(3))(_sensitivity(1)(0)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000056 55 4112          1113502929661 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113502929661 2005.04.14 15:22:09)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113502929781 2005.04.14 15:22:09)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000056 55 3401          1113503299002 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1113503299002 2005.04.14 15:28:19)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1113503299102 2005.04.14 15:28:19)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000056 55 2509          1113503299132 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503299132 2005.04.14 15:28:19)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1113503299172 2005.04.14 15:28:19)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 4112          1113503299202 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503299202 2005.04.14 15:28:19)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113503299242 2005.04.14 15:28:19)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000056 55 4446          1113503299282 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503299282 2005.04.14 15:28:19)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1113503299342 2005.04.14 15:28:19)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000043 55 4093          1113503299482 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1113503299482 2005.04.14 15:28:19)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000048 55 4082          1113503299582 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1113503299582 2005.04.14 15:28:19)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000050 55 3442          1113503299683 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1113503299683 2005.04.14 15:28:19)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000049 55 7577          1113503299753 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1113503299753 2005.04.14 15:28:19)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(35)(7(6))(7(5))(5)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000054 55 2253          1113503299873 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1113503299873 2005.04.14 15:28:19)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000050 55 1473          1113503299953 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1113503299953 2005.04.14 15:28:19)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000053 55 1833          1113503300033 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1113503300033 2005.04.14 15:28:20)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(12)(11)(10)(9))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000053 55 1977          1113503300093 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1113503300093 2005.04.14 15:28:20)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000048 55 10444         1113503300153 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113503300153 2005.04.14 15:28:20)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(5)(6)(8)(7)(10)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(2)(11)(10)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000044 55 3588          1113503300324 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1113503300324 2005.04.14 15:28:20)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000044 55 3588          1113503300974 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v30)
  (_time 1113503300974 2005.04.14 15:28:20)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228893)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{bus_size~downto~0}~13{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
I 000048 55 10444         1113503301195 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v30)
  (_time 1113503301195 2005.04.14 15:28:21)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897228983)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(10)(5)(7)(8)(6)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(11)(12)(13)(14)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
I 000053 55 1977          1113503301265 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v30)
  (_time 1113503301265 2005.04.14 15:28:21)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229053)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
I 000050 55 1473          1113503301325 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v30)
  (_time 1113503301325 2005.04.14 15:28:21)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229173)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
I 000056 55 3401          1113503301385 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v30)
  (_time 1113503301385 2005.04.14 15:28:21)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_entity
    (_time 1112897229344)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
I 000036 55 355 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v30)
  (_time 1113503301425 2005.04.14 15:28:21)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
I 000054 55 2253          1113503301455 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v30)
  (_time 1113503301455 2005.04.14 15:28:21)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
I 000056 55 2509          1113503301515 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503301515 2005.04.14 15:28:21)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229284)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
I 000042 55 359 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v30)
  (_time 1113503301565 2005.04.14 15:28:21)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
I 000056 55 4112          1113503301585 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503301585 2005.04.14 15:28:21)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113503301625 2005.04.14 15:28:21)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
I 000053 55 1833          1113503301655 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v30)
  (_time 1113503301655 2005.04.14 15:28:21)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229103)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(11)(12)(9)(10))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
I 000049 55 7577          1113503301716 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v30)
  (_time 1113503301716 2005.04.14 15:28:21)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229404)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(7(6))(7(5))(5)(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
I 000056 55 4446          1113503301786 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503301786 2005.04.14 15:28:21)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229544)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
I 000041 55 355 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v30)
  (_time 1113503301826 2005.04.14 15:28:21)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
I 000050 55 3442          1113503301866 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v30)
  (_time 1113503301866 2005.04.14 15:28:21)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229484)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
I 000048 55 4082          1113503301936 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v30)
  (_time 1113503301936 2005.04.14 15:28:21)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229604)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
I 000043 55 4093          1113503302016 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v30)
  (_time 1113503302016 2005.04.14 15:28:22)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_entity
    (_time 1112897229684)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
I 000056 55 4112          1113503384054 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v30)
  (_time 1113503384054 2005.04.14 15:29:44)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_entity
    (_time 1113316168266)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
I 000040 55 349 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v30)
  (_time 1113503384094 2005.04.14 15:29:44)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
V 000024 55 1274 0 cleo
(_unit VHDL (cleo 0 8 )
  (_version v33)
  (_time 1114206536875 2005.04.22 18:48:56)
  (_source (\./src/cleo_pck.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_constant (_internal bus_size ~extSTD.STANDARD.INTEGER 0 9 (_entity ((i 8)))))
    (_type (_internal opcode 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal internal_bus 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram 0 12 (_array internal_bus ((_to (i 0)(i 255))))))
    (_type (_internal microinstrucao 0 14 (_record (u opcode )(w opcode )(r opcode )(lnz ~extieee.std_logic_1164.std_logic )(lcv ~extieee.std_logic_1164.std_logic )(ce ~extieee.std_logic_1164.std_logic )(rw ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000044 55 3582          1114206537218 alu
(_unit VHDL (alu 0 13 (alu 0 18 ))
  (_version v33)
  (_time 1114206537218 2005.04.22 18:48:57)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206537110)
    (_use )
  )
  (_object
    (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{2~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bus_size~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal A_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal B_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal C_bus_int ~std_logic_vector{bus_size~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{bus_size{{bus_size-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{bus_size{{bus_size-1}~downto~0}~131 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((C_bus)(C_bus_int(d_7_0))))(_target(3))(_sensitivity(10(d_7_0))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(10))(_sensitivity(2)(8)(9)))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((n_inst)(C_bus_int(7))))(_target(4))(_sensitivity(10(7))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_target(5))(_sensitivity(10(d_7_0))))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((c_inst)(C_bus_int(8))))(_target(6))(_sensitivity(10(8))))))
      (line__51(_architecture 7 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8(7))(9(7))(10(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . alu 8 -1
  )
)
V 000048 55 10492         1114206537859 control
(_unit VHDL (control 0 16 (control 0 25 ))
  (_version v33)
  (_time 1114206537859 2005.04.22 18:48:57)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206537796)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in )(_event))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 21 (_entity (_out ))))
    (_type (_internal CleoStates_type 0 27 (_enum sidle fetch0 fetch1 fetch2 sop1a sop1b sop2a sop2b sop3a sop3b salu op2jp1 op2jp2 sjump sjsr (_to (i 0)(i 14)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT1 ~std_logic_vector{3~downto~0}~13 0 42 (_architecture (_string \x"0"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal NOT2 ~std_logic_vector{3~downto~0}~132 0 43 (_architecture (_string \x"1"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA1 ~std_logic_vector{3~downto~0}~134 0 44 (_architecture (_string \x"2"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal STA2 ~std_logic_vector{3~downto~0}~136 0 45 (_architecture (_string \x"3"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal LDA ~std_logic_vector{3~downto~0}~138 0 46 (_architecture (_string \x"4"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ADD ~std_logic_vector{3~downto~0}~1310 0 47 (_architecture (_string \x"5"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ORL ~std_logic_vector{3~downto~0}~1312 0 48 (_architecture (_string \x"6"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal ANDL ~std_logic_vector{3~downto~0}~1314 0 49 (_architecture (_string \x"7"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JMP ~std_logic_vector{3~downto~0}~1316 0 50 (_architecture (_string \x"8"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JC ~std_logic_vector{3~downto~0}~1318 0 51 (_architecture (_string \x"9"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JN ~std_logic_vector{3~downto~0}~1320 0 52 (_architecture (_string \x"A"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JZ ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_string \x"B"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JSR ~std_logic_vector{3~downto~0}~1324 0 54 (_architecture (_string \x"C"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal RTS ~std_logic_vector{3~downto~0}~1326 0 55 (_architecture (_string \x"D"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal JV ~std_logic_vector{3~downto~0}~1328 0 56 (_architecture (_string \x"E"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal HLT ~std_logic_vector{3~downto~0}~1330 0 57 (_architecture (_string \x"F"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IM ~std_logic_vector{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal DIR ~std_logic_vector{1~downto~0}~1332 0 61 (_architecture (_string \"01"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal IND ~std_logic_vector{1~downto~0}~1334 0 62 (_architecture (_string \"10"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal REL ~std_logic_vector{1~downto~0}~1336 0 63 (_architecture (_string \"11"\))))
    (_constant (_internal mar_pc ~extcleopatra.cleo.microinstrucao 0 68 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mar_mdr ~extcleopatra.cleo.microinstrucao 0 69 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal mdr_MmarP ~extcleopatra.cleo.microinstrucao 0 70 (_architecture ((((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mdr_Mmar ~extcleopatra.cleo.microinstrucao 0 71 (_architecture ((((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 3))((i 3))))))
    (_constant (_internal mar_mdrpc ~extcleopatra.cleo.microinstrucao 0 72 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal ir_mdr ~extcleopatra.cleo.microinstrucao 0 73 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdr ~extcleopatra.cleo.microinstrucao 0 74 (_architecture ((((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal pc_mdrpc ~extcleopatra.cleo.microinstrucao 0 75 (_architecture ((((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal rts_pc ~extcleopatra.cleo.microinstrucao 0 76 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3)))((i 2))((i 2))((i 2))((i 2))))))
    (_constant (_internal nop ~extcleopatra.cleo.microinstrucao 0 77 (_architecture ((((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 2)))((i 2))((i 2))((i 2))((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~internal_bus{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_signal (_alias i ~std_logic_vector{3~downto~0}~1338 0 79 (_architecture (4(d_7_4)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~internal_bus{3~downto~2}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_signal (_alias me ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (4(d_3_2)))))
    (_signal (_internal salta ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal logic_arith ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal EA CleoStates_type 0 84 (_architecture (_uni ))))
    (_signal (_internal PE CleoStates_type 0 84 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(12))(_sensitivity(6)(5)(10)(8)(7)))))
      (line__91(_architecture 1 0 91 (_assignment (_simple)(_target(13))(_sensitivity(10)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(3)(14))(_sensitivity(0)(1))(_read(10)(2)(15)))))
      (line__110(_architecture 3 0 110 (_process (_simple)(_target(9)(15))(_sensitivity(10)(2)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 2 3 2 2 3 3 2 3 3 2 2 )
    (3 2 3 3 2 2 3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 2 2 3 2 2 2 )
    (3 3 3 2 3 3 3 2 3 2 2 2 2 )
    (3 3 3 3 3 3 3 2 2 2 2 3 2 )
  )
  (_model . control 4 -1
  )
)
V 000053 55 1999          1114206538188 read_decoder
(_unit VHDL (read_decoder 0 10 (read_decoder 0 15 ))
  (_version v33)
  (_time 1114206538187 2005.04.22 18:48:58)
  (_source (\./src/read_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206538141)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal read_reg ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ir ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_pc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_ac ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal r_rs ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 3 )
    (3 2 2 )
    (3 3 2 )
    (3 2 3 )
  )
  (_model . read_decoder 5 -1
  )
)
V 000050 55 1516          1114206538516 reg_clear
(_unit VHDL (reg_clear 0 9 (reg_clear 0 14 ))
  (_version v33)
  (_time 1114206538515 2005.04.22 18:48:58)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206538484)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extcleopatra.cleo.internal_bus 0 11 (_entity (_in ))))
    (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 11 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . reg_clear 1 -1
  )
)
V 000054 55 2275          1114206539001 write_decoder
(_unit VHDL (write_decoder 0 15 (write_decoder 0 20 ))
  (_version v33)
  (_time 1114206539000 2005.04.22 18:48:59)
  (_source (\./src/write_decoder.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206538954)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal w_mar ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ir ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_pc ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_ac ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal w_rs ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (3 3 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 2 2 )
    (3 2 3 )
  )
  (_model . write_decoder 6 -1
  )
)
V 000053 55 1891          1114206539266 status_flags
(_unit VHDL (status_flags 0 17 (status_flags 0 23 ))
  (_version v33)
  (_time 1114206539265 2005.04.22 18:48:59)
  (_source (\./src/status_flags.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206539219)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lnz ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal lcv ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(10)(9)(11)(12))(_sensitivity(1)(0))(_read(4)(7)(5)(3)(6)(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . status_flags 1 -1
  )
)
V 000049 55 7599          1114206539516 datapath
(_unit VHDL (datapath 0 11 (datapath 0 21 ))
  (_version v33)
  (_time 1114206539515 2005.04.22 18:48:59)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206539469)
    (_use )
  )
  (_instantiation REG_MAR 0 46 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mar))
      ((D)(busC))
      ((Q)(address))
    )
  )
  (_instantiation REG_MDR 0 48 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_mdr))
      ((D)(outmux))
      ((Q)(mdr))
    )
  )
  (_instantiation REG_IR 0 50 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ir))
      ((D)(busC))
      ((Q)(ir_int))
    )
  )
  (_instantiation REG_PC 0 52 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_pc))
      ((D)(busC))
      ((Q)(pc))
    )
  )
  (_instantiation REG_AC 0 54 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_ac))
      ((D)(busC))
      ((Q)(ac))
    )
  )
  (_instantiation REG_RS 0 56 (_entity . reg_clear)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(w_rs))
      ((D)(busC))
      ((Q)(rs))
    )
  )
  (_instantiation W_DECOD 0 63 (_entity . write_decoder)
    (_port
      ((write_reg)(uins(1)))
      ((hold)(hold))
      ((w_mar)(w_mar))
      ((w_mdr)(w_mdr))
      ((w_ir)(w_ir))
      ((w_pc)(w_pc))
      ((w_ac)(w_ac))
      ((w_rs)(w_rs))
    )
  )
  (_instantiation R_DECOD 0 72 (_entity . read_decoder)
    (_port
      ((read_reg)(uins(2)))
      ((r_mdr)(r_mdr))
      ((r_ir)(r_ir))
      ((r_pc)(r_pc))
      ((r_ac)(r_ac))
      ((r_rs)(r_rs))
    )
  )
  (_instantiation ALU 0 89 (_entity . alu)
    (_port
      ((A_bus)(busA))
      ((B_bus)(busB))
      ((alu_op)(uins(0)))
      ((C_Bus)(busC))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
  )
  (_instantiation REG_STATUS 0 97 (_entity . status_flags)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
      ((lnz)(uins(3)))
      ((lcv)(uins(4)))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 13 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 14 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 15 (_entity (_out ))))
    (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 16 (_entity (_in ))))
    (_port (_internal n ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal z ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal v ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_signal (_internal r_mdr ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ir ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_pc ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_ac ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal r_rs ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal w_mar ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_mdr ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ir ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_pc ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_ac ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal w_rs ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal outmux ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal mdr ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ir_int ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal pc ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal ac ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal rs ~extcleopatra.cleo.internal_bus 0 25 (_architecture (_uni ))))
    (_signal (_internal busA ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busB ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_signal (_internal busC ~extcleopatra.cleo.internal_bus 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((ir)(ir_int)))(_target(4))(_sensitivity(29)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((dataout)(busC)))(_target(6))(_sensitivity(35)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(27))(_sensitivity(5)(7(6))(7(5))(35)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(34))(_sensitivity(12)(28)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(34))(_sensitivity(13)(29)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(33))(_sensitivity(14)(30)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(33))(_sensitivity(15)(31)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . datapath 8 -1
  )
)
V 000050 55 3482          1114206539782 cleopatra
(_unit VHDL (cleopatra 0 32 (cleopatra 0 42 ))
  (_version v33)
  (_time 1114206539781 2005.04.22 18:48:59)
  (_source (\./src/cleopatra.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206539735)
    (_use )
  )
  (_instantiation DP 0 63 (_entity . datapath)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold_int))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
  )
  (_instantiation CU 0 67 (_entity . control)
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold_int))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal rw ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal address ~extcleopatra.cleo.internal_bus 0 36 (_entity (_out ))))
    (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
    (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal hold_int ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((ce)(uins(5))))(_target(4))(_sensitivity(9(5))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((rw)(uins(6))))(_target(5))(_sensitivity(9(6))))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_model . cleopatra 3 -1
  )
)
V 000048 55 4157          1114206540094 tb_hold
(_unit VHDL (tb_hold 0 18 (tb_hold 0 21 ))
  (_version v33)
  (_time 1114206540093 2005.04.22 18:49:00)
  (_source (\./src/cleo_tb_hold.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206540015)
    (_use )
  )
  (_instantiation cpu 0 32 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni )(_event))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni )(_event))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 23 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 24 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 25 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 26 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 80 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 81 (_process 6 )))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1)))))
      (line__39(_architecture 1 0 39 (_process (_wait_for)(_target(0)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3)))))
      (line__54(_architecture 3 0 54 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__57(_architecture 4 0 57 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6))(_read(7)(10)(12)(13)))))
      (line__79(_architecture 6 0 79 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1))(_read(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb_hold 8 -1
  )
)
V 000043 55 4168          1114206540501 tb
(_unit VHDL (tb 0 32 (tb 0 35 ))
  (_version v33)
  (_time 1114206540500 2005.04.22 18:49:00)
  (_source (\./src/cleo_tb.vhd\))
  (_use (std(standard))(.(cleo))(std(textio))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206540454)
    (_use )
  )
  (_instantiation cpu 0 46 (_entity . cleopatra)
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((halt)(halt))
      ((ce)(ce))
      ((rw)(rw))
      ((address)(address))
      ((datain)(datain))
      ((dataout)(dataout))
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni )(_event))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal rw ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal go ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni )(_event))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal data ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 37 (_architecture (_uni ))))
    (_file (_internal INFILE ~extstd.textio.TEXT 0 38 (_architecture (_code 7))))
    (_signal (_internal memoria ~extcleopatra.cleo.ram 0 39 (_architecture (_uni ))))
    (_signal (_internal ops ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal endereco ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_variable (_internal IN_LINE ~extstd.textio.LINE 0 89 (_process 6 )))
    (_type (_internal ~STRING{1~to~5}~13 0 90 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 5))))))
    (_variable (_internal linha ~STRING{1~to~5}~13 0 90 (_process 6 )))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
      (line__53(_architecture 1 0 53 (_process (_wait_for)(_target(0)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(3)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(7)(11)))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(9))(_sensitivity(4)(5)(8)))))
      (line__72(_architecture 5 0 72 (_process (_simple)(_target(11))(_sensitivity(0)(4)(5)(6))(_read(7)(10)(12)(13)))))
      (line__88(_architecture 6 0 88 (_process (_wait_for)(_target(6)(12)(13))(_sensitivity(1))(_read(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external READLINE (std textio 0))
      (_external READ (std textio 14))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extcleopatra.cleo.ram (. cleo ram)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
  )
  (_split (11)
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
    (116 101 115 116 97 46 116 120 116 )
  )
  (_model . tb 8 -1
  )
)
V 000056 55 3433          1114206540876 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 28 (tb_architecture 0 31 ))
  (_version v33)
  (_time 1114206540875 2005.04.22 18:49:00)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1114206540829)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A_bus ~extcleopatra.cleo.internal_bus 0 35 (_entity (_in ))))
        (_port (_internal B_bus ~extcleopatra.cleo.internal_bus 0 36 (_entity (_in ))))
        (_port (_internal alu_op ~std_logic_vector{2~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal n_inst ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal z_inst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal c_inst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal v_inst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 61 (_component alu )
    (_port
      ((A_bus)(A_bus))
      ((B_bus)(B_bus))
      ((alu_op)(alu_op))
      ((C_Bus)(C_Bus))
      ((n_inst)(n_inst))
      ((z_inst)(z_inst))
      ((c_inst)(c_inst))
      ((v_inst)(v_inst))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal A_bus ~extcleopatra.cleo.internal_bus 0 46 (_architecture (_uni ))))
    (_signal (_internal B_bus ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{2~downto~0}~132 0 48 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal C_Bus ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n_inst ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z_inst ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c_inst ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v_inst ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2))(_read(2)))))
      (line__79(_architecture 1 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . TB_ARCHITECTURE 3 -1
  )
)
V 000036 55 377 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 84 (alu_tb))
  (_version v33)
  (_time 1114206541015 2005.04.22 18:49:01)
  (_source (\./src/TestBench/alu_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu alu
      )
    )
  )
)
V 000056 55 2531          1114206541172 TB_ARCHITECTURE
(_unit VHDL (reg_clear_tb 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1114206541171 2005.04.22 18:49:01)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206541126)
    (_use )
  )
  (_component
    (reg_clear
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ce ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal D ~extcleopatra.cleo.internal_bus 0 37 (_entity (_in ))))
        (_port (_internal Q ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 54 (_component reg_clear )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((ce)(ce))
      ((D)(D))
      ((Q)(Q))
    )
    (_use (_entity . reg_clear)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal ce ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal D ~extcleopatra.cleo.internal_bus 0 45 (_architecture (_uni ))))
    (_signal (_internal Q ~extcleopatra.cleo.internal_bus 0 47 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(1)))))
      (line__64(_architecture 1 0 64 (_process (_wait_for)(_target(0)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(3)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 3 )
  )
  (_model . TB_ARCHITECTURE 4 -1
  )
)
V 000042 55 381 0 testbench_for_reg_clear
(_configuration VHDL (testbench_for_reg_clear 0 76 (reg_clear_tb))
  (_version v33)
  (_time 1114206541359 2005.04.22 18:49:01)
  (_source (\./src/TestBench/reg_clear_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . reg_clear reg_clear
      )
    )
  )
)
V 000056 55 4134          1114206541501 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1114206541500 2005.04.22 18:49:01)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206541453)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal halt ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 64 (_component control )
    (_port
      ((reset)(reset))
      ((clock)(clock))
      ((hold)(hold))
      ((halt)(halt))
      ((ir)(ir))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
      ((uins)(uins))
    )
    (_use (_entity . control)
    )
  )
  (_object
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 50 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal halt ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 57 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 1 0 80 (_process (_wait_for)(_target(1)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3)))))
      (line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((n)(_string \"0"\)))(_target(4)))))
      (line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((z)(_string \"0"\)))(_target(5)))))
      (line__91(_architecture 6 0 91 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(6)))))
      (line__92(_architecture 7 0 92 (_assignment (_simple)(_alias((v)(_string \"0"\)))(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 8 -1
  )
)
V 000040 55 371 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 96 (control_tb))
  (_version v33)
  (_time 1114206541687 2005.04.22 18:49:01)
  (_source (\./src/TestBench/control_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
      )
    )
  )
)
V 000056 55 4468          1114206542219 TB_ARCHITECTURE
(_unit VHDL (datapath_tb 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1114206542218 2005.04.22 18:49:02)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1114206541766)
    (_use )
  )
  (_component
    (datapath
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal hold ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal address ~extcleopatra.cleo.internal_bus 0 37 (_entity (_out ))))
        (_port (_internal ir ~extcleopatra.cleo.internal_bus 0 38 (_entity (_out ))))
        (_port (_internal datain ~extcleopatra.cleo.internal_bus 0 39 (_entity (_in ))))
        (_port (_internal dataout ~extcleopatra.cleo.internal_bus 0 40 (_entity (_out ))))
        (_port (_internal uins ~extcleopatra.cleo.microinstrucao 0 41 (_entity (_in ))))
        (_port (_internal n ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal v ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 68 (_component datapath )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((hold)(hold))
      ((address)(address))
      ((ir)(ir))
      ((datain)(datain))
      ((dataout)(dataout))
      ((uins)(uins))
      ((n)(n))
      ((z)(z))
      ((c)(c))
      ((v)(v))
    )
    (_use (_entity . datapath)
    )
  )
  (_object
    (_signal (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal hold ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal datain ~extcleopatra.cleo.internal_bus 0 52 (_architecture (_uni ))))
    (_signal (_internal uins ~extcleopatra.cleo.microinstrucao 0 53 (_architecture (_uni ))))
    (_signal (_internal address ~extcleopatra.cleo.internal_bus 0 55 (_architecture (_uni ))))
    (_signal (_internal ir ~extcleopatra.cleo.internal_bus 0 56 (_architecture (_uni ))))
    (_signal (_internal dataout ~extcleopatra.cleo.internal_bus 0 57 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal v ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 0 84 (_assignment (_simple)(_target(1)))))
      (line__86(_architecture 1 0 86 (_process (_wait_for)(_target(0)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((hold)(_string \"0"\)))(_target(2)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_target(4)))))
      (line__102(_architecture 4 0 102 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extcleopatra.cleo.internal_bus (. cleo internal_bus)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external cleopatra.cleo.bus_size(. cleo bus_size)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extcleopatra.cleo.microinstrucao (. cleo microinstrucao)))
    (_type (_external ~extcleopatra.cleo.opcode (. cleo opcode)))
  )
  (_static
    (3 2 2 3 2 2 2 2 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (3 2 2 2 3 2 2 2 3 2 2 2 2 )
    (2 2 3 3 3 2 2 3 3 2 2 3 3 )
    (3 3 3 2 2 2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 5 -1
  )
)
V 000041 55 377 0 testbench_for_datapath
(_configuration VHDL (testbench_for_datapath 0 105 (datapath_tb))
  (_version v33)
  (_time 1114206542437 2005.04.22 18:49:02)
  (_source (\./src/TestBench/datapath_TB.vhd\))
  (_use (std(standard))(.(cleo))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datapath datapath
      )
    )
  )
)
