// Seed: 4108190126
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  always @(posedge id_2 or negedge 1) begin
    id_1 <= id_2;
  end
  reg id_2;
endmodule
