

================================================================
== Vitis HLS Report for 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s'
================================================================
* Date:           Mon Feb 10 13:36:11 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  1.309 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                  Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                    Type                   |
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+
    |       18|       19|  54.540 ns|  57.570 ns|   16|   16|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      54|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     286|    -|
|Register         |        -|     -|       64|       2|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       64|     342|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |ii_fu_122_p2                           |         +|   0|  0|   6|           4|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_205                       |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_134_p2                    |      icmp|   0|  0|   2|           4|           2|
    |icmp_ln91_fu_128_p2                    |      icmp|   0|  0|   2|           4|           1|
    |icmp_ln98_1_fu_180_p2                  |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln98_fu_162_p2                    |      icmp|   0|  0|  16|          32|          32|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  54|          82|          75|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |    1|          3|    1|          3|
    |ap_done                       |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |    1|          2|    1|          2|
    |ap_phi_mux_ii1_phi_fu_111_p6  |    8|          3|    4|         12|
    |ap_predicate_pre_block_op40   |    1|          2|    1|          2|
    |ap_predicate_pre_block_op45   |    1|          2|    1|          2|
    |ap_predicate_pre_block_op48   |    1|          2|    1|          2|
    |ap_predicate_pre_block_op53   |    1|          2|    1|          2|
    |ii1_reg_107                   |    8|          2|    4|          8|
    |inputStream_0_blk_n           |    1|          2|    1|          2|
    |inputStream_1_blk_n           |    1|          2|    1|          2|
    |multicastNumStream_0_blk_n    |    1|          2|    1|          2|
    |paddingStream_0_blk_n         |    1|          3|    1|          3|
    |paddingStream_0_din_local     |  128|          3|  296|        888|
    |paddingStream_1_blk_n         |    1|          3|    1|          3|
    |paddingStream_1_din_local     |  128|          3|  296|        888|
    |real_start                    |    1|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  286|         42|  614|       1827|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_block_IOBlock_op40_n           |   1|   0|    1|          0|
    |ap_block_IOBlock_op45_n           |   1|   0|    1|          0|
    |ap_block_IOBlock_op48_n           |   1|   0|    1|          0|
    |ap_block_IOBlock_op53_n           |   1|   0|    1|          0|
    |ap_block_IOBlock_state5_reg_grp1  |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |icmp_ln88_reg_223                 |   1|   0|    1|          0|
    |icmp_ln91_reg_219                 |   1|   0|    1|          0|
    |icmp_ln98_1_reg_231               |   1|   0|    1|          0|
    |icmp_ln98_reg_227                 |   1|   0|    1|          0|
    |ii1_reg_107                       |   4|   0|    4|          0|
    |ii1_reg_107_pp0_iter1_reg         |   4|   0|    4|          0|
    |ii_reg_214                        |   4|   0|    4|          0|
    |num2_fu_52                        |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln88_reg_223                 |   4|   2|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  64|   2|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|start_full_n                         |   in|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|start_out                            |  out|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|start_write                          |  out|    1|  ap_ctrl_hs|  padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>|  return value|
|multicastNumStream_0_dout            |   in|   32|     ap_fifo|                                   multicastNumStream_0|       pointer|
|multicastNumStream_0_empty_n         |   in|    1|     ap_fifo|                                   multicastNumStream_0|       pointer|
|multicastNumStream_0_read            |  out|    1|     ap_fifo|                                   multicastNumStream_0|       pointer|
|multicastNumStream_0_num_data_valid  |   in|    6|     ap_fifo|                                   multicastNumStream_0|       pointer|
|multicastNumStream_0_fifo_cap        |   in|    6|     ap_fifo|                                   multicastNumStream_0|       pointer|
|paddingStream_0_din                  |  out|  296|     ap_fifo|                                        paddingStream_0|       pointer|
|paddingStream_0_full_n               |   in|    1|     ap_fifo|                                        paddingStream_0|       pointer|
|paddingStream_0_write                |  out|    1|     ap_fifo|                                        paddingStream_0|       pointer|
|paddingStream_0_num_data_valid       |   in|    3|     ap_fifo|                                        paddingStream_0|       pointer|
|paddingStream_0_fifo_cap             |   in|    3|     ap_fifo|                                        paddingStream_0|       pointer|
|paddingStream_0_almost_full_n        |   in|    1|     ap_fifo|                                        paddingStream_0|       pointer|
|inputStream_0_dout                   |   in|  296|     ap_fifo|                                          inputStream_0|       pointer|
|inputStream_0_empty_n                |   in|    1|     ap_fifo|                                          inputStream_0|       pointer|
|inputStream_0_read                   |  out|    1|     ap_fifo|                                          inputStream_0|       pointer|
|inputStream_0_num_data_valid         |   in|    3|     ap_fifo|                                          inputStream_0|       pointer|
|inputStream_0_fifo_cap               |   in|    3|     ap_fifo|                                          inputStream_0|       pointer|
|paddingStream_1_din                  |  out|  296|     ap_fifo|                                        paddingStream_1|       pointer|
|paddingStream_1_full_n               |   in|    1|     ap_fifo|                                        paddingStream_1|       pointer|
|paddingStream_1_write                |  out|    1|     ap_fifo|                                        paddingStream_1|       pointer|
|paddingStream_1_num_data_valid       |   in|    3|     ap_fifo|                                        paddingStream_1|       pointer|
|paddingStream_1_fifo_cap             |   in|    3|     ap_fifo|                                        paddingStream_1|       pointer|
|paddingStream_1_almost_full_n        |   in|    1|     ap_fifo|                                        paddingStream_1|       pointer|
|inputStream_1_dout                   |   in|  296|     ap_fifo|                                          inputStream_1|       pointer|
|inputStream_1_empty_n                |   in|    1|     ap_fifo|                                          inputStream_1|       pointer|
|inputStream_1_read                   |  out|    1|     ap_fifo|                                          inputStream_1|       pointer|
|inputStream_1_num_data_valid         |   in|    3|     ap_fifo|                                          inputStream_1|       pointer|
|inputStream_1_fifo_cap               |   in|    3|     ap_fifo|                                          inputStream_1|       pointer|
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num2 = alloca i32 1"   --->   Operation 6 'alloca' 'num2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.36ns)   --->   "%br_ln88 = br void %rewind_header" [../src/harness.h:88]   --->   Operation 12 'br' 'br_ln88' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.1, i1 1, void %for.end15"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ii1 = phi i4 0, void %entry, i4 %ii, void %for.inc.1, i4 0, void %for.end15"   --->   Operation 14 'phi' 'ii1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body.split, void %rewind_init"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.split" [../src/harness.h:88]   --->   Operation 16 'br' 'br_ln88' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.66ns)   --->   "%ii = add i4 %ii1, i4 1" [../src/harness.h:88]   --->   Operation 17 'add' 'ii' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_24" [../src/harness.h:89]   --->   Operation 18 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../src/harness.h:87]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/harness.h:88]   --->   Operation 20 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln91 = icmp_eq  i4 %ii1, i4 0" [../src/harness.h:91]   --->   Operation 21 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %VITIS_LOOP_95_2, void %if.then" [../src/harness.h:91]   --->   Operation 22 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln88 = icmp_eq  i4 %ii1, i4 15" [../src/harness.h:88]   --->   Operation 23 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %rewind_header, void %for.end15" [../src/harness.h:88]   --->   Operation 24 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln107 = br void %rewind_header" [../src/harness.h:107]   --->   Operation 25 'br' 'br_ln107' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_num_1 = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicFIFOCE_to_num_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] ( I:0.86ns O:0.55ns )   --->   "%num_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %multicastNumStream_0" [../src/harness.h:92]   --->   Operation 27 'read' 'num_1' <Predicate = (icmp_ln91)> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %num_1, i32 %num2" [../src/harness.h:92]   --->   Operation 28 'store' 'store_ln92' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_95_2" [../src/harness.h:93]   --->   Operation 29 'br' 'br_ln93' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%num = load i32 %num2"   --->   Operation 30 'load' 'num' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ii1, i1 0" [../src/harness.h:88]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %tmp" [../src/harness.h:98]   --->   Operation 32 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.67ns)   --->   "%icmp_ln98 = icmp_slt  i32 %zext_ln98, i32 %num" [../src/harness.h:98]   --->   Operation 33 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.else, void %if.then7" [../src/harness.h:98]   --->   Operation 34 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ii1, i1 1" [../src/harness.h:98]   --->   Operation 35 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i5 %or_ln" [../src/harness.h:98]   --->   Operation 36 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln98_1 = icmp_slt  i32 %zext_ln98_1, i32 %num" [../src/harness.h:98]   --->   Operation 37 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_1, void %if.else.1, void %if.then7.1" [../src/harness.h:98]   --->   Operation 38 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 39 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln103 = muxlogic i296 0"   --->   Operation 39 'muxlogic' 'muxLogicFIFOData_to_write_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.28>
ST_5 : Operation 40 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_0, i296 0" [../src/harness.h:103]   --->   Operation 40 'write' 'write_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_inputStream_0_read = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicFIFOCE_to_inputStream_0_read' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] ( I:0.93ns O:0.09ns )   --->   "%inputStream_0_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %inputStream_0" [../src/harness.h:99]   --->   Operation 43 'read' 'inputStream_0_read' <Predicate = (icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 44 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln100 = muxlogic i296 %inputStream_0_read"   --->   Operation 44 'muxlogic' 'muxLogicFIFOData_to_write_ln100' <Predicate = (icmp_ln98)> <Delay = 0.28>
ST_5 : Operation 45 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_0, i296 %inputStream_0_read" [../src/harness.h:100]   --->   Operation 45 'write' 'write_ln100' <Predicate = (icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc" [../src/harness.h:101]   --->   Operation 46 'br' 'br_ln101' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln103 = muxlogic i296 0"   --->   Operation 47 'muxlogic' 'muxLogicFIFOData_to_write_ln103' <Predicate = (!icmp_ln98_1)> <Delay = 0.28>
ST_5 : Operation 48 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_1, i296 0" [../src/harness.h:103]   --->   Operation 48 'write' 'write_ln103' <Predicate = (!icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_inputStream_1_read = muxlogic"   --->   Operation 50 'muxlogic' 'muxLogicFIFOCE_to_inputStream_1_read' <Predicate = (icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] ( I:0.93ns O:0.09ns )   --->   "%inputStream_1_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %inputStream_1" [../src/harness.h:99]   --->   Operation 51 'read' 'inputStream_1_read' <Predicate = (icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 52 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln100 = muxlogic i296 %inputStream_1_read"   --->   Operation 52 'muxlogic' 'muxLogicFIFOData_to_write_ln100' <Predicate = (icmp_ln98_1)> <Delay = 0.28>
ST_5 : Operation 53 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_1, i296 %inputStream_1_read" [../src/harness.h:100]   --->   Operation 53 'write' 'write_ln100' <Predicate = (icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc.1" [../src/harness.h:101]   --->   Operation 54 'br' 'br_ln101' <Predicate = (icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%return_ln107 = return void @_ssdm_op_Return" [../src/harness.h:107]   --->   Operation 55 'return' 'return_ln107' <Predicate = (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ multicastNumStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ paddingStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ paddingStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num2                                 (alloca           ) [ 001111]
specinterface_ln0                    (specinterface    ) [ 000000]
specinterface_ln0                    (specinterface    ) [ 000000]
specinterface_ln0                    (specinterface    ) [ 000000]
specinterface_ln0                    (specinterface    ) [ 000000]
specinterface_ln0                    (specinterface    ) [ 000000]
br_ln88                              (br               ) [ 011111]
do_init                              (phi              ) [ 001111]
ii1                                  (phi              ) [ 001111]
br_ln0                               (br               ) [ 000000]
br_ln88                              (br               ) [ 000000]
ii                                   (add              ) [ 011111]
specpipeline_ln89                    (specpipeline     ) [ 000000]
speclooptripcount_ln87               (speclooptripcount) [ 000000]
specloopname_ln88                    (specloopname     ) [ 000000]
icmp_ln91                            (icmp             ) [ 001100]
br_ln91                              (br               ) [ 000000]
icmp_ln88                            (icmp             ) [ 001111]
br_ln88                              (br               ) [ 011111]
br_ln107                             (br               ) [ 011111]
muxLogicFIFOCE_to_num_1              (muxlogic         ) [ 000000]
num_1                                (read             ) [ 000000]
store_ln92                           (store            ) [ 000000]
br_ln93                              (br               ) [ 000000]
num                                  (load             ) [ 000000]
tmp                                  (bitconcatenate   ) [ 000000]
zext_ln98                            (zext             ) [ 000000]
icmp_ln98                            (icmp             ) [ 001001]
br_ln98                              (br               ) [ 000000]
or_ln                                (bitconcatenate   ) [ 000000]
zext_ln98_1                          (zext             ) [ 000000]
icmp_ln98_1                          (icmp             ) [ 001001]
br_ln98                              (br               ) [ 000000]
muxLogicFIFOData_to_write_ln103      (muxlogic         ) [ 000000]
write_ln103                          (write            ) [ 000000]
br_ln0                               (br               ) [ 000000]
muxLogicFIFOCE_to_inputStream_0_read (muxlogic         ) [ 000000]
inputStream_0_read                   (read             ) [ 000000]
muxLogicFIFOData_to_write_ln100      (muxlogic         ) [ 000000]
write_ln100                          (write            ) [ 000000]
br_ln101                             (br               ) [ 000000]
muxLogicFIFOData_to_write_ln103      (muxlogic         ) [ 000000]
write_ln103                          (write            ) [ 000000]
br_ln0                               (br               ) [ 000000]
muxLogicFIFOCE_to_inputStream_1_read (muxlogic         ) [ 000000]
inputStream_1_read                   (read             ) [ 000000]
muxLogicFIFOData_to_write_ln100      (muxlogic         ) [ 000000]
write_ln100                          (write            ) [ 000000]
br_ln101                             (br               ) [ 000000]
return_ln107                         (return           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputStream_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multicastNumStream_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicastNumStream_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="paddingStream_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paddingStream_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="paddingStream_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paddingStream_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i296P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i296P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="num2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="num_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_1/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="296" slack="0"/>
<pin id="65" dir="0" index="2" bw="296" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/5 write_ln100/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="inputStream_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="296" slack="0"/>
<pin id="72" dir="0" index="1" bw="296" slack="0"/>
<pin id="73" dir="1" index="2" bw="296" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputStream_0_read/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="296" slack="0"/>
<pin id="80" dir="0" index="2" bw="296" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/5 write_ln100/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="inputStream_1_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="296" slack="0"/>
<pin id="87" dir="0" index="1" bw="296" slack="0"/>
<pin id="88" dir="1" index="2" bw="296" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputStream_1_read/5 "/>
</bind>
</comp>

<comp id="92" class="1005" name="do_init_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="do_init_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="ii1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="ii1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="4" bw="1" slack="0"/>
<pin id="117" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ii_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln91_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln88_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="muxLogicFIFOCE_to_num_1_fu_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_num_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln92_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="num_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="3"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="2"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln98_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln98_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="or_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="2"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln98_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln98_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="muxLogicFIFOData_to_write_ln103_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln103/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="muxLogicFIFOCE_to_inputStream_0_read_fu_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="296" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_inputStream_0_read/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="muxLogicFIFOData_to_write_ln100_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="296" slack="0"/>
<pin id="194" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln100/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="muxLogicFIFOData_to_write_ln103_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln103/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="muxLogicFIFOCE_to_inputStream_1_read_fu_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="296" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_inputStream_1_read/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="muxLogicFIFOData_to_write_ln100_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="296" slack="0"/>
<pin id="204" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln100/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="return_ln107_fu_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln107/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="num2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="ii_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln91_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln88_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln98_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln98_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="70" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="77" pin=2"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="111" pin=4"/></net>

<net id="121"><net_src comp="111" pin="6"/><net_sink comp="107" pin=0"/></net>

<net id="126"><net_src comp="111" pin="6"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="111" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="111" pin="6"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="56" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="107" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="147" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="107" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="147" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="70" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="85" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="52" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="217"><net_src comp="122" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="222"><net_src comp="128" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="134" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="162" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="180" pin="2"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputStream_0 | {}
	Port: inputStream_1 | {}
	Port: paddingStream_0 | {5 }
	Port: paddingStream_1 | {5 }
 - Input state : 
	Port: padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> : inputStream_0 | {5 }
	Port: padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> : inputStream_1 | {5 }
	Port: padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> : multicastNumStream_0 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		ii : 1
		icmp_ln91 : 1
		br_ln91 : 2
		icmp_ln88 : 1
		br_ln88 : 2
	State 3
	State 4
		zext_ln98 : 1
		icmp_ln98 : 2
		br_ln98 : 3
		zext_ln98_1 : 1
		icmp_ln98_1 : 2
		br_ln98 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |               icmp_ln91_fu_128              |    0    |    2    |
|   icmp   |               icmp_ln88_fu_134              |    0    |    2    |
|          |               icmp_ln98_fu_162              |    0    |    16   |
|          |              icmp_ln98_1_fu_180             |    0    |    16   |
|----------|---------------------------------------------|---------|---------|
|    add   |                  ii_fu_122                  |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|          |               num_1_read_fu_56              |    0    |    0    |
|   read   |        inputStream_0_read_read_fu_70        |    0    |    0    |
|          |        inputStream_1_read_read_fu_85        |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |               grp_write_fu_62               |    0    |    0    |
|          |               grp_write_fu_77               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |        muxLogicFIFOCE_to_num_1_fu_140       |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln103_fu_186   |    0    |    0    |
|          | muxLogicFIFOCE_to_inputStream_0_read_fu_190 |    0    |    0    |
| muxlogic |    muxLogicFIFOData_to_write_ln100_fu_192   |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln103_fu_196   |    0    |    0    |
|          | muxLogicFIFOCE_to_inputStream_1_read_fu_200 |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln100_fu_202   |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|bitconcatenate|                  tmp_fu_150                 |    0    |    0    |
|          |                 or_ln_fu_168                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln98_fu_158              |    0    |    0    |
|          |              zext_ln98_1_fu_176             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  return  |             return_ln107_fu_206             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    42   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   do_init_reg_92  |    1   |
| icmp_ln88_reg_223 |    1   |
| icmp_ln91_reg_219 |    1   |
|icmp_ln98_1_reg_231|    1   |
| icmp_ln98_reg_227 |    1   |
|    ii1_reg_107    |    4   |
|     ii_reg_214    |    4   |
|    num2_reg_208   |   32   |
+-------------------+--------+
|       Total       |   45   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_62 |  p2  |   2  |  296 |   592  ||    0    ||   118   |
| grp_write_fu_77 |  p2  |   2  |  296 |   592  ||    0    ||   118   |
|   ii1_reg_107   |  p0  |   2  |   4  |    8   ||    0    ||    8    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |  1192  ||  1.294  ||    0    ||   244   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   244  |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   286  |
+-----------+--------+--------+--------+
