$comment
	File created using the following command:
		vcd file NEANDER.msim.vcd -direction
$end
$date
	Wed Dec 03 17:23:23 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module NEANDER_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 1 " Reset $end
$var reg 1 # RUN_STEP_SW $end
$var reg 1 $ STEP_PB $end
$var wire 1 % AC_OUT [7] $end
$var wire 1 & AC_OUT [6] $end
$var wire 1 ' AC_OUT [5] $end
$var wire 1 ( AC_OUT [4] $end
$var wire 1 ) AC_OUT [3] $end
$var wire 1 * AC_OUT [2] $end
$var wire 1 + AC_OUT [1] $end
$var wire 1 , AC_OUT [0] $end
$var wire 1 - ADD $end
$var wire 1 . ADD_ULA $end
$var wire 1 / ALU_OUT [7] $end
$var wire 1 0 ALU_OUT [6] $end
$var wire 1 1 ALU_OUT [5] $end
$var wire 1 2 ALU_OUT [4] $end
$var wire 1 3 ALU_OUT [3] $end
$var wire 1 4 ALU_OUT [2] $end
$var wire 1 5 ALU_OUT [1] $end
$var wire 1 6 ALU_OUT [0] $end
$var wire 1 7 AND $end
$var wire 1 8 AND_ULA $end
$var wire 1 9 flagN $end
$var wire 1 : flagZ $end
$var wire 1 ; LDA $end
$var wire 1 < NOT $end
$var wire 1 = NOT_ULA $end
$var wire 1 > OR $end
$var wire 1 ? OR_ULA $end
$var wire 1 @ PC_OUT [7] $end
$var wire 1 A PC_OUT [6] $end
$var wire 1 B PC_OUT [5] $end
$var wire 1 C PC_OUT [4] $end
$var wire 1 D PC_OUT [3] $end
$var wire 1 E PC_OUT [2] $end
$var wire 1 F PC_OUT [1] $end
$var wire 1 G PC_OUT [0] $end
$var wire 1 H RDM_OUT [7] $end
$var wire 1 I RDM_OUT [6] $end
$var wire 1 J RDM_OUT [5] $end
$var wire 1 K RDM_OUT [4] $end
$var wire 1 L RDM_OUT [3] $end
$var wire 1 M RDM_OUT [2] $end
$var wire 1 N RDM_OUT [1] $end
$var wire 1 O RDM_OUT [0] $end
$var wire 1 P REM_OUT [7] $end
$var wire 1 Q REM_OUT [6] $end
$var wire 1 R REM_OUT [5] $end
$var wire 1 S REM_OUT [4] $end
$var wire 1 T REM_OUT [3] $end
$var wire 1 U REM_OUT [2] $end
$var wire 1 V REM_OUT [1] $end
$var wire 1 W REM_OUT [0] $end
$var wire 1 X RI_OUT [7] $end
$var wire 1 Y RI_OUT [6] $end
$var wire 1 Z RI_OUT [5] $end
$var wire 1 [ RI_OUT [4] $end
$var wire 1 \ RI_OUT [3] $end
$var wire 1 ] RI_OUT [2] $end
$var wire 1 ^ RI_OUT [1] $end
$var wire 1 _ RI_OUT [0] $end
$var wire 1 ` sel_ALU [2] $end
$var wire 1 a sel_ALU [1] $end
$var wire 1 b sel_ALU [0] $end
$var wire 1 c states [7] $end
$var wire 1 d states [6] $end
$var wire 1 e states [5] $end
$var wire 1 f states [4] $end
$var wire 1 g states [3] $end
$var wire 1 h states [2] $end
$var wire 1 i states [1] $end
$var wire 1 j states [0] $end
$var wire 1 k Y_ULA $end
$var wire 1 l sampler $end
$scope module i1 $end
$var wire 1 m gnd $end
$var wire 1 n vcc $end
$var wire 1 o unknown $end
$var tri1 1 p devclrn $end
$var tri1 1 q devpor $end
$var tri1 1 r devoe $end
$var wire 1 s flagN~output_o $end
$var wire 1 t RI_OUT[7]~output_o $end
$var wire 1 u RI_OUT[6]~output_o $end
$var wire 1 v RI_OUT[5]~output_o $end
$var wire 1 w RI_OUT[4]~output_o $end
$var wire 1 x RI_OUT[3]~output_o $end
$var wire 1 y RI_OUT[2]~output_o $end
$var wire 1 z RI_OUT[1]~output_o $end
$var wire 1 { RI_OUT[0]~output_o $end
$var wire 1 | RDM_OUT[7]~output_o $end
$var wire 1 } RDM_OUT[6]~output_o $end
$var wire 1 ~ RDM_OUT[5]~output_o $end
$var wire 1 !! RDM_OUT[4]~output_o $end
$var wire 1 "! RDM_OUT[3]~output_o $end
$var wire 1 #! RDM_OUT[2]~output_o $end
$var wire 1 $! RDM_OUT[1]~output_o $end
$var wire 1 %! RDM_OUT[0]~output_o $end
$var wire 1 &! REM_OUT[7]~output_o $end
$var wire 1 '! REM_OUT[6]~output_o $end
$var wire 1 (! REM_OUT[5]~output_o $end
$var wire 1 )! REM_OUT[4]~output_o $end
$var wire 1 *! REM_OUT[3]~output_o $end
$var wire 1 +! REM_OUT[2]~output_o $end
$var wire 1 ,! REM_OUT[1]~output_o $end
$var wire 1 -! REM_OUT[0]~output_o $end
$var wire 1 .! PC_OUT[7]~output_o $end
$var wire 1 /! PC_OUT[6]~output_o $end
$var wire 1 0! PC_OUT[5]~output_o $end
$var wire 1 1! PC_OUT[4]~output_o $end
$var wire 1 2! PC_OUT[3]~output_o $end
$var wire 1 3! PC_OUT[2]~output_o $end
$var wire 1 4! PC_OUT[1]~output_o $end
$var wire 1 5! PC_OUT[0]~output_o $end
$var wire 1 6! LDA~output_o $end
$var wire 1 7! ADD~output_o $end
$var wire 1 8! AND~output_o $end
$var wire 1 9! OR~output_o $end
$var wire 1 :! NOT~output_o $end
$var wire 1 ;! flagZ~output_o $end
$var wire 1 <! ALU_OUT[7]~output_o $end
$var wire 1 =! ALU_OUT[6]~output_o $end
$var wire 1 >! ALU_OUT[5]~output_o $end
$var wire 1 ?! ALU_OUT[4]~output_o $end
$var wire 1 @! ALU_OUT[3]~output_o $end
$var wire 1 A! ALU_OUT[2]~output_o $end
$var wire 1 B! ALU_OUT[1]~output_o $end
$var wire 1 C! ALU_OUT[0]~output_o $end
$var wire 1 D! AC_OUT[7]~output_o $end
$var wire 1 E! AC_OUT[6]~output_o $end
$var wire 1 F! AC_OUT[5]~output_o $end
$var wire 1 G! AC_OUT[4]~output_o $end
$var wire 1 H! AC_OUT[3]~output_o $end
$var wire 1 I! AC_OUT[2]~output_o $end
$var wire 1 J! AC_OUT[1]~output_o $end
$var wire 1 K! AC_OUT[0]~output_o $end
$var wire 1 L! sel_ALU[2]~output_o $end
$var wire 1 M! sel_ALU[1]~output_o $end
$var wire 1 N! sel_ALU[0]~output_o $end
$var wire 1 O! Y_ULA~output_o $end
$var wire 1 P! ADD_ULA~output_o $end
$var wire 1 Q! AND_ULA~output_o $end
$var wire 1 R! OR_ULA~output_o $end
$var wire 1 S! NOT_ULA~output_o $end
$var wire 1 T! states[7]~output_o $end
$var wire 1 U! states[6]~output_o $end
$var wire 1 V! states[5]~output_o $end
$var wire 1 W! states[4]~output_o $end
$var wire 1 X! states[3]~output_o $end
$var wire 1 Y! states[2]~output_o $end
$var wire 1 Z! states[1]~output_o $end
$var wire 1 [! states[0]~output_o $end
$var wire 1 \! STEP_PB~input_o $end
$var wire 1 ]! RUN_STEP_SW~input_o $end
$var wire 1 ^! CLOCK~input_o $end
$var wire 1 _! inst22|inst|inst5~combout $end
$var wire 1 `! inst22|inst|inst5~clkctrl_outclk $end
$var wire 1 a! inst7|inst|inst21~0feeder_combout $end
$var wire 1 b! Reset~input_o $end
$var wire 1 c! Reset~inputclkctrl_outclk $end
$var wire 1 d! inst7|inst|inst21~0_q $end
$var wire 1 e! inst7|inst|inst15~1_q $end
$var wire 1 f! inst|inst4|inst~4_combout $end
$var wire 1 g! inst20|inst|inst~7_combout $end
$var wire 1 h! inst20|inst|inst~4_combout $end
$var wire 1 i! inst4|inst23~combout $end
$var wire 1 j! inst|inst4|inst~0_combout $end
$var wire 1 k! inst20|inst|inst~3_combout $end
$var wire 1 l! inst20|inst|inst~2_combout $end
$var wire 1 m! inst1|inst|inst3~0_combout $end
$var wire 1 n! inst4|inst24|inst~0_combout $end
$var wire 1 o! inst4|inst24|inst3~combout $end
$var wire 1 p! inst5|inst~q $end
$var wire 1 q! inst1|inst|inst~2_combout $end
$var wire 1 r! inst1|inst|inst~3_combout $end
$var wire 1 s! inst7|inst|inst~1_q $end
$var wire 1 t! inst13|inst3~0_combout $end
$var wire 1 u! inst13|inst3~1_combout $end
$var wire 1 v! inst13|inst3~q $end
$var wire 1 w! inst7|inst|inst10~1_q $end
$var wire 1 x! inst13|inst4~0_combout $end
$var wire 1 y! inst13|inst4~q $end
$var wire 1 z! inst8|inst|inst14|inst5~0_combout $end
$var wire 1 {! inst|inst4|inst~7_combout $end
$var wire 1 |! inst4|inst100|inst3~0_combout $end
$var wire 1 }! inst4|inst100|inst~1_combout $end
$var wire 1 ~! inst4|inst100|inst~2_combout $end
$var wire 1 !" inst8|inst|inst12~q $end
$var wire 1 "" inst13|inst6~0_combout $end
$var wire 1 #" inst13|inst6~q $end
$var wire 1 $" inst8|inst|inst17|inst5~0_combout $end
$var wire 1 %" inst8|inst|inst15~q $end
$var wire 1 &" inst13|inst7~0_combout $end
$var wire 1 '" inst13|inst7~1_combout $end
$var wire 1 (" inst13|inst7~q $end
$var wire 1 )" inst8|inst|inst20|inst5~0_combout $end
$var wire 1 *" inst8|inst|inst18~q $end
$var wire 1 +" inst13|inst8~0_combout $end
$var wire 1 ," inst13|inst8~q $end
$var wire 1 -" inst8|inst|inst23|inst5~0_combout $end
$var wire 1 ." inst8|inst|inst21~q $end
$var wire 1 /" inst25|Mux0_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 0" inst7|inst|inst10~4_combout $end
$var wire 1 1" inst8|inst|inst4|inst5~0_combout $end
$var wire 1 2" inst8|inst|inst10~q $end
$var wire 1 3" inst25|Mux0_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 4" inst7|inst|inst~4_combout $end
$var wire 1 5" inst23|inst19|inst|inst5~1_combout $end
$var wire 1 6" inst23|inst19|inst|inst5~0_combout $end
$var wire 1 7" inst23|inst19|inst|inst5~2_combout $end
$var wire 1 8" inst23|inst19|inst7|inst5~2_combout $end
$var wire 1 9" inst5|inst6~q $end
$var wire 1 :" inst23|inst19|inst3|inst5~0_combout $end
$var wire 1 ;" inst7|inst|inst5~1_q $end
$var wire 1 <" inst25|Mux0_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 =" inst7|inst|inst5~4_combout $end
$var wire 1 >" inst23|inst8|inst1|inst2~combout $end
$var wire 1 ?" inst23|inst19|inst1|inst5~2_combout $end
$var wire 1 @" inst23|inst13|inst1|inst1~combout $end
$var wire 1 A" inst23|inst19|inst1|inst5~0_combout $end
$var wire 1 B" inst23|inst19|inst1|inst5~1_combout $end
$var wire 1 C" inst23|inst19|inst1|inst5~3_combout $end
$var wire 1 D" inst5|inst2~q $end
$var wire 1 E" inst7|inst|inst6~1_q $end
$var wire 1 F" inst25|Mux0_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 G" inst7|inst|inst6~4_combout $end
$var wire 1 H" inst23|inst8|inst4|inst2~0_combout $end
$var wire 1 I" inst23|inst8|inst2|inst2~combout $end
$var wire 1 J" inst23|inst19|inst2|inst5~0_combout $end
$var wire 1 K" inst23|inst8|inst2|inst~combout $end
$var wire 1 L" inst23|inst13|inst|inst1~0_combout $end
$var wire 1 M" inst23|inst13|inst23~combout $end
$var wire 1 N" inst23|inst13|inst8|inst1~combout $end
$var wire 1 O" inst23|inst19|inst2|inst5~1_combout $end
$var wire 1 P" inst23|inst19|inst2|inst5~2_combout $end
$var wire 1 Q" inst23|inst19|inst2|inst5~3_combout $end
$var wire 1 R" inst5|inst4~q $end
$var wire 1 S" inst23|inst13|inst|inst4~0_combout $end
$var wire 1 T" inst23|inst13|inst|inst4~1_combout $end
$var wire 1 U" inst23|inst13|inst28|inst1~0_combout $end
$var wire 1 V" inst23|inst13|inst27~combout $end
$var wire 1 W" inst23|inst13|inst14~combout $end
$var wire 1 X" inst23|inst13|inst20~combout $end
$var wire 1 Y" inst23|inst13|inst2|inst1~0_combout $end
$var wire 1 Z" inst23|inst13|inst10|inst1~combout $end
$var wire 1 [" inst23|inst19|inst3|inst5~1_combout $end
$var wire 1 \" inst23|inst19|inst3|inst5~2_combout $end
$var wire 1 ]" inst23|inst8|inst4|inst5~0_combout $end
$var wire 1 ^" inst23|inst8|inst4|inst6~0_combout $end
$var wire 1 _" inst23|inst8|inst3|inst2~combout $end
$var wire 1 `" inst23|inst19|inst3|inst5~3_combout $end
$var wire 1 a" inst5|inst27|inst~1_combout $end
$var wire 1 b" inst23|inst8|inst4|inst6~1_combout $end
$var wire 1 c" inst23|inst2|inst|inst2~combout $end
$var wire 1 d" inst23|inst13|inst24~combout $end
$var wire 1 e" inst23|inst13|inst2|inst1~combout $end
$var wire 1 f" inst23|inst13|inst18~combout $end
$var wire 1 g" inst23|inst13|inst15~combout $end
$var wire 1 h" inst23|inst13|inst28|inst4~0_combout $end
$var wire 1 i" inst23|inst13|inst2|inst4~2_combout $end
$var wire 1 j" inst23|inst13|inst2|inst4~0_combout $end
$var wire 1 k" inst23|inst13|inst2|inst4~1_combout $end
$var wire 1 l" inst23|inst13|inst2|inst4~3_combout $end
$var wire 1 m" inst23|inst13|inst3|inst1~combout $end
$var wire 1 n" inst23|inst13|inst4|inst1~combout $end
$var wire 1 o" inst23|inst19|inst4|inst5~2_combout $end
$var wire 1 p" inst23|inst19|inst4|inst5~3_combout $end
$var wire 1 q" inst23|inst19|inst4|inst5~0_combout $end
$var wire 1 r" inst23|inst19|inst4|inst5~1_combout $end
$var wire 1 s" inst5|inst12~q $end
$var wire 1 t" inst5|inst15~q $end
$var wire 1 u" inst23|inst2|inst1|inst1~combout $end
$var wire 1 v" inst23|inst2|inst1|inst2~combout $end
$var wire 1 w" inst23|inst19|inst5|inst5~2_combout $end
$var wire 1 x" inst23|inst19|inst5|inst5~0_combout $end
$var wire 1 y" inst23|inst13|inst9|inst~combout $end
$var wire 1 z" inst23|inst13|inst25~combout $end
$var wire 1 {" inst23|inst13|inst3|inst4~0_combout $end
$var wire 1 |" inst23|inst13|inst4|inst4~0_combout $end
$var wire 1 }" inst23|inst13|inst5|inst1~combout $end
$var wire 1 ~" inst23|inst19|inst5|inst5~1_combout $end
$var wire 1 !# inst23|inst19|inst5|inst5~3_combout $end
$var wire 1 "# inst5|inst18~q $end
$var wire 1 ## inst23|inst2|inst4|inst2~0_combout $end
$var wire 1 $# inst23|inst2|inst4|inst5~0_combout $end
$var wire 1 %# inst23|inst2|inst2|inst2~combout $end
$var wire 1 &# inst23|inst13|inst22~combout $end
$var wire 1 '# inst23|inst13|inst9|inst4~0_combout $end
$var wire 1 (# inst23|inst19|inst6|inst5~0_combout $end
$var wire 1 )# inst23|inst13|inst5|inst4~0_combout $end
$var wire 1 *# inst23|inst19|inst6|inst5~1_combout $end
$var wire 1 +# inst23|inst19|inst6|inst5~2_combout $end
$var wire 1 ,# inst23|inst19|inst6|inst5~3_combout $end
$var wire 1 -# inst23|inst19|inst6|inst5~4_combout $end
$var wire 1 .# inst5|inst27|inst~0_combout $end
$var wire 1 /# inst5|inst27|inst~combout $end
$var wire 1 0# inst5|inst28~q $end
$var wire 1 1# inst20|inst|inst~6_combout $end
$var wire 1 2# inst4|inst100|inst~0_combout $end
$var wire 1 3# inst20|inst|inst~5_combout $end
$var wire 1 4# inst4|inst25~0_combout $end
$var wire 1 5# inst4|inst14|inst2~0_combout $end
$var wire 1 6# inst4|inst14|inst2~1_combout $end
$var wire 1 7# inst17~0_combout $end
$var wire 1 8# inst13|inst999~0_combout $end
$var wire 1 9# inst13|inst999~q $end
$var wire 1 :# inst13|inst800~0_combout $end
$var wire 1 ;# inst13|inst800~q $end
$var wire 1 <# inst13|inst2~0_combout $end
$var wire 1 =# inst13|inst2~q $end
$var wire 1 ># inst8|inst|inst3|inst5~0_combout $end
$var wire 1 ?# inst8|inst|inst6~q $end
$var wire 1 @# inst25|Mux0_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 A# inst7|inst|inst15~4_combout $end
$var wire 1 B# inst|inst4|inst~5_combout $end
$var wire 1 C# inst2|inst5~q $end
$var wire 1 D# inst4|inst29|inst2~3_combout $end
$var wire 1 E# inst4|inst29|inst2~2_combout $end
$var wire 1 F# inst4|inst29|inst2~4_combout $end
$var wire 1 G# inst4|inst29|inst15~0_combout $end
$var wire 1 H# inst4|inst29|inst15~1_combout $end
$var wire 1 I# inst4|inst29|inst15~2_combout $end
$var wire 1 J# inst|inst36|inst~0_combout $end
$var wire 1 K# inst|inst800~q $end
$var wire 1 L# inst|inst16~combout $end
$var wire 1 M# inst|inst37|inst~0_combout $end
$var wire 1 N# inst|inst2~q $end
$var wire 1 O# inst|inst4|inst~2_combout $end
$var wire 1 P# inst8|inst|inst2|inst5~0_combout $end
$var wire 1 Q# inst8|inst|inst5~q $end
$var wire 1 R# inst25|Mux0_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 S# inst7|inst|inst18~1_q $end
$var wire 1 T# inst7|inst|inst18~4_combout $end
$var wire 1 U# inst2|inst6~q $end
$var wire 1 V# inst20|inst|inst~8_combout $end
$var wire 1 W# inst|inst17|inst~combout $end
$var wire 1 X# inst|inst999~q $end
$var wire 1 Y# inst|inst4|inst~3_combout $end
$var wire 1 Z# inst4|inst17|inst3~9_combout $end
$var wire 1 [# inst4|inst17|inst3~8_combout $end
$var wire 1 \# inst4|inst17|inst~0_combout $end
$var wire 1 ]# inst4|inst17|inst~combout $end
$var wire 1 ^# inst7|inst|inst21~3_q $end
$var wire 1 _# inst7|inst|inst21~1_q $end
$var wire 1 `# inst25|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 a# inst7|inst|inst21~4_combout $end
$var wire 1 b# inst2|inst7~q $end
$var wire 1 c# inst4|inst|inst7~0_combout $end
$var wire 1 d# inst8|inst|inst1|inst5~0_combout $end
$var wire 1 e# inst8|inst|inst~q $end
$var wire 1 f# inst25|Mux0_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 g# inst7|inst|inst12~1_q $end
$var wire 1 h# inst7|inst|inst12~4_combout $end
$var wire 1 i# inst2|inst4~q $end
$var wire 1 j# inst20|inst|inst~1_combout $end
$var wire 1 k# inst20|inst|inst~0_combout $end
$var wire 1 l# inst1|inst|inst4~0_combout $end
$var wire 1 m# inst23|inst19|inst7|inst5~3_combout $end
$var wire 1 n# inst23|inst19|inst7|inst5~4_combout $end
$var wire 1 o# inst23|inst19|inst7|inst5~0_combout $end
$var wire 1 p# inst23|inst13|inst11|inst4~0_combout $end
$var wire 1 q# inst23|inst19|inst7|inst5~1_combout $end
$var wire 1 r# inst23|inst2|inst3|inst2~0_combout $end
$var wire 1 s# inst23|inst2|inst3|inst2~combout $end
$var wire 1 t# inst23|inst19|inst7|inst5~5_combout $end
$var wire 1 u# inst5|inst21~q $end
$var wire 1 v# inst2|inst3~feeder_combout $end
$var wire 1 w# inst2|inst3~q $end
$var wire 1 x# inst2|inst2~feeder_combout $end
$var wire 1 y# inst2|inst2~q $end
$var wire 1 z# inst2|inst1~q $end
$var wire 1 {# inst2|inst~feeder_combout $end
$var wire 1 |# inst2|inst~q $end
$var wire 1 }# inst4|inst19~combout $end
$var wire 1 ~# inst4|inst20~combout $end
$var wire 1 !$ inst4|inst21~combout $end
$var wire 1 "$ inst4|inst22~combout $end
$var wire 1 #$ inst|inst4|inst~1_combout $end
$var wire 1 $$ inst|inst4|inst~6_combout $end
$var wire 1 %$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 &$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 '$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ($ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 )$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 *$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 +$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 ,$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 -$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 .$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 /$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 0$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 1$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 2$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 3$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 4$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 5$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 6$ inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
0.
06
05
04
03
02
01
00
0/
07
08
09
0:
0;
0<
0=
0>
0?
0G
0F
0E
0D
0C
0B
0A
0@
0O
0N
0M
0L
0K
0J
0I
0H
0W
0V
0U
0T
0S
0R
0Q
0P
0_
0^
0]
0\
0[
0Z
0Y
0X
0b
0a
0`
1j
0i
0h
0g
0f
0e
0d
0c
0k
xl
0m
1n
xo
1p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
1D#
1E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
$end
#10000
1"
1b!
1c!
0l
#40000
1!
1^!
1l
1_!
1`!
1X#
1d!
1\#
0W#
1J#
15#
1$$
0{!
1]#
17#
0~!
1Z!
0[!
1i
0j
18#
#40001
14$
1@#
#80000
0!
0^!
0l
0_!
0`!
#120000
1!
1^!
1l
1_!
1`!
1^#
0X#
1K#
19#
0\#
1W#
05#
1d#
1:#
08#
15!
1G
1A#
0$$
1B#
0]#
07#
1x"
1u"
1~
0Z!
1Y!
1J
0i
1h
0:#
18#
1~"
1v"
#160000
0!
0^!
0l
0_!
0`!
#200000
1!
1^!
1l
1_!
1`!
0^#
1X#
1e!
1C#
0W#
1L#
0J#
1c#
1Z#
0E#
0D#
1|!
1n!
1v
1Z
0B#
1f!
1k#
1M#
1[#
0F#
1}!
1I#
0Y!
1X!
16!
0h
1g
1;
0I#
1~!
0M#
1M#
#240000
0!
0^!
0l
0_!
0`!
#280000
1!
1^!
1l
1_!
1`!
0X#
1N#
0K#
1e#
1W#
15#
1-!
1W
1Y#
0f!
17#
1]#
0}!
1W!
0X!
1f
0g
1:#
08#
0~!
#320000
0!
0^!
0l
0_!
0`!
#360000
1!
1^!
1l
1_!
1`!
1^#
1X#
1;#
09#
0W#
1J#
05#
1P#
0d#
18#
14!
05!
1F
0G
0Y#
1O#
07#
0]#
0P#
1$"
1~!
0W!
1V!
0f
1e
08#
#360001
16$
04$
1`#
0@#
1a#
0A#
1r#
1o#
1-"
0x"
0u"
0$"
1|
0~
1H
0J
1s#
1q#
0~"
0v"
#400000
0!
0^!
0l
0_!
0`!
#440000
1!
1^!
1l
1_!
1`!
1_#
0^#
0X#
1K#
0e!
0e#
1."
1\#
1W#
0-!
1&!
0W
1P
1#$
0O#
1]#
1P#
0-"
0~!
1U!
0V!
1d
0e
#480000
0!
0^!
0l
0_!
0`!
#520000
1!
1^!
1l
1_!
1`!
1^#
1X#
0\#
0W#
0L#
0J#
0#$
1}#
1j!
0]#
0M#
1H#
1o!
0U!
1O!
1T!
0d
1k
1c
1l#
1I#
0q#
0o#
1m#
1+#
1~"
1p"
1["
1J"
1B"
16"
1M!
1a
1q#
1n#
1O"
1t#
1.#
1<!
1/
0/#
#520001
06$
12$
10$
0`#
1/"
1<"
0a#
10"
1="
0r#
0n#
1v#
1_"
1\"
1?"
1>"
0|
1"!
1$!
0H
1L
1N
0s#
0t#
1`"
1C"
0.#
1a"
0<!
1@!
1B!
0/
13
15
#560000
0!
0^!
0l
0_!
0`!
#600000
1!
1^!
1l
1_!
1`!
0_#
0^#
0X#
0N#
0K#
1;"
1w!
1D"
19"
1j"
1d"
1]"
1L"
1H"
0B"
0>"
1(#
1f"
1b"
0_"
0["
1J!
1H!
1+
1)
0}#
1{!
0j!
1n"
1N"
1I"
1*#
1m"
1c"
1~!
0H#
0o!
0O!
1[!
0T!
0k
1j
0c
0l#
1|"
0n"
0I#
0q#
0m#
0*#
0~"
0p"
0J"
1A"
1:"
06"
0M!
0a
1}"
1W#
0+#
0O"
1B"
1["
#640000
0!
0^!
0l
0_!
0`!
#680000
1!
1^!
1l
1_!
1`!
1X#
1Q#
0."
1\#
0W#
1J#
15#
1,!
0&!
1V
0P
1$$
0{!
1]#
17#
0~!
1Z!
0[!
1i
0j
18#
#720000
0!
0^!
0l
0_!
0`!
#760000
1!
1^!
1l
1_!
1`!
1^#
0X#
1K#
19#
0\#
1W#
05#
1d#
1<#
0:#
08#
15!
1G
0$$
1B#
0]#
07#
0Z!
1Y!
0i
1h
0<#
1:#
18#
#760001
15$
14$
02$
00$
1R#
1@#
0/"
0<"
1T#
1A#
00"
0="
1*#
1%#
1x"
1u"
0v#
0(#
0d"
0b"
1_"
0f"
0]"
0L"
0H"
1>"
1}
1~
0"!
0$!
1I
1J
0L
0N
1+#
1~"
1v"
0|"
1n"
0c"
0m"
0N"
0I"
0}"
0n"
#800000
0!
0^!
0l
0_!
0`!
#840000
1!
1^!
1l
1_!
1`!
0^#
1X#
1S#
0;"
0w!
1e!
1U#
0W#
1L#
0J#
0c#
0Z#
1E#
1D#
0|!
0n!
1u
1Y
0B#
1f!
0k#
1h!
1M#
0[#
1F#
1o!
0Y!
1X!
06!
1:!
0h
1g
0;
1<
1i!
1I#
1S!
1=
1l#
1m!
0M#
1q#
0*#
0~"
0x"
1p"
0["
1J"
0B"
0A"
0:"
18"
16"
1M!
1L!
1a
1`
1~"
1q"
1O"
1,#
0\"
0?"
1t#
17"
1P"
1.#
1<!
1C!
1/
16
1!#
1r"
1-#
0`"
0C"
0a"
1>!
1?!
1=!
0@!
0B!
11
12
10
03
05
1Q"
1a"
1A!
14
#880000
0!
0^!
0l
0_!
0`!
#920000
1!
1^!
1l
1_!
1`!
0X#
0K#
1u#
1"#
1t"
1s"
1R"
0D"
09"
1p!
0L#
1r#
0q#
1s#
0+#
0%#
1$#
0~"
0u"
0o"
1c"
1S"
0J"
1I"
0j"
1B"
0>"
0_"
1["
06"
1D!
1s
1E!
1F!
1G!
1I!
0J!
0H!
1K!
1%
19
1&
1'
1(
1*
0+
0)
1,
1{!
0i!
0f!
0s#
0,#
1%#
0v"
0p"
0O"
1~!
0I#
0o!
1[!
0S!
0X!
1j
0=
0g
0t#
0!#
1C"
1`"
07"
0l#
0m!
0q"
0P"
1W#
1o#
1+#
1*#
1x"
1o"
0["
1J"
0B"
08"
16"
15"
0<!
0>!
1B!
1@!
0C!
0M!
0L!
0/
01
15
13
06
0a
0`
0-#
1q#
1,#
1~"
1p"
1O"
1n#
1w"
1q"
1P"
0=!
00
0r"
0Q"
0`"
0C"
17"
0.#
0a"
0?!
0A!
0@!
0B!
1C!
02
04
03
05
16
1t#
1-#
1!#
1r"
1Q"
1.#
1a"
1<!
1=!
1>!
1?!
1A!
1/
10
11
12
14
#960000
0!
0^!
0l
0_!
0`!
#1000000
