ARM GAS  /tmp/cc4Eu9nV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"quadspi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_QUADSPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_QUADSPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_QUADSPI1_Init:
  26              	.LFB329:
  27              		.file 1 "Core/Src/quadspi.c"
   1:Core/Src/quadspi.c **** /**
   2:Core/Src/quadspi.c ****   ******************************************************************************
   3:Core/Src/quadspi.c ****   * @file    quadspi.c
   4:Core/Src/quadspi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/quadspi.c ****   *          of the QUADSPI instances.
   6:Core/Src/quadspi.c ****   ******************************************************************************
   7:Core/Src/quadspi.c ****   * @attention
   8:Core/Src/quadspi.c ****   *
   9:Core/Src/quadspi.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/quadspi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/quadspi.c ****   *
  12:Core/Src/quadspi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/quadspi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/quadspi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/quadspi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/quadspi.c ****   *
  17:Core/Src/quadspi.c ****   ******************************************************************************
  18:Core/Src/quadspi.c ****   */
  19:Core/Src/quadspi.c **** 
  20:Core/Src/quadspi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/quadspi.c **** #include "quadspi.h"
  22:Core/Src/quadspi.c **** 
  23:Core/Src/quadspi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/quadspi.c **** 
  25:Core/Src/quadspi.c **** /* USER CODE END 0 */
  26:Core/Src/quadspi.c **** 
  27:Core/Src/quadspi.c **** QSPI_HandleTypeDef hqspi1;
  28:Core/Src/quadspi.c **** 
  29:Core/Src/quadspi.c **** /* QUADSPI1 init function */
  30:Core/Src/quadspi.c **** void MX_QUADSPI1_Init(void)
  31:Core/Src/quadspi.c **** {
ARM GAS  /tmp/cc4Eu9nV.s 			page 2


  28              		.loc 1 31 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/quadspi.c **** 
  33:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 0 */
  34:Core/Src/quadspi.c **** 
  35:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 0 */
  36:Core/Src/quadspi.c **** 
  37:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 1 */
  38:Core/Src/quadspi.c **** 
  39:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 1 */
  40:Core/Src/quadspi.c ****   hqspi1.Instance = QUADSPI;
  37              		.loc 1 40 0
  38 0002 0A48     		ldr	r0, .L5
  39 0004 0A4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/quadspi.c ****   hqspi1.Init.ClockPrescaler = 255;
  41              		.loc 1 41 0
  42 0008 FF23     		movs	r3, #255
  43 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/quadspi.c ****   hqspi1.Init.FifoThreshold = 1;
  44              		.loc 1 42 0
  45 000c 0122     		movs	r2, #1
  46 000e 8260     		str	r2, [r0, #8]
  43:Core/Src/quadspi.c ****   hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
  47              		.loc 1 43 0
  48 0010 0023     		movs	r3, #0
  49 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/quadspi.c ****   hqspi1.Init.FlashSize = 1;
  50              		.loc 1 44 0
  51 0014 0261     		str	r2, [r0, #16]
  45:Core/Src/quadspi.c ****   hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
  52              		.loc 1 45 0
  53 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/quadspi.c ****   hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
  54              		.loc 1 46 0
  55 0018 8361     		str	r3, [r0, #24]
  47:Core/Src/quadspi.c ****   hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
  56              		.loc 1 47 0
  57 001a C361     		str	r3, [r0, #28]
  48:Core/Src/quadspi.c ****   hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
  58              		.loc 1 48 0
  59 001c 0362     		str	r3, [r0, #32]
  49:Core/Src/quadspi.c ****   if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
  60              		.loc 1 49 0
  61 001e FFF7FEFF 		bl	HAL_QSPI_Init
  62              	.LVL0:
  63 0022 00B9     		cbnz	r0, .L4
  64              	.L1:
  50:Core/Src/quadspi.c ****   {
  51:Core/Src/quadspi.c ****     Error_Handler();
ARM GAS  /tmp/cc4Eu9nV.s 			page 3


  52:Core/Src/quadspi.c ****   }
  53:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 2 */
  54:Core/Src/quadspi.c **** 
  55:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 2 */
  56:Core/Src/quadspi.c **** 
  57:Core/Src/quadspi.c **** }
  65              		.loc 1 57 0
  66 0024 08BD     		pop	{r3, pc}
  67              	.L4:
  51:Core/Src/quadspi.c ****   }
  68              		.loc 1 51 0
  69 0026 FFF7FEFF 		bl	Error_Handler
  70              	.LVL1:
  71              		.loc 1 57 0
  72 002a FBE7     		b	.L1
  73              	.L6:
  74              		.align	2
  75              	.L5:
  76 002c 00000000 		.word	hqspi1
  77 0030 001000A0 		.word	-1610608640
  78              		.cfi_endproc
  79              	.LFE329:
  81              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_QSPI_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_QSPI_MspInit:
  90              	.LFB330:
  58:Core/Src/quadspi.c **** 
  59:Core/Src/quadspi.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
  60:Core/Src/quadspi.c **** {
  91              		.loc 1 60 0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              	.LVL2:
  96 0000 30B5     		push	{r4, r5, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 48
  61:Core/Src/quadspi.c **** 
  62:Core/Src/quadspi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 62 0
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/cc4Eu9nV.s 			page 4


  63:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 112              		.loc 1 63 0
 113 0010 0268     		ldr	r2, [r0]
 114 0012 1D4B     		ldr	r3, .L11
 115 0014 9A42     		cmp	r2, r3
 116 0016 01D0     		beq	.L10
 117              	.LVL3:
 118              	.L7:
  64:Core/Src/quadspi.c ****   {
  65:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  66:Core/Src/quadspi.c **** 
  67:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  68:Core/Src/quadspi.c ****     /* QUADSPI clock enable */
  69:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  70:Core/Src/quadspi.c **** 
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  72:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  73:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
  74:Core/Src/quadspi.c ****     PA2     ------> QUADSPI1_BK1_NCS
  75:Core/Src/quadspi.c ****     PA3     ------> QUADSPI1_CLK
  76:Core/Src/quadspi.c ****     PA6     ------> QUADSPI1_BK1_IO3
  77:Core/Src/quadspi.c ****     PA7     ------> QUADSPI1_BK1_IO2
  78:Core/Src/quadspi.c ****     PB0     ------> QUADSPI1_BK1_IO1
  79:Core/Src/quadspi.c ****     PB1     ------> QUADSPI1_BK1_IO0
  80:Core/Src/quadspi.c ****     */
  81:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
  82:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  85:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
  86:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  87:Core/Src/quadspi.c **** 
  88:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  89:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  90:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  92:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
  93:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  94:Core/Src/quadspi.c **** 
  95:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
  96:Core/Src/quadspi.c **** 
  97:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 1 */
  98:Core/Src/quadspi.c ****   }
  99:Core/Src/quadspi.c **** }
 119              		.loc 1 99 0
 120 0018 09B0     		add	sp, sp, #36
 121              	.LCFI3:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 12
 124              		@ sp needed
 125 001a 30BD     		pop	{r4, r5, pc}
 126              	.LVL4:
 127              	.L10:
 128              	.LCFI4:
 129              		.cfi_restore_state
 130              	.LBB2:
  69:Core/Src/quadspi.c **** 
ARM GAS  /tmp/cc4Eu9nV.s 			page 5


 131              		.loc 1 69 0
 132 001c 03F12043 		add	r3, r3, #-1610612736
 133 0020 03F50033 		add	r3, r3, #131072
 134 0024 1A6D     		ldr	r2, [r3, #80]
 135 0026 42F48072 		orr	r2, r2, #256
 136 002a 1A65     		str	r2, [r3, #80]
 137 002c 1A6D     		ldr	r2, [r3, #80]
 138 002e 02F48072 		and	r2, r2, #256
 139 0032 0092     		str	r2, [sp]
 140 0034 009A     		ldr	r2, [sp]
 141              	.LBE2:
 142              	.LBB3:
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 143              		.loc 1 71 0
 144 0036 DA6C     		ldr	r2, [r3, #76]
 145 0038 42F00102 		orr	r2, r2, #1
 146 003c DA64     		str	r2, [r3, #76]
 147 003e DA6C     		ldr	r2, [r3, #76]
 148 0040 02F00102 		and	r2, r2, #1
 149 0044 0192     		str	r2, [sp, #4]
 150 0046 019A     		ldr	r2, [sp, #4]
 151              	.LBE3:
 152              	.LBB4:
  72:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 153              		.loc 1 72 0
 154 0048 DA6C     		ldr	r2, [r3, #76]
 155 004a 42F00202 		orr	r2, r2, #2
 156 004e DA64     		str	r2, [r3, #76]
 157 0050 DB6C     		ldr	r3, [r3, #76]
 158 0052 03F00203 		and	r3, r3, #2
 159 0056 0293     		str	r3, [sp, #8]
 160 0058 029B     		ldr	r3, [sp, #8]
 161              	.LBE4:
  81:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 81 0
 163 005a CC23     		movs	r3, #204
 164 005c 0393     		str	r3, [sp, #12]
  82:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 82 0
 166 005e 0225     		movs	r5, #2
 167 0060 0495     		str	r5, [sp, #16]
  85:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 168              		.loc 1 85 0
 169 0062 0A24     		movs	r4, #10
 170 0064 0794     		str	r4, [sp, #28]
  86:Core/Src/quadspi.c **** 
 171              		.loc 1 86 0
 172 0066 03A9     		add	r1, sp, #12
 173 0068 4FF09040 		mov	r0, #1207959552
 174              	.LVL5:
 175 006c FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL6:
  88:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 88 0
 178 0070 0323     		movs	r3, #3
 179 0072 0393     		str	r3, [sp, #12]
  89:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc4Eu9nV.s 			page 6


 180              		.loc 1 89 0
 181 0074 0495     		str	r5, [sp, #16]
  90:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182              		.loc 1 90 0
 183 0076 0023     		movs	r3, #0
 184 0078 0593     		str	r3, [sp, #20]
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 185              		.loc 1 91 0
 186 007a 0693     		str	r3, [sp, #24]
  92:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187              		.loc 1 92 0
 188 007c 0794     		str	r4, [sp, #28]
  93:Core/Src/quadspi.c **** 
 189              		.loc 1 93 0
 190 007e 03A9     		add	r1, sp, #12
 191 0080 0248     		ldr	r0, .L11+4
 192 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL7:
 194              		.loc 1 99 0
 195 0086 C7E7     		b	.L7
 196              	.L12:
 197              		.align	2
 198              	.L11:
 199 0088 001000A0 		.word	-1610608640
 200 008c 00040048 		.word	1207960576
 201              		.cfi_endproc
 202              	.LFE330:
 204              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_QSPI_MspDeInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu fpv4-sp-d16
 212              	HAL_QSPI_MspDeInit:
 213              	.LFB331:
 100:Core/Src/quadspi.c **** 
 101:Core/Src/quadspi.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
 102:Core/Src/quadspi.c **** {
 214              		.loc 1 102 0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              	.LVL8:
 219 0000 08B5     		push	{r3, lr}
 220              	.LCFI5:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 3, -8
 223              		.cfi_offset 14, -4
 103:Core/Src/quadspi.c **** 
 104:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 224              		.loc 1 104 0
 225 0002 0268     		ldr	r2, [r0]
 226 0004 094B     		ldr	r3, .L17
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L16
 229              	.LVL9:
ARM GAS  /tmp/cc4Eu9nV.s 			page 7


 230              	.L13:
 105:Core/Src/quadspi.c ****   {
 106:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 107:Core/Src/quadspi.c **** 
 108:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 109:Core/Src/quadspi.c ****     /* Peripheral clock disable */
 110:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 111:Core/Src/quadspi.c **** 
 112:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 113:Core/Src/quadspi.c ****     PA2     ------> QUADSPI1_BK1_NCS
 114:Core/Src/quadspi.c ****     PA3     ------> QUADSPI1_CLK
 115:Core/Src/quadspi.c ****     PA6     ------> QUADSPI1_BK1_IO3
 116:Core/Src/quadspi.c ****     PA7     ------> QUADSPI1_BK1_IO2
 117:Core/Src/quadspi.c ****     PB0     ------> QUADSPI1_BK1_IO1
 118:Core/Src/quadspi.c ****     PB1     ------> QUADSPI1_BK1_IO0
 119:Core/Src/quadspi.c ****     */
 120:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7);
 121:Core/Src/quadspi.c **** 
 122:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 123:Core/Src/quadspi.c **** 
 124:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 125:Core/Src/quadspi.c **** 
 126:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 127:Core/Src/quadspi.c ****   }
 128:Core/Src/quadspi.c **** }
 231              		.loc 1 128 0
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL10:
 234              	.L16:
 110:Core/Src/quadspi.c **** 
 235              		.loc 1 110 0
 236 000c 084A     		ldr	r2, .L17+4
 237 000e 136D     		ldr	r3, [r2, #80]
 238 0010 23F48073 		bic	r3, r3, #256
 239 0014 1365     		str	r3, [r2, #80]
 120:Core/Src/quadspi.c **** 
 240              		.loc 1 120 0
 241 0016 CC21     		movs	r1, #204
 242 0018 4FF09040 		mov	r0, #1207959552
 243              	.LVL11:
 244 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 122:Core/Src/quadspi.c **** 
 246              		.loc 1 122 0
 247 0020 0321     		movs	r1, #3
 248 0022 0448     		ldr	r0, .L17+8
 249 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL13:
 251              		.loc 1 128 0
 252 0028 EFE7     		b	.L13
 253              	.L18:
 254 002a 00BF     		.align	2
 255              	.L17:
 256 002c 001000A0 		.word	-1610608640
 257 0030 00100240 		.word	1073876992
 258 0034 00040048 		.word	1207960576
 259              		.cfi_endproc
ARM GAS  /tmp/cc4Eu9nV.s 			page 8


 260              	.LFE331:
 262              		.comm	hqspi1,76,4
 263              		.text
 264              	.Letext0:
 265              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 266              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 267              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 268              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 269              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g484xx.h"
 270              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 271              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 272              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 273              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 274              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_qspi.h"
 275              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 276              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 277              		.file 14 "Core/Inc/quadspi.h"
 278              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/cc4Eu9nV.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 quadspi.c
     /tmp/cc4Eu9nV.s:18     .text.MX_QUADSPI1_Init:0000000000000000 $t
     /tmp/cc4Eu9nV.s:25     .text.MX_QUADSPI1_Init:0000000000000000 MX_QUADSPI1_Init
     /tmp/cc4Eu9nV.s:76     .text.MX_QUADSPI1_Init:000000000000002c $d
                            *COM*:000000000000004c hqspi1
     /tmp/cc4Eu9nV.s:82     .text.HAL_QSPI_MspInit:0000000000000000 $t
     /tmp/cc4Eu9nV.s:89     .text.HAL_QSPI_MspInit:0000000000000000 HAL_QSPI_MspInit
     /tmp/cc4Eu9nV.s:199    .text.HAL_QSPI_MspInit:0000000000000088 $d
     /tmp/cc4Eu9nV.s:205    .text.HAL_QSPI_MspDeInit:0000000000000000 $t
     /tmp/cc4Eu9nV.s:212    .text.HAL_QSPI_MspDeInit:0000000000000000 HAL_QSPI_MspDeInit
     /tmp/cc4Eu9nV.s:256    .text.HAL_QSPI_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_QSPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
