library verilog;
use verilog.vl_types.all;
entity EXTENSION is
    port(
        sign_ena        : in     vl_logic;
        sel             : in     vl_logic_vector(2 downto 0);
        imm_field       : in     vl_logic_vector(23 downto 0);
        ext_out         : out    vl_logic_vector(31 downto 0)
    );
end EXTENSION;
