#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56226c3224a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56226c40b1d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x56226c42eea0_0 .net "bflag", 0 0, v0x56226c42dca0_0;  1 drivers
v0x56226c42ef60_0 .var "funct", 5 0;
v0x56226c42f020_0 .net "hi", 31 0, v0x56226c42de40_0;  1 drivers
v0x56226c42f0c0_0 .var "imm", 15 0;
v0x56226c42f180_0 .var "imm_instr", 31 0;
v0x56226c42f260_0 .var "instword", 31 0;
v0x56226c42f320_0 .net "lo", 31 0, v0x56226c42e000_0;  1 drivers
v0x56226c42f3f0_0 .var "opA", 31 0;
v0x56226c42f490_0 .var "opB", 31 0;
v0x56226c42f550_0 .var "opcode", 5 0;
v0x56226c42f630_0 .net "result", 31 0, v0x56226c42e540_0;  1 drivers
v0x56226c42f720_0 .var "rs", 4 0;
v0x56226c42f7e0_0 .var "rt", 4 0;
v0x56226c42f8c0_0 .var "word", 31 6;
S_0x56226c3f89b0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x56226c40b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56226c407820_0 .net *"_ivl_10", 15 0, L_0x56226c43f420;  1 drivers
L_0x7f5cad3c6018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c40bf50_0 .net/2u *"_ivl_14", 15 0, L_0x7f5cad3c6018;  1 drivers
v0x56226c4111e0_0 .net *"_ivl_17", 15 0, L_0x56226c44f6d0;  1 drivers
v0x56226c411540_0 .net *"_ivl_5", 0 0, L_0x56226c43f030;  1 drivers
v0x56226c412830_0 .net *"_ivl_6", 15 0, L_0x56226c43f160;  1 drivers
v0x56226c4159e0_0 .net *"_ivl_9", 15 0, L_0x56226c43f380;  1 drivers
v0x56226c42dbc0_0 .net "addr_rt", 4 0, L_0x56226c44fa00;  1 drivers
v0x56226c42dca0_0 .var "b_flag", 0 0;
v0x56226c42dd60_0 .net "funct", 5 0, L_0x56226c43ef90;  1 drivers
v0x56226c42de40_0 .var "hi", 31 0;
v0x56226c42df20_0 .net "instructionword", 31 0, v0x56226c42f260_0;  1 drivers
v0x56226c42e000_0 .var "lo", 31 0;
v0x56226c42e0e0_0 .var "memaddroffset", 31 0;
v0x56226c42e1c0_0 .var "multresult", 63 0;
v0x56226c42e2a0_0 .net "op1", 31 0, v0x56226c42f3f0_0;  1 drivers
v0x56226c42e380_0 .net "op2", 31 0, v0x56226c42f490_0;  1 drivers
v0x56226c42e460_0 .net "opcode", 5 0, L_0x56226c43eea0;  1 drivers
v0x56226c42e540_0 .var "result", 31 0;
v0x56226c42e620_0 .net "shamt", 4 0, L_0x56226c44f900;  1 drivers
v0x56226c42e700_0 .net/s "sign_op1", 31 0, v0x56226c42f3f0_0;  alias, 1 drivers
v0x56226c42e7c0_0 .net/s "sign_op2", 31 0, v0x56226c42f490_0;  alias, 1 drivers
v0x56226c42e860_0 .net "simmediatedata", 31 0, L_0x56226c43f530;  1 drivers
v0x56226c42e920_0 .net "simmediatedatas", 31 0, L_0x56226c43f530;  alias, 1 drivers
v0x56226c42e9e0_0 .net "uimmediatedata", 31 0, L_0x56226c44f7c0;  1 drivers
v0x56226c42eaa0_0 .net "unsign_op1", 31 0, v0x56226c42f3f0_0;  alias, 1 drivers
v0x56226c42eb60_0 .net "unsign_op2", 31 0, v0x56226c42f490_0;  alias, 1 drivers
v0x56226c42ec70_0 .var "unsigned_result", 31 0;
E_0x56226c36cb30/0 .event anyedge, v0x56226c42e460_0, v0x56226c42dd60_0, v0x56226c42e380_0, v0x56226c42e620_0;
E_0x56226c36cb30/1 .event anyedge, v0x56226c42e2a0_0, v0x56226c42e1c0_0, v0x56226c42dbc0_0, v0x56226c42e860_0;
E_0x56226c36cb30/2 .event anyedge, v0x56226c42e9e0_0, v0x56226c42ec70_0;
E_0x56226c36cb30 .event/or E_0x56226c36cb30/0, E_0x56226c36cb30/1, E_0x56226c36cb30/2;
L_0x56226c43eea0 .part v0x56226c42f260_0, 26, 6;
L_0x56226c43ef90 .part v0x56226c42f260_0, 0, 6;
L_0x56226c43f030 .part v0x56226c42f260_0, 15, 1;
LS_0x56226c43f160_0_0 .concat [ 1 1 1 1], L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030;
LS_0x56226c43f160_0_4 .concat [ 1 1 1 1], L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030;
LS_0x56226c43f160_0_8 .concat [ 1 1 1 1], L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030;
LS_0x56226c43f160_0_12 .concat [ 1 1 1 1], L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030, L_0x56226c43f030;
L_0x56226c43f160 .concat [ 4 4 4 4], LS_0x56226c43f160_0_0, LS_0x56226c43f160_0_4, LS_0x56226c43f160_0_8, LS_0x56226c43f160_0_12;
L_0x56226c43f380 .part v0x56226c42f260_0, 0, 16;
L_0x56226c43f420 .concat [ 16 0 0 0], L_0x56226c43f380;
L_0x56226c43f530 .concat [ 16 16 0 0], L_0x56226c43f420, L_0x56226c43f160;
L_0x56226c44f6d0 .part v0x56226c42f260_0, 0, 16;
L_0x56226c44f7c0 .concat [ 16 16 0 0], L_0x56226c44f6d0, L_0x7f5cad3c6018;
L_0x56226c44f900 .part v0x56226c42f260_0, 6, 5;
L_0x56226c44fa00 .part v0x56226c42f260_0, 16, 5;
S_0x56226c3e5860 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5cad40f708 .functor BUFZ 1, C4<z>; HiZ drive
v0x56226c42f9a0_0 .net "clk", 0 0, o0x7f5cad40f708;  0 drivers
o0x7f5cad40f738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56226c42fa80_0 .net "data_address", 31 0, o0x7f5cad40f738;  0 drivers
o0x7f5cad40f768 .functor BUFZ 1, C4<z>; HiZ drive
v0x56226c42fb60_0 .net "data_read", 0 0, o0x7f5cad40f768;  0 drivers
v0x56226c42fc30_0 .var "data_readdata", 31 0;
o0x7f5cad40f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56226c42fd10_0 .net "data_write", 0 0, o0x7f5cad40f7c8;  0 drivers
o0x7f5cad40f7f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56226c42fdd0_0 .net "data_writedata", 31 0, o0x7f5cad40f7f8;  0 drivers
S_0x56226c3f81b0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5cad40f948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56226c42ff70_0 .net "instr_address", 31 0, o0x7f5cad40f948;  0 drivers
v0x56226c430070_0 .var "instr_readdata", 31 0;
S_0x56226c3f8580 .scope module, "lw_tb" "lw_tb" 7 1;
 .timescale 0 0;
v0x56226c43e420_0 .net "active", 0 0, L_0x56226c4595c0;  1 drivers
v0x56226c43e4e0_0 .var "clk", 0 0;
v0x56226c43e580_0 .var "clk_enable", 0 0;
v0x56226c43e670_0 .net "data_address", 31 0, L_0x56226c457190;  1 drivers
v0x56226c43e710_0 .var "data_address_wanted", 31 0;
v0x56226c43e800_0 .net "data_read", 0 0, L_0x56226c454d10;  1 drivers
v0x56226c43e8a0_0 .var "data_readdata", 31 0;
v0x56226c43e970_0 .net "data_write", 0 0, L_0x56226c454b30;  1 drivers
v0x56226c43ea40_0 .net "data_writedata", 31 0, L_0x56226c456e80;  1 drivers
v0x56226c43eba0_0 .net "instr_address", 31 0, L_0x56226c4584f0;  1 drivers
v0x56226c43ec70_0 .var "instr_readdata", 31 0;
v0x56226c43ed10_0 .net "register_v0", 31 0, L_0x56226c456e10;  1 drivers
v0x56226c43ee00_0 .var "reset", 0 0;
S_0x56226c40ae00 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x56226c3f8580;
 .timescale 0 0;
v0x56226c430240_0 .var "ex_imm", 31 0;
v0x56226c430340_0 .var "imm", 15 0;
v0x56226c430420_0 .var "imm_instr", 31 0;
v0x56226c4304e0_0 .var "opcode", 5 0;
v0x56226c4305c0_0 .var "rs", 4 0;
v0x56226c4306f0_0 .var "rt", 4 0;
E_0x56226c369e40 .event posedge, v0x56226c4329f0_0;
S_0x56226c4307d0 .scope module, "dut" "mips_cpu_harvard" 7 119, 8 1 0, S_0x56226c3f8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56226c407700 .functor OR 1, L_0x56226c4501c0, L_0x56226c450500, C4<0>, C4<0>;
L_0x56226c3cb650 .functor BUFZ 1, L_0x56226c44fd10, C4<0>, C4<0>, C4<0>;
L_0x56226c411420 .functor BUFZ 1, L_0x56226c44feb0, C4<0>, C4<0>, C4<0>;
L_0x56226c4126d0 .functor BUFZ 1, L_0x56226c44feb0, C4<0>, C4<0>, C4<0>;
L_0x56226c4509b0 .functor AND 1, L_0x56226c44fd10, L_0x56226c450dc0, C4<1>, C4<1>;
L_0x56226c415880 .functor OR 1, L_0x56226c4509b0, L_0x56226c450840, C4<0>, C4<0>;
L_0x56226c3a1d10 .functor OR 1, L_0x56226c415880, L_0x56226c450bd0, C4<0>, C4<0>;
L_0x56226c451060 .functor OR 1, L_0x56226c3a1d10, L_0x56226c4526c0, C4<0>, C4<0>;
L_0x56226c451170 .functor OR 1, L_0x56226c451060, L_0x56226c451f30, C4<0>, C4<0>;
L_0x56226c451230 .functor BUFZ 1, L_0x56226c44fff0, C4<0>, C4<0>, C4<0>;
L_0x56226c451e20 .functor AND 1, L_0x56226c451780, L_0x56226c451bf0, C4<1>, C4<1>;
L_0x56226c451f30 .functor OR 1, L_0x56226c451480, L_0x56226c451e20, C4<0>, C4<0>;
L_0x56226c4526c0 .functor AND 1, L_0x56226c4521f0, L_0x56226c4524a0, C4<1>, C4<1>;
L_0x56226c452e70 .functor OR 1, L_0x56226c452910, L_0x56226c452c30, C4<0>, C4<0>;
L_0x56226c452090 .functor OR 1, L_0x56226c4533e0, L_0x56226c4536e0, C4<0>, C4<0>;
L_0x56226c4535c0 .functor AND 1, L_0x56226c4530f0, L_0x56226c452090, C4<1>, C4<1>;
L_0x56226c453ee0 .functor OR 1, L_0x56226c453b70, L_0x56226c453df0, C4<0>, C4<0>;
L_0x56226c4541e0 .functor OR 1, L_0x56226c453ee0, L_0x56226c453ff0, C4<0>, C4<0>;
L_0x56226c454390 .functor AND 1, L_0x56226c44fd10, L_0x56226c4541e0, C4<1>, C4<1>;
L_0x56226c454540 .functor AND 1, L_0x56226c44fd10, L_0x56226c454450, C4<1>, C4<1>;
L_0x56226c454a70 .functor AND 1, L_0x56226c44fd10, L_0x56226c4542f0, C4<1>, C4<1>;
L_0x56226c454d10 .functor BUFZ 1, L_0x56226c411420, C4<0>, C4<0>, C4<0>;
L_0x56226c4559a0 .functor AND 1, L_0x56226c4595c0, L_0x56226c451170, C4<1>, C4<1>;
L_0x56226c455ab0 .functor OR 1, L_0x56226c451f30, L_0x56226c4526c0, C4<0>, C4<0>;
L_0x56226c456e80 .functor BUFZ 32, L_0x56226c456d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c456f40 .functor BUFZ 32, L_0x56226c455c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c457090 .functor BUFZ 32, L_0x56226c456d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c457190 .functor BUFZ 32, v0x56226c431a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c458190 .functor AND 1, v0x56226c43e580_0, L_0x56226c454390, C4<1>, C4<1>;
L_0x56226c458200 .functor AND 1, L_0x56226c458190, v0x56226c43b5b0_0, C4<1>, C4<1>;
L_0x56226c4584f0 .functor BUFZ 32, v0x56226c432ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c4595c0 .functor BUFZ 1, v0x56226c43b5b0_0, C4<0>, C4<0>, C4<0>;
L_0x56226c459740 .functor AND 1, v0x56226c43e580_0, v0x56226c43b5b0_0, C4<1>, C4<1>;
v0x56226c4358b0_0 .net *"_ivl_100", 31 0, L_0x56226c452100;  1 drivers
L_0x7f5cad3c64e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c4359b0_0 .net *"_ivl_103", 25 0, L_0x7f5cad3c64e0;  1 drivers
L_0x7f5cad3c6528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c435a90_0 .net/2u *"_ivl_104", 31 0, L_0x7f5cad3c6528;  1 drivers
v0x56226c435b50_0 .net *"_ivl_106", 0 0, L_0x56226c4521f0;  1 drivers
v0x56226c435c10_0 .net *"_ivl_109", 5 0, L_0x56226c452400;  1 drivers
L_0x7f5cad3c6570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56226c435cf0_0 .net/2u *"_ivl_110", 5 0, L_0x7f5cad3c6570;  1 drivers
v0x56226c435dd0_0 .net *"_ivl_112", 0 0, L_0x56226c4524a0;  1 drivers
v0x56226c435e90_0 .net *"_ivl_116", 31 0, L_0x56226c452820;  1 drivers
L_0x7f5cad3c65b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c435f70_0 .net *"_ivl_119", 25 0, L_0x7f5cad3c65b8;  1 drivers
L_0x7f5cad3c60f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56226c436050_0 .net/2u *"_ivl_12", 5 0, L_0x7f5cad3c60f0;  1 drivers
L_0x7f5cad3c6600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56226c436130_0 .net/2u *"_ivl_120", 31 0, L_0x7f5cad3c6600;  1 drivers
v0x56226c436210_0 .net *"_ivl_122", 0 0, L_0x56226c452910;  1 drivers
v0x56226c4362d0_0 .net *"_ivl_124", 31 0, L_0x56226c452b40;  1 drivers
L_0x7f5cad3c6648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c4363b0_0 .net *"_ivl_127", 25 0, L_0x7f5cad3c6648;  1 drivers
L_0x7f5cad3c6690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56226c436490_0 .net/2u *"_ivl_128", 31 0, L_0x7f5cad3c6690;  1 drivers
v0x56226c436570_0 .net *"_ivl_130", 0 0, L_0x56226c452c30;  1 drivers
v0x56226c436630_0 .net *"_ivl_134", 31 0, L_0x56226c453000;  1 drivers
L_0x7f5cad3c66d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c436820_0 .net *"_ivl_137", 25 0, L_0x7f5cad3c66d8;  1 drivers
L_0x7f5cad3c6720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c436900_0 .net/2u *"_ivl_138", 31 0, L_0x7f5cad3c6720;  1 drivers
v0x56226c4369e0_0 .net *"_ivl_140", 0 0, L_0x56226c4530f0;  1 drivers
v0x56226c436aa0_0 .net *"_ivl_143", 5 0, L_0x56226c453340;  1 drivers
L_0x7f5cad3c6768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56226c436b80_0 .net/2u *"_ivl_144", 5 0, L_0x7f5cad3c6768;  1 drivers
v0x56226c436c60_0 .net *"_ivl_146", 0 0, L_0x56226c4533e0;  1 drivers
v0x56226c436d20_0 .net *"_ivl_149", 5 0, L_0x56226c453640;  1 drivers
L_0x7f5cad3c67b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56226c436e00_0 .net/2u *"_ivl_150", 5 0, L_0x7f5cad3c67b0;  1 drivers
v0x56226c436ee0_0 .net *"_ivl_152", 0 0, L_0x56226c4536e0;  1 drivers
v0x56226c436fa0_0 .net *"_ivl_155", 0 0, L_0x56226c452090;  1 drivers
v0x56226c437060_0 .net *"_ivl_159", 1 0, L_0x56226c453a80;  1 drivers
L_0x7f5cad3c6138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56226c437140_0 .net/2u *"_ivl_16", 5 0, L_0x7f5cad3c6138;  1 drivers
L_0x7f5cad3c67f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56226c437220_0 .net/2u *"_ivl_160", 1 0, L_0x7f5cad3c67f8;  1 drivers
v0x56226c437300_0 .net *"_ivl_162", 0 0, L_0x56226c453b70;  1 drivers
L_0x7f5cad3c6840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56226c4373c0_0 .net/2u *"_ivl_164", 5 0, L_0x7f5cad3c6840;  1 drivers
v0x56226c4374a0_0 .net *"_ivl_166", 0 0, L_0x56226c453df0;  1 drivers
v0x56226c437560_0 .net *"_ivl_169", 0 0, L_0x56226c453ee0;  1 drivers
L_0x7f5cad3c6888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56226c437620_0 .net/2u *"_ivl_170", 5 0, L_0x7f5cad3c6888;  1 drivers
v0x56226c437700_0 .net *"_ivl_172", 0 0, L_0x56226c453ff0;  1 drivers
v0x56226c4377c0_0 .net *"_ivl_175", 0 0, L_0x56226c4541e0;  1 drivers
L_0x7f5cad3c68d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56226c437880_0 .net/2u *"_ivl_178", 5 0, L_0x7f5cad3c68d0;  1 drivers
v0x56226c437960_0 .net *"_ivl_180", 0 0, L_0x56226c454450;  1 drivers
L_0x7f5cad3c6918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56226c437a20_0 .net/2u *"_ivl_184", 5 0, L_0x7f5cad3c6918;  1 drivers
v0x56226c437b00_0 .net *"_ivl_186", 0 0, L_0x56226c4542f0;  1 drivers
L_0x7f5cad3c6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56226c437bc0_0 .net/2u *"_ivl_190", 0 0, L_0x7f5cad3c6960;  1 drivers
v0x56226c437ca0_0 .net *"_ivl_20", 31 0, L_0x56226c4500d0;  1 drivers
L_0x7f5cad3c69a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56226c437d80_0 .net/2u *"_ivl_200", 4 0, L_0x7f5cad3c69a8;  1 drivers
v0x56226c437e60_0 .net *"_ivl_203", 4 0, L_0x56226c455230;  1 drivers
v0x56226c437f40_0 .net *"_ivl_205", 4 0, L_0x56226c455450;  1 drivers
v0x56226c438020_0 .net *"_ivl_206", 4 0, L_0x56226c4554f0;  1 drivers
v0x56226c438100_0 .net *"_ivl_213", 0 0, L_0x56226c455ab0;  1 drivers
L_0x7f5cad3c69f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56226c4381c0_0 .net/2u *"_ivl_214", 31 0, L_0x7f5cad3c69f0;  1 drivers
v0x56226c4382a0_0 .net *"_ivl_216", 31 0, L_0x56226c455bf0;  1 drivers
v0x56226c438380_0 .net *"_ivl_218", 31 0, L_0x56226c455ea0;  1 drivers
v0x56226c438460_0 .net *"_ivl_220", 31 0, L_0x56226c456030;  1 drivers
v0x56226c438540_0 .net *"_ivl_222", 31 0, L_0x56226c456370;  1 drivers
L_0x7f5cad3c6180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c438620_0 .net *"_ivl_23", 25 0, L_0x7f5cad3c6180;  1 drivers
v0x56226c438700_0 .net *"_ivl_235", 0 0, L_0x56226c458190;  1 drivers
L_0x7f5cad3c6b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56226c4387c0_0 .net/2u *"_ivl_238", 31 0, L_0x7f5cad3c6b10;  1 drivers
L_0x7f5cad3c61c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56226c4388a0_0 .net/2u *"_ivl_24", 31 0, L_0x7f5cad3c61c8;  1 drivers
v0x56226c438980_0 .net *"_ivl_243", 15 0, L_0x56226c458650;  1 drivers
v0x56226c438a60_0 .net *"_ivl_244", 17 0, L_0x56226c4588c0;  1 drivers
L_0x7f5cad3c6b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226c438b40_0 .net *"_ivl_247", 1 0, L_0x7f5cad3c6b58;  1 drivers
v0x56226c438c20_0 .net *"_ivl_250", 15 0, L_0x56226c458a00;  1 drivers
L_0x7f5cad3c6ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226c438d00_0 .net *"_ivl_252", 1 0, L_0x7f5cad3c6ba0;  1 drivers
v0x56226c438de0_0 .net *"_ivl_255", 0 0, L_0x56226c458e10;  1 drivers
L_0x7f5cad3c6be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56226c438ec0_0 .net/2u *"_ivl_256", 13 0, L_0x7f5cad3c6be8;  1 drivers
L_0x7f5cad3c6c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c438fa0_0 .net/2u *"_ivl_258", 13 0, L_0x7f5cad3c6c30;  1 drivers
v0x56226c439490_0 .net *"_ivl_26", 0 0, L_0x56226c4501c0;  1 drivers
v0x56226c439550_0 .net *"_ivl_260", 13 0, L_0x56226c4590f0;  1 drivers
v0x56226c439630_0 .net *"_ivl_28", 31 0, L_0x56226c450380;  1 drivers
L_0x7f5cad3c6210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c439710_0 .net *"_ivl_31", 25 0, L_0x7f5cad3c6210;  1 drivers
L_0x7f5cad3c6258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56226c4397f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f5cad3c6258;  1 drivers
v0x56226c4398d0_0 .net *"_ivl_34", 0 0, L_0x56226c450500;  1 drivers
v0x56226c439990_0 .net *"_ivl_4", 31 0, L_0x56226c44fbe0;  1 drivers
v0x56226c439a70_0 .net *"_ivl_45", 2 0, L_0x56226c4507a0;  1 drivers
L_0x7f5cad3c62a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56226c439b50_0 .net/2u *"_ivl_46", 2 0, L_0x7f5cad3c62a0;  1 drivers
v0x56226c439c30_0 .net *"_ivl_51", 2 0, L_0x56226c450a20;  1 drivers
L_0x7f5cad3c62e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56226c439d10_0 .net/2u *"_ivl_52", 2 0, L_0x7f5cad3c62e8;  1 drivers
v0x56226c439df0_0 .net *"_ivl_57", 0 0, L_0x56226c450dc0;  1 drivers
v0x56226c439eb0_0 .net *"_ivl_59", 0 0, L_0x56226c4509b0;  1 drivers
v0x56226c439f70_0 .net *"_ivl_61", 0 0, L_0x56226c415880;  1 drivers
v0x56226c43a030_0 .net *"_ivl_63", 0 0, L_0x56226c3a1d10;  1 drivers
v0x56226c43a0f0_0 .net *"_ivl_65", 0 0, L_0x56226c451060;  1 drivers
L_0x7f5cad3c6060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c43a1b0_0 .net *"_ivl_7", 25 0, L_0x7f5cad3c6060;  1 drivers
v0x56226c43a290_0 .net *"_ivl_70", 31 0, L_0x56226c451350;  1 drivers
L_0x7f5cad3c6330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c43a370_0 .net *"_ivl_73", 25 0, L_0x7f5cad3c6330;  1 drivers
L_0x7f5cad3c6378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56226c43a450_0 .net/2u *"_ivl_74", 31 0, L_0x7f5cad3c6378;  1 drivers
v0x56226c43a530_0 .net *"_ivl_76", 0 0, L_0x56226c451480;  1 drivers
v0x56226c43a5f0_0 .net *"_ivl_78", 31 0, L_0x56226c4515f0;  1 drivers
L_0x7f5cad3c60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c43a6d0_0 .net/2u *"_ivl_8", 31 0, L_0x7f5cad3c60a8;  1 drivers
L_0x7f5cad3c63c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c43a7b0_0 .net *"_ivl_81", 25 0, L_0x7f5cad3c63c0;  1 drivers
L_0x7f5cad3c6408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56226c43a890_0 .net/2u *"_ivl_82", 31 0, L_0x7f5cad3c6408;  1 drivers
v0x56226c43a970_0 .net *"_ivl_84", 0 0, L_0x56226c451780;  1 drivers
v0x56226c43aa30_0 .net *"_ivl_87", 0 0, L_0x56226c4518f0;  1 drivers
v0x56226c43ab10_0 .net *"_ivl_88", 31 0, L_0x56226c451690;  1 drivers
L_0x7f5cad3c6450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c43abf0_0 .net *"_ivl_91", 30 0, L_0x7f5cad3c6450;  1 drivers
L_0x7f5cad3c6498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56226c43acd0_0 .net/2u *"_ivl_92", 31 0, L_0x7f5cad3c6498;  1 drivers
v0x56226c43adb0_0 .net *"_ivl_94", 0 0, L_0x56226c451bf0;  1 drivers
v0x56226c43ae70_0 .net *"_ivl_97", 0 0, L_0x56226c451e20;  1 drivers
v0x56226c43af30_0 .net "active", 0 0, L_0x56226c4595c0;  alias, 1 drivers
v0x56226c43aff0_0 .net "alu_op1", 31 0, L_0x56226c456f40;  1 drivers
v0x56226c43b0b0_0 .net "alu_op2", 31 0, L_0x56226c457090;  1 drivers
v0x56226c43b170_0 .net "alui_instr", 0 0, L_0x56226c450840;  1 drivers
v0x56226c43b230_0 .net "b_flag", 0 0, v0x56226c431550_0;  1 drivers
v0x56226c43b2d0_0 .net "b_imm", 17 0, L_0x56226c458cd0;  1 drivers
v0x56226c43b390_0 .net "b_offset", 31 0, L_0x56226c459280;  1 drivers
v0x56226c43b470_0 .net "clk", 0 0, v0x56226c43e4e0_0;  1 drivers
v0x56226c43b510_0 .net "clk_enable", 0 0, v0x56226c43e580_0;  1 drivers
v0x56226c43b5b0_0 .var "cpu_active", 0 0;
v0x56226c43b650_0 .net "curr_addr", 31 0, v0x56226c432ab0_0;  1 drivers
v0x56226c43b740_0 .net "curr_addr_p4", 31 0, L_0x56226c458450;  1 drivers
v0x56226c43b800_0 .net "data_address", 31 0, L_0x56226c457190;  alias, 1 drivers
v0x56226c43b8e0_0 .net "data_read", 0 0, L_0x56226c454d10;  alias, 1 drivers
v0x56226c43b9a0_0 .net "data_readdata", 31 0, v0x56226c43e8a0_0;  1 drivers
v0x56226c43ba80_0 .net "data_write", 0 0, L_0x56226c454b30;  alias, 1 drivers
v0x56226c43bb40_0 .net "data_writedata", 31 0, L_0x56226c456e80;  alias, 1 drivers
v0x56226c43bc20_0 .net "funct_code", 5 0, L_0x56226c44fb40;  1 drivers
v0x56226c43bd00_0 .net "hi_out", 31 0, v0x56226c4331a0_0;  1 drivers
v0x56226c43bdf0_0 .net "hl_reg_enable", 0 0, L_0x56226c458200;  1 drivers
v0x56226c43be90_0 .net "instr_address", 31 0, L_0x56226c4584f0;  alias, 1 drivers
v0x56226c43bf50_0 .net "instr_opcode", 5 0, L_0x56226c44faa0;  1 drivers
v0x56226c43c030_0 .net "instr_readdata", 31 0, v0x56226c43ec70_0;  1 drivers
v0x56226c43c0f0_0 .net "j_imm", 0 0, L_0x56226c452e70;  1 drivers
v0x56226c43c190_0 .net "j_reg", 0 0, L_0x56226c4535c0;  1 drivers
v0x56226c43c250_0 .net "l_type", 0 0, L_0x56226c450bd0;  1 drivers
v0x56226c43c310_0 .net "link_const", 0 0, L_0x56226c451f30;  1 drivers
v0x56226c43c3d0_0 .net "link_reg", 0 0, L_0x56226c4526c0;  1 drivers
v0x56226c43c490_0 .net "lo_out", 31 0, v0x56226c4339f0_0;  1 drivers
v0x56226c43c580_0 .net "lw", 0 0, L_0x56226c44feb0;  1 drivers
v0x56226c43c620_0 .net "mem_read", 0 0, L_0x56226c411420;  1 drivers
v0x56226c43c6e0_0 .net "mem_to_reg", 0 0, L_0x56226c4126d0;  1 drivers
v0x56226c43cfb0_0 .net "mem_write", 0 0, L_0x56226c451230;  1 drivers
v0x56226c43d070_0 .net "memaddroffset", 31 0, v0x56226c431a20_0;  1 drivers
v0x56226c43d160_0 .net "mfhi", 0 0, L_0x56226c454540;  1 drivers
v0x56226c43d200_0 .net "mflo", 0 0, L_0x56226c454a70;  1 drivers
v0x56226c43d2c0_0 .net "movefrom", 0 0, L_0x56226c407700;  1 drivers
v0x56226c43d380_0 .net "muldiv", 0 0, L_0x56226c454390;  1 drivers
v0x56226c43d440_0 .var "next_instr_addr", 31 0;
v0x56226c43d530_0 .net "pc_enable", 0 0, L_0x56226c459740;  1 drivers
v0x56226c43d600_0 .net "r_format", 0 0, L_0x56226c44fd10;  1 drivers
v0x56226c43d6a0_0 .net "reg_a_read_data", 31 0, L_0x56226c455c90;  1 drivers
v0x56226c43d770_0 .net "reg_a_read_index", 4 0, L_0x56226c454ee0;  1 drivers
v0x56226c43d840_0 .net "reg_b_read_data", 31 0, L_0x56226c456d00;  1 drivers
v0x56226c43d910_0 .net "reg_b_read_index", 4 0, L_0x56226c455140;  1 drivers
v0x56226c43d9e0_0 .net "reg_dst", 0 0, L_0x56226c3cb650;  1 drivers
v0x56226c43da80_0 .net "reg_write", 0 0, L_0x56226c451170;  1 drivers
v0x56226c43db40_0 .net "reg_write_data", 31 0, L_0x56226c456500;  1 drivers
v0x56226c43dc30_0 .net "reg_write_enable", 0 0, L_0x56226c4559a0;  1 drivers
v0x56226c43dd00_0 .net "reg_write_index", 4 0, L_0x56226c455810;  1 drivers
v0x56226c43ddd0_0 .net "register_v0", 31 0, L_0x56226c456e10;  alias, 1 drivers
v0x56226c43dea0_0 .net "reset", 0 0, v0x56226c43ee00_0;  1 drivers
v0x56226c43dfd0_0 .net "result", 31 0, v0x56226c431e80_0;  1 drivers
v0x56226c43e0a0_0 .net "result_hi", 31 0, v0x56226c431780_0;  1 drivers
v0x56226c43e140_0 .net "result_lo", 31 0, v0x56226c431940_0;  1 drivers
v0x56226c43e1e0_0 .net "sw", 0 0, L_0x56226c44fff0;  1 drivers
E_0x56226c36ba80/0 .event anyedge, v0x56226c431550_0, v0x56226c43b740_0, v0x56226c43b390_0, v0x56226c43c0f0_0;
E_0x56226c36ba80/1 .event anyedge, v0x56226c431860_0, v0x56226c43c190_0, v0x56226c4348f0_0;
E_0x56226c36ba80 .event/or E_0x56226c36ba80/0, E_0x56226c36ba80/1;
L_0x56226c44faa0 .part v0x56226c43ec70_0, 26, 6;
L_0x56226c44fb40 .part v0x56226c43ec70_0, 0, 6;
L_0x56226c44fbe0 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c6060;
L_0x56226c44fd10 .cmp/eq 32, L_0x56226c44fbe0, L_0x7f5cad3c60a8;
L_0x56226c44feb0 .cmp/eq 6, L_0x56226c44faa0, L_0x7f5cad3c60f0;
L_0x56226c44fff0 .cmp/eq 6, L_0x56226c44faa0, L_0x7f5cad3c6138;
L_0x56226c4500d0 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c6180;
L_0x56226c4501c0 .cmp/eq 32, L_0x56226c4500d0, L_0x7f5cad3c61c8;
L_0x56226c450380 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c6210;
L_0x56226c450500 .cmp/eq 32, L_0x56226c450380, L_0x7f5cad3c6258;
L_0x56226c4507a0 .part L_0x56226c44faa0, 3, 3;
L_0x56226c450840 .cmp/eq 3, L_0x56226c4507a0, L_0x7f5cad3c62a0;
L_0x56226c450a20 .part L_0x56226c44faa0, 3, 3;
L_0x56226c450bd0 .cmp/eq 3, L_0x56226c450a20, L_0x7f5cad3c62e8;
L_0x56226c450dc0 .reduce/nor L_0x56226c454390;
L_0x56226c451350 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c6330;
L_0x56226c451480 .cmp/eq 32, L_0x56226c451350, L_0x7f5cad3c6378;
L_0x56226c4515f0 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c63c0;
L_0x56226c451780 .cmp/eq 32, L_0x56226c4515f0, L_0x7f5cad3c6408;
L_0x56226c4518f0 .part v0x56226c43ec70_0, 20, 1;
L_0x56226c451690 .concat [ 1 31 0 0], L_0x56226c4518f0, L_0x7f5cad3c6450;
L_0x56226c451bf0 .cmp/eq 32, L_0x56226c451690, L_0x7f5cad3c6498;
L_0x56226c452100 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c64e0;
L_0x56226c4521f0 .cmp/eq 32, L_0x56226c452100, L_0x7f5cad3c6528;
L_0x56226c452400 .part v0x56226c43ec70_0, 0, 6;
L_0x56226c4524a0 .cmp/eq 6, L_0x56226c452400, L_0x7f5cad3c6570;
L_0x56226c452820 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c65b8;
L_0x56226c452910 .cmp/eq 32, L_0x56226c452820, L_0x7f5cad3c6600;
L_0x56226c452b40 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c6648;
L_0x56226c452c30 .cmp/eq 32, L_0x56226c452b40, L_0x7f5cad3c6690;
L_0x56226c453000 .concat [ 6 26 0 0], L_0x56226c44faa0, L_0x7f5cad3c66d8;
L_0x56226c4530f0 .cmp/eq 32, L_0x56226c453000, L_0x7f5cad3c6720;
L_0x56226c453340 .part v0x56226c43ec70_0, 0, 6;
L_0x56226c4533e0 .cmp/eq 6, L_0x56226c453340, L_0x7f5cad3c6768;
L_0x56226c453640 .part v0x56226c43ec70_0, 0, 6;
L_0x56226c4536e0 .cmp/eq 6, L_0x56226c453640, L_0x7f5cad3c67b0;
L_0x56226c453a80 .part L_0x56226c44fb40, 3, 2;
L_0x56226c453b70 .cmp/eq 2, L_0x56226c453a80, L_0x7f5cad3c67f8;
L_0x56226c453df0 .cmp/eq 6, L_0x56226c44fb40, L_0x7f5cad3c6840;
L_0x56226c453ff0 .cmp/eq 6, L_0x56226c44fb40, L_0x7f5cad3c6888;
L_0x56226c454450 .cmp/eq 6, L_0x56226c44fb40, L_0x7f5cad3c68d0;
L_0x56226c4542f0 .cmp/eq 6, L_0x56226c44fb40, L_0x7f5cad3c6918;
L_0x56226c454b30 .functor MUXZ 1, L_0x7f5cad3c6960, L_0x56226c451230, L_0x56226c4595c0, C4<>;
L_0x56226c454ee0 .part v0x56226c43ec70_0, 21, 5;
L_0x56226c455140 .part v0x56226c43ec70_0, 16, 5;
L_0x56226c455230 .part v0x56226c43ec70_0, 11, 5;
L_0x56226c455450 .part v0x56226c43ec70_0, 16, 5;
L_0x56226c4554f0 .functor MUXZ 5, L_0x56226c455450, L_0x56226c455230, L_0x56226c3cb650, C4<>;
L_0x56226c455810 .functor MUXZ 5, L_0x56226c4554f0, L_0x7f5cad3c69a8, L_0x56226c451f30, C4<>;
L_0x56226c455bf0 .arith/sum 32, L_0x56226c458450, L_0x7f5cad3c69f0;
L_0x56226c455ea0 .functor MUXZ 32, v0x56226c431e80_0, v0x56226c43e8a0_0, L_0x56226c4126d0, C4<>;
L_0x56226c456030 .functor MUXZ 32, L_0x56226c455ea0, v0x56226c4339f0_0, L_0x56226c454a70, C4<>;
L_0x56226c456370 .functor MUXZ 32, L_0x56226c456030, v0x56226c4331a0_0, L_0x56226c454540, C4<>;
L_0x56226c456500 .functor MUXZ 32, L_0x56226c456370, L_0x56226c455bf0, L_0x56226c455ab0, C4<>;
L_0x56226c458450 .arith/sum 32, v0x56226c432ab0_0, L_0x7f5cad3c6b10;
L_0x56226c458650 .part v0x56226c43ec70_0, 0, 16;
L_0x56226c4588c0 .concat [ 16 2 0 0], L_0x56226c458650, L_0x7f5cad3c6b58;
L_0x56226c458a00 .part L_0x56226c4588c0, 0, 16;
L_0x56226c458cd0 .concat [ 2 16 0 0], L_0x7f5cad3c6ba0, L_0x56226c458a00;
L_0x56226c458e10 .part L_0x56226c458cd0, 17, 1;
L_0x56226c4590f0 .functor MUXZ 14, L_0x7f5cad3c6c30, L_0x7f5cad3c6be8, L_0x56226c458e10, C4<>;
L_0x56226c459280 .concat [ 18 14 0 0], L_0x56226c458cd0, L_0x56226c4590f0;
S_0x56226c430b40 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x56226c4307d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56226c430ee0_0 .net *"_ivl_10", 15 0, L_0x56226c457b50;  1 drivers
L_0x7f5cad3c6ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56226c430fe0_0 .net/2u *"_ivl_14", 15 0, L_0x7f5cad3c6ac8;  1 drivers
v0x56226c4310c0_0 .net *"_ivl_17", 15 0, L_0x56226c457dc0;  1 drivers
v0x56226c431180_0 .net *"_ivl_5", 0 0, L_0x56226c457430;  1 drivers
v0x56226c431260_0 .net *"_ivl_6", 15 0, L_0x56226c4574d0;  1 drivers
v0x56226c431390_0 .net *"_ivl_9", 15 0, L_0x56226c4578a0;  1 drivers
v0x56226c431470_0 .net "addr_rt", 4 0, L_0x56226c4580f0;  1 drivers
v0x56226c431550_0 .var "b_flag", 0 0;
v0x56226c431610_0 .net "funct", 5 0, L_0x56226c457390;  1 drivers
v0x56226c431780_0 .var "hi", 31 0;
v0x56226c431860_0 .net "instructionword", 31 0, v0x56226c43ec70_0;  alias, 1 drivers
v0x56226c431940_0 .var "lo", 31 0;
v0x56226c431a20_0 .var "memaddroffset", 31 0;
v0x56226c431b00_0 .var "multresult", 63 0;
v0x56226c431be0_0 .net "op1", 31 0, L_0x56226c456f40;  alias, 1 drivers
v0x56226c431cc0_0 .net "op2", 31 0, L_0x56226c457090;  alias, 1 drivers
v0x56226c431da0_0 .net "opcode", 5 0, L_0x56226c4572f0;  1 drivers
v0x56226c431e80_0 .var "result", 31 0;
v0x56226c431f60_0 .net "shamt", 4 0, L_0x56226c457ff0;  1 drivers
v0x56226c432040_0 .net/s "sign_op1", 31 0, L_0x56226c456f40;  alias, 1 drivers
v0x56226c432100_0 .net/s "sign_op2", 31 0, L_0x56226c457090;  alias, 1 drivers
v0x56226c4321d0_0 .net "simmediatedata", 31 0, L_0x56226c457c30;  1 drivers
v0x56226c432290_0 .net "simmediatedatas", 31 0, L_0x56226c457c30;  alias, 1 drivers
v0x56226c432380_0 .net "uimmediatedata", 31 0, L_0x56226c457eb0;  1 drivers
v0x56226c432440_0 .net "unsign_op1", 31 0, L_0x56226c456f40;  alias, 1 drivers
v0x56226c432500_0 .net "unsign_op2", 31 0, L_0x56226c457090;  alias, 1 drivers
v0x56226c432610_0 .var "unsigned_result", 31 0;
E_0x56226c344730/0 .event anyedge, v0x56226c431da0_0, v0x56226c431610_0, v0x56226c431cc0_0, v0x56226c431f60_0;
E_0x56226c344730/1 .event anyedge, v0x56226c431be0_0, v0x56226c431b00_0, v0x56226c431470_0, v0x56226c4321d0_0;
E_0x56226c344730/2 .event anyedge, v0x56226c432380_0, v0x56226c432610_0;
E_0x56226c344730 .event/or E_0x56226c344730/0, E_0x56226c344730/1, E_0x56226c344730/2;
L_0x56226c4572f0 .part v0x56226c43ec70_0, 26, 6;
L_0x56226c457390 .part v0x56226c43ec70_0, 0, 6;
L_0x56226c457430 .part v0x56226c43ec70_0, 15, 1;
LS_0x56226c4574d0_0_0 .concat [ 1 1 1 1], L_0x56226c457430, L_0x56226c457430, L_0x56226c457430, L_0x56226c457430;
LS_0x56226c4574d0_0_4 .concat [ 1 1 1 1], L_0x56226c457430, L_0x56226c457430, L_0x56226c457430, L_0x56226c457430;
LS_0x56226c4574d0_0_8 .concat [ 1 1 1 1], L_0x56226c457430, L_0x56226c457430, L_0x56226c457430, L_0x56226c457430;
LS_0x56226c4574d0_0_12 .concat [ 1 1 1 1], L_0x56226c457430, L_0x56226c457430, L_0x56226c457430, L_0x56226c457430;
L_0x56226c4574d0 .concat [ 4 4 4 4], LS_0x56226c4574d0_0_0, LS_0x56226c4574d0_0_4, LS_0x56226c4574d0_0_8, LS_0x56226c4574d0_0_12;
L_0x56226c4578a0 .part v0x56226c43ec70_0, 0, 16;
L_0x56226c457b50 .concat [ 16 0 0 0], L_0x56226c4578a0;
L_0x56226c457c30 .concat [ 16 16 0 0], L_0x56226c457b50, L_0x56226c4574d0;
L_0x56226c457dc0 .part v0x56226c43ec70_0, 0, 16;
L_0x56226c457eb0 .concat [ 16 16 0 0], L_0x56226c457dc0, L_0x7f5cad3c6ac8;
L_0x56226c457ff0 .part v0x56226c43ec70_0, 6, 5;
L_0x56226c4580f0 .part v0x56226c43ec70_0, 16, 5;
S_0x56226c432840 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x56226c4307d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56226c4329f0_0 .net "clk", 0 0, v0x56226c43e4e0_0;  alias, 1 drivers
v0x56226c432ab0_0 .var "curr_addr", 31 0;
v0x56226c432b90_0 .net "enable", 0 0, L_0x56226c459740;  alias, 1 drivers
v0x56226c432c30_0 .net "next_addr", 31 0, v0x56226c43d440_0;  1 drivers
v0x56226c432d10_0 .net "reset", 0 0, v0x56226c43ee00_0;  alias, 1 drivers
S_0x56226c432ec0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x56226c4307d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56226c4330d0_0 .net "clk", 0 0, v0x56226c43e4e0_0;  alias, 1 drivers
v0x56226c4331a0_0 .var "data", 31 0;
v0x56226c433260_0 .net "data_in", 31 0, v0x56226c431780_0;  alias, 1 drivers
v0x56226c433360_0 .net "data_out", 31 0, v0x56226c4331a0_0;  alias, 1 drivers
v0x56226c433420_0 .net "enable", 0 0, L_0x56226c458200;  alias, 1 drivers
v0x56226c433530_0 .net "reset", 0 0, v0x56226c43ee00_0;  alias, 1 drivers
S_0x56226c433680 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x56226c4307d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56226c4338e0_0 .net "clk", 0 0, v0x56226c43e4e0_0;  alias, 1 drivers
v0x56226c4339f0_0 .var "data", 31 0;
v0x56226c433ad0_0 .net "data_in", 31 0, v0x56226c431940_0;  alias, 1 drivers
v0x56226c433ba0_0 .net "data_out", 31 0, v0x56226c4339f0_0;  alias, 1 drivers
v0x56226c433c60_0 .net "enable", 0 0, L_0x56226c458200;  alias, 1 drivers
v0x56226c433d50_0 .net "reset", 0 0, v0x56226c43ee00_0;  alias, 1 drivers
S_0x56226c433ec0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x56226c4307d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56226c455c90 .functor BUFZ 32, L_0x56226c4568a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56226c456d00 .functor BUFZ 32, L_0x56226c456b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56226c434d50_2 .array/port v0x56226c434d50, 2;
L_0x56226c456e10 .functor BUFZ 32, v0x56226c434d50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56226c434200_0 .net *"_ivl_0", 31 0, L_0x56226c4568a0;  1 drivers
v0x56226c434300_0 .net *"_ivl_10", 6 0, L_0x56226c456bc0;  1 drivers
L_0x7f5cad3c6a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226c4343e0_0 .net *"_ivl_13", 1 0, L_0x7f5cad3c6a80;  1 drivers
v0x56226c4344a0_0 .net *"_ivl_2", 6 0, L_0x56226c456940;  1 drivers
L_0x7f5cad3c6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226c434580_0 .net *"_ivl_5", 1 0, L_0x7f5cad3c6a38;  1 drivers
v0x56226c4346b0_0 .net *"_ivl_8", 31 0, L_0x56226c456b20;  1 drivers
v0x56226c434790_0 .net "r_clk", 0 0, v0x56226c43e4e0_0;  alias, 1 drivers
v0x56226c434830_0 .net "r_clk_enable", 0 0, v0x56226c43e580_0;  alias, 1 drivers
v0x56226c4348f0_0 .net "read_data1", 31 0, L_0x56226c455c90;  alias, 1 drivers
v0x56226c4349d0_0 .net "read_data2", 31 0, L_0x56226c456d00;  alias, 1 drivers
v0x56226c434ab0_0 .net "read_reg1", 4 0, L_0x56226c454ee0;  alias, 1 drivers
v0x56226c434b90_0 .net "read_reg2", 4 0, L_0x56226c455140;  alias, 1 drivers
v0x56226c434c70_0 .net "register_v0", 31 0, L_0x56226c456e10;  alias, 1 drivers
v0x56226c434d50 .array "registers", 0 31, 31 0;
v0x56226c435320_0 .net "reset", 0 0, v0x56226c43ee00_0;  alias, 1 drivers
v0x56226c4353c0_0 .net "write_control", 0 0, L_0x56226c4559a0;  alias, 1 drivers
v0x56226c435480_0 .net "write_data", 31 0, L_0x56226c456500;  alias, 1 drivers
v0x56226c435670_0 .net "write_reg", 4 0, L_0x56226c455810;  alias, 1 drivers
L_0x56226c4568a0 .array/port v0x56226c434d50, L_0x56226c456940;
L_0x56226c456940 .concat [ 5 2 0 0], L_0x56226c454ee0, L_0x7f5cad3c6a38;
L_0x56226c456b20 .array/port v0x56226c434d50, L_0x56226c456bc0;
L_0x56226c456bc0 .concat [ 5 2 0 0], L_0x56226c455140, L_0x7f5cad3c6a80;
    .scope S_0x56226c3f89b0;
T_0 ;
    %wait E_0x56226c36cb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %load/vec4 v0x56226c42e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x56226c42dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x56226c42e7c0_0;
    %ix/getv 4, v0x56226c42e620_0;
    %shiftl 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x56226c42e7c0_0;
    %ix/getv 4, v0x56226c42e620_0;
    %shiftr 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x56226c42e7c0_0;
    %ix/getv 4, v0x56226c42e620_0;
    %shiftr/s 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x56226c42e7c0_0;
    %load/vec4 v0x56226c42eaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x56226c42e7c0_0;
    %load/vec4 v0x56226c42eaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x56226c42e7c0_0;
    %load/vec4 v0x56226c42eaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x56226c42e700_0;
    %pad/s 64;
    %load/vec4 v0x56226c42e7c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56226c42e1c0_0, 0, 64;
    %load/vec4 v0x56226c42e1c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56226c42de40_0, 0, 32;
    %load/vec4 v0x56226c42e1c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56226c42e000_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x56226c42eaa0_0;
    %pad/u 64;
    %load/vec4 v0x56226c42eb60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56226c42e1c0_0, 0, 64;
    %load/vec4 v0x56226c42e1c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56226c42de40_0, 0, 32;
    %load/vec4 v0x56226c42e1c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56226c42e000_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e7c0_0;
    %mod/s;
    %store/vec4 v0x56226c42de40_0, 0, 32;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e7c0_0;
    %div/s;
    %store/vec4 v0x56226c42e000_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %mod;
    %store/vec4 v0x56226c42de40_0, 0, 32;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %div;
    %store/vec4 v0x56226c42e000_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x56226c42e2a0_0;
    %store/vec4 v0x56226c42de40_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x56226c42e2a0_0;
    %store/vec4 v0x56226c42e000_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e7c0_0;
    %add;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %add;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %sub;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %and;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %or;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %xor;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %or;
    %inv;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e7c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42eb60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x56226c42dbc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e7c0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e380_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x56226c42e700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c42dca0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42e920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42e9e0_0;
    %and;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42e9e0_0;
    %or;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x56226c42eaa0_0;
    %load/vec4 v0x56226c42e9e0_0;
    %xor;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x56226c42e9e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56226c42ec70_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x56226c42e700_0;
    %load/vec4 v0x56226c42e860_0;
    %add;
    %store/vec4 v0x56226c42e0e0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56226c42ec70_0;
    %store/vec4 v0x56226c42e540_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56226c40b1d0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56226c42f550_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56226c42f720_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56226c42f7e0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x56226c42f0c0_0, 0, 16;
    %load/vec4 v0x56226c42f550_0;
    %load/vec4 v0x56226c42f720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c42f7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c42f0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c42f180_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x56226c42f180_0 {0 0 0};
    %load/vec4 v0x56226c42f180_0;
    %store/vec4 v0x56226c42f260_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x56226c42f3f0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x56226c42f490_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x56226c42f630_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x56226c42f8c0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x56226c42ef60_0, 0, 6;
    %load/vec4 v0x56226c42f8c0_0;
    %load/vec4 v0x56226c42ef60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c42f260_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56226c42f720_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56226c42f7e0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x56226c42f630_0 {0 0 0};
    %load/vec4 v0x56226c42f630_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x56226c42f020_0;
    %load/vec4 v0x56226c42f320_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x56226c42eea0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56226c433ec0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56226c434d50, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x56226c433ec0;
T_3 ;
    %wait E_0x56226c369e40;
    %load/vec4 v0x56226c435320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56226c434830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56226c4353c0_0;
    %load/vec4 v0x56226c435670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56226c435480_0;
    %load/vec4 v0x56226c435670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56226c434d50, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56226c430b40;
T_4 ;
    %wait E_0x56226c344730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %load/vec4 v0x56226c431da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x56226c431610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x56226c432100_0;
    %ix/getv 4, v0x56226c431f60_0;
    %shiftl 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x56226c432100_0;
    %ix/getv 4, v0x56226c431f60_0;
    %shiftr 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x56226c432100_0;
    %ix/getv 4, v0x56226c431f60_0;
    %shiftr/s 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x56226c432100_0;
    %load/vec4 v0x56226c432440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x56226c432100_0;
    %load/vec4 v0x56226c432440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x56226c432100_0;
    %load/vec4 v0x56226c432440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x56226c432040_0;
    %pad/s 64;
    %load/vec4 v0x56226c432100_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56226c431b00_0, 0, 64;
    %load/vec4 v0x56226c431b00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56226c431780_0, 0, 32;
    %load/vec4 v0x56226c431b00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56226c431940_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x56226c432440_0;
    %pad/u 64;
    %load/vec4 v0x56226c432500_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56226c431b00_0, 0, 64;
    %load/vec4 v0x56226c431b00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56226c431780_0, 0, 32;
    %load/vec4 v0x56226c431b00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56226c431940_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c432100_0;
    %mod/s;
    %store/vec4 v0x56226c431780_0, 0, 32;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c432100_0;
    %div/s;
    %store/vec4 v0x56226c431940_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %mod;
    %store/vec4 v0x56226c431780_0, 0, 32;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %div;
    %store/vec4 v0x56226c431940_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x56226c431be0_0;
    %store/vec4 v0x56226c431780_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x56226c431be0_0;
    %store/vec4 v0x56226c431940_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c432100_0;
    %add;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %add;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %sub;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %and;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %or;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %xor;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %or;
    %inv;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c432100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x56226c431470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c432100_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c431cc0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x56226c432040_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c431550_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432380_0;
    %and;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432380_0;
    %or;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x56226c432440_0;
    %load/vec4 v0x56226c432380_0;
    %xor;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x56226c432380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56226c432610_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56226c432040_0;
    %load/vec4 v0x56226c4321d0_0;
    %add;
    %store/vec4 v0x56226c431a20_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56226c432610_0;
    %store/vec4 v0x56226c431e80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56226c433680;
T_5 ;
    %wait E_0x56226c369e40;
    %load/vec4 v0x56226c433d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56226c4339f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56226c433c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56226c433ad0_0;
    %assign/vec4 v0x56226c4339f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56226c432ec0;
T_6 ;
    %wait E_0x56226c369e40;
    %load/vec4 v0x56226c433530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56226c4331a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56226c433420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56226c433260_0;
    %assign/vec4 v0x56226c4331a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56226c432840;
T_7 ;
    %wait E_0x56226c369e40;
    %load/vec4 v0x56226c432d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56226c432ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56226c432b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56226c432c30_0;
    %assign/vec4 v0x56226c432ab0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56226c4307d0;
T_8 ;
    %wait E_0x56226c369e40;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x56226c43dea0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56226c43c030_0, v0x56226c43af30_0, v0x56226c43da80_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56226c43d770_0, v0x56226c43d910_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56226c43d6a0_0, v0x56226c43d840_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56226c43db40_0, v0x56226c43dfd0_0, v0x56226c43dd00_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56226c43d380_0, v0x56226c43e140_0, v0x56226c43e0a0_0, v0x56226c43c490_0, v0x56226c43bd00_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x56226c43b650_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x56226c4307d0;
T_9 ;
    %wait E_0x56226c36ba80;
    %load/vec4 v0x56226c43b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56226c43b740_0;
    %load/vec4 v0x56226c43b390_0;
    %add;
    %store/vec4 v0x56226c43d440_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56226c43c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56226c43b740_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56226c43c030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56226c43d440_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x56226c43c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x56226c43d6a0_0;
    %store/vec4 v0x56226c43d440_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56226c43b740_0;
    %store/vec4 v0x56226c43d440_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56226c4307d0;
T_10 ;
    %wait E_0x56226c369e40;
    %load/vec4 v0x56226c43dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c43b5b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56226c43b650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56226c43b5b0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56226c3f8580;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c43e4e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56226c43e4e0_0;
    %inv;
    %store/vec4 v0x56226c43e4e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x56226c3f8580;
T_12 ;
    %fork t_1, S_0x56226c40ae00;
    %jmp t_0;
    .scope S_0x56226c40ae00;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c43ee00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226c43e580_0, 0, 1;
    %wait E_0x56226c369e40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226c43ee00_0, 0, 1;
    %wait E_0x56226c369e40;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56226c4304e0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56226c4305c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56226c4306f0_0, 0, 5;
    %pushi/vec4 65530, 0, 16;
    %store/vec4 v0x56226c430340_0, 0, 16;
    %load/vec4 v0x56226c4304e0_0;
    %load/vec4 v0x56226c4305c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c4306f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430420_0, 0, 32;
    %load/vec4 v0x56226c430420_0;
    %store/vec4 v0x56226c43ec70_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x56226c43e8a0_0, 0, 32;
    %load/vec4 v0x56226c430340_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430240_0, 0, 32;
    %load/vec4 v0x56226c430240_0;
    %addi 0, 0, 32;
    %store/vec4 v0x56226c43e710_0, 0, 32;
    %delay 2, 0;
    %wait E_0x56226c369e40;
    %delay 2, 0;
    %load/vec4 v0x56226c43e970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 73 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x56226c43e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 74 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x56226c43e670_0;
    %load/vec4 v0x56226c43e710_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 75 "$fatal", 32'sb00000000000000000000000000000001, "expected addr=%h, actual=%h", v0x56226c43e710_0, v0x56226c43e670_0 {0 0 0};
T_12.7 ;
    %load/vec4 v0x56226c43ed10_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 76 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.9 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56226c4304e0_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56226c4305c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56226c4306f0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56226c430340_0, 0, 16;
    %load/vec4 v0x56226c4304e0_0;
    %load/vec4 v0x56226c4305c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c4306f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430420_0, 0, 32;
    %load/vec4 v0x56226c430420_0;
    %store/vec4 v0x56226c43ec70_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56226c43e8a0_0, 0, 32;
    %load/vec4 v0x56226c430340_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430240_0, 0, 32;
    %load/vec4 v0x56226c430240_0;
    %addi 0, 0, 32;
    %store/vec4 v0x56226c43e710_0, 0, 32;
    %wait E_0x56226c369e40;
    %delay 2, 0;
    %load/vec4 v0x56226c43e970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 93 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.13 ;
    %load/vec4 v0x56226c43e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 94 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.15 ;
    %load/vec4 v0x56226c43e670_0;
    %load/vec4 v0x56226c43e710_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 7 95 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_12.17 ;
    %load/vec4 v0x56226c43ed10_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 7 96 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.19 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56226c4304e0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56226c4305c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56226c4306f0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56226c430340_0, 0, 16;
    %load/vec4 v0x56226c4304e0_0;
    %load/vec4 v0x56226c4305c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c4306f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430420_0, 0, 32;
    %load/vec4 v0x56226c430420_0;
    %store/vec4 v0x56226c43ec70_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x56226c43e8a0_0, 0, 32;
    %load/vec4 v0x56226c430340_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.20, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.21, 8;
T_12.20 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.21, 8;
 ; End of false expr.
    %blend;
T_12.21;
    %load/vec4 v0x56226c430340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56226c430240_0, 0, 32;
    %load/vec4 v0x56226c430240_0;
    %addi 16, 0, 32;
    %store/vec4 v0x56226c43e710_0, 0, 32;
    %wait E_0x56226c369e40;
    %delay 2, 0;
    %load/vec4 v0x56226c43e970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 7 113 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.23 ;
    %load/vec4 v0x56226c43e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 7 114 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.25 ;
    %load/vec4 v0x56226c43e670_0;
    %load/vec4 v0x56226c43e710_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 7 115 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_12.27 ;
    %load/vec4 v0x56226c43ed10_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 7 116 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.29 ;
    %end;
    .scope S_0x56226c3f8580;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
