// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "11/14/2021 19:40:42"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          ExecutionUnit
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module ExecutionUnit_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg [9:0] Input;
// wires                                               
wire [3:0] Aot;
wire [3:0] Bot;
wire [3:0] cot;
wire [3:0] ot;

// assign statements (if any)                          
ExecutionUnit i1 (
// port map - connection between master ports and signals/registers   
	.Aot(Aot),
	.Bot(Bot),
	.clk(clk),
	.cot(cot),
	.\Input (Input),
	.ot(ot)
);
initial 
begin 
#1000000 $finish;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #10000 1'b1;
	#10000;
end 
// \Input [ 9 ]
initial
begin
	Input[9] = 1'b0;
end 
// \Input [ 8 ]
initial
begin
	Input[8] = 1'b0;
	Input[8] = #10000 1'b1;
	Input[8] = #110000 1'b0;
	Input[8] = #80000 1'b1;
	Input[8] = #70000 1'b0;
	Input[8] = #150000 1'b1;
	Input[8] = #210000 1'b0;
end 
// \Input [ 7 ]
initial
begin
	Input[7] = 1'b0;
	Input[7] = #10000 1'b1;
	Input[7] = #110000 1'b0;
	Input[7] = #140000 1'b1;
	Input[7] = #10000 1'b0;
	Input[7] = #150000 1'b1;
	Input[7] = #210000 1'b0;
end 
// \Input [ 6 ]
initial
begin
	Input[6] = 1'b0;
	Input[6] = #10000 1'b1;
	Input[6] = #260000 1'b0;
	Input[6] = #150000 1'b1;
	Input[6] = #210000 1'b0;
end 
// \Input [ 5 ]
initial
begin
	Input[5] = 1'b0;
	Input[5] = #300000 1'b1;
	Input[5] = #120000 1'b0;
	Input[5] = #30000 1'b1;
	Input[5] = #110000 1'b0;
end 
// \Input [ 4 ]
initial
begin
	Input[4] = 1'b0;
	Input[4] = #300000 1'b1;
	Input[4] = #120000 1'b0;
end 
// \Input [ 3 ]
initial
begin
	Input[3] = 1'b0;
	Input[3] = #10000 1'b1;
	Input[3] = #270000 1'b0;
	Input[3] = #70000 1'b1;
	Input[3] = #70000 1'b0;
	Input[3] = #60000 1'b1;
	Input[3] = #80000 1'b0;
end 
// \Input [ 2 ]
initial
begin
	Input[2] = 1'b0;
	Input[2] = #10000 1'b1;
	Input[2] = #270000 1'b0;
	Input[2] = #70000 1'b1;
	Input[2] = #70000 1'b0;
	Input[2] = #90000 1'b1;
	Input[2] = #50000 1'b0;
end 
// \Input [ 1 ]
initial
begin
	Input[1] = 1'b0;
	Input[1] = #110000 1'b1;
	Input[1] = #70000 1'b0;
	Input[1] = #190000 1'b1;
	Input[1] = #50000 1'b0;
end 
// \Input [ 0 ]
initial
begin
	Input[0] = 1'b0;
	Input[0] = #210000 1'b1;
	Input[0] = #50000 1'b0;
	Input[0] = #260000 1'b1;
	Input[0] = #40000 1'b0;
end 
endmodule

