Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Oct  8 20:13:11 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPW_ZynqSetup_wrapper_timing_summary_routed.rpt -pb SPW_ZynqSetup_wrapper_timing_summary_routed.pb -rpx SPW_ZynqSetup_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SPW_ZynqSetup_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-35  Critical Warning  No common node in paths with the same clock         2           
LUTAR-1    Warning           LUT drives async reset alert                        4           
TIMING-10  Warning           Missing property on synchronizer                    1           
XDCB-2     Warning           Clock defined on multiple objects                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                 9263        0.058        0.000                      0                 9263        7.500        0.000                       0                  3716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1  {0.000 12.500}     25.000          40.000          
  TX_clk_SPW_ZynqSetup_clk_wiz_0_0      {0.000 12.500}     25.000          40.000          
  clkfbout_SPW_ZynqSetup_clk_wiz_0_0    {0.000 12.500}     25.000          40.000          
clk_fpga_0                              {0.000 12.500}     25.000          40.000          
virtual_rxclk                           {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.500        0.000                       0                     1  
  TX_clk_SPW_ZynqSetup_clk_wiz_0_0           11.323        0.000                      0                  137        0.128        0.000                      0                  137       12.000        0.000                       0                   101  
  clkfbout_SPW_ZynqSetup_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  
clk_fpga_0                                    8.105        0.000                      0                 8580        0.058        0.000                      0                 8580       11.250        0.000                       0                  3572  
virtual_rxclk                                 1.785        0.000                      0                   36        0.204        0.000                      0                   36       12.000        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
TX_clk_SPW_ZynqSetup_clk_wiz_0_0        SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1        1.188        0.000                      0                    2        0.801        0.000                      0                    2  
clk_fpga_0                              TX_clk_SPW_ZynqSetup_clk_wiz_0_0              9.235        0.000                      0                   19        0.122        0.000                      0                   19  
TX_clk_SPW_ZynqSetup_clk_wiz_0_0        clk_fpga_0                                   11.452        0.000                      0                    2       10.955        0.000                      0                    2  
virtual_rxclk                           clk_fpga_0                                    0.232        0.000                      0                    9        0.736        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 TX_clk_SPW_ZynqSetup_clk_wiz_0_0  TX_clk_SPW_ZynqSetup_clk_wiz_0_0       10.379        0.000                      0                   97        0.546        0.000                      0                   97  
**async_default**                 clk_fpga_0                        TX_clk_SPW_ZynqSetup_clk_wiz_0_0       19.388        0.000                      0                    2        0.890        0.000                      0                    2  
**async_default**                 clk_fpga_0                        clk_fpga_0                              6.966        0.000                      0                  356        0.554        0.000                      0                  356  
**async_default**                 virtual_rxclk                     virtual_rxclk                           8.852        0.000                      0                   36        0.605        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                        clk_fpga_0     
(none)         clk_fpga_0     clk_fpga_0     
(none)         clk_fpga_0     virtual_rxclk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                              clkfbout_SPW_ZynqSetup_clk_wiz_0_0                                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  To Clock:  SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.323ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.995ns  (logic 0.524ns (52.656%)  route 0.471ns (47.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns = ( 14.237 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    10.513 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    12.402    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734    14.237    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.524    14.761 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/Q
                         net (fo=1, routed)           0.471    15.232    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.141    26.706    
                         clock uncertainty           -0.121    26.585    
    SLICE_X20Y22         FDCE (Setup_fdce_C_D)       -0.030    26.555    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.555    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 11.323    

Slack (MET) :             11.374ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.888ns  (logic 0.524ns (59.011%)  route 0.364ns (40.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 26.562 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns = ( 14.237 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    10.513 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    12.402    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734    14.237    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X20Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDCE (Prop_fdce_C_Q)         0.524    14.761 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/Q
                         net (fo=1, routed)           0.364    15.125    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_n_0
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    26.562    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.105    26.667    
                         clock uncertainty           -0.121    26.546    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)       -0.047    26.499    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.499    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                 11.374    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.855ns  (logic 0.524ns (61.286%)  route 0.331ns (38.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 26.562 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns = ( 14.237 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    10.513 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    12.402    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734    14.237    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.524    14.761 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/Q
                         net (fo=1, routed)           0.331    15.092    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_n_0
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    26.562    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.141    26.703    
                         clock uncertainty           -0.121    26.582    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)       -0.061    26.521    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.521    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.864ns  (logic 0.524ns (60.648%)  route 0.340ns (39.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns = ( 14.237 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    10.513 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    12.402    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734    14.237    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.524    14.761 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/Q
                         net (fo=1, routed)           0.340    15.101    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_n_0
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.141    26.706    
                         clock uncertainty           -0.121    26.585    
    SLICE_X20Y22         FDCE (Setup_fdce_C_D)       -0.028    26.557    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.557    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 11.456    

Slack (MET) :             22.013ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.606ns (25.274%)  route 1.792ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.539     4.137    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X19Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 22.013    

Slack (MET) :             22.013ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.606ns (25.274%)  route 1.792ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.539     4.137    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X19Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 22.013    

Slack (MET) :             22.013ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.606ns (25.274%)  route 1.792ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.539     4.137    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X19Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 22.013    

Slack (MET) :             22.013ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.606ns (25.274%)  route 1.792ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.539     4.137    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X19Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 22.013    

Slack (MET) :             22.013ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.606ns (25.274%)  route 1.792ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.539     4.137    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X19Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 22.013    

Slack (MET) :             22.193ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.606ns (27.327%)  route 1.612ns (72.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.736     1.739    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.456     2.195 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.252     3.447    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X18Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.597 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.359     3.957    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X17Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X17Y26         FDCE (Setup_fdce_C_CE)      -0.409    26.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                 22.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.580     0.582    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/Q
                         net (fo=3, routed)           0.076     0.799    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/synctx[sysflip1]
    SLICE_X20Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_mux]_i_1/O
                         net (fo=1, routed)           0.000     0.844    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_1
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.846     0.848    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X20Y24         FDCE (Hold_fdce_C_D)         0.121     0.716    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X19Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/Q
                         net (fo=1, routed)           0.091     0.815    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count_n_0_][4]
    SLICE_X18Y26         LUT4 (Prop_lut4_I1_O)        0.045     0.860 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_count][3]_i_1/O
                         net (fo=1, routed)           0.000     0.860    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[e_count][3]
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism             -0.254     0.596    
    SLICE_X18Y26         FDCE (Hold_fdce_C_D)         0.121     0.717    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.585    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/Q
                         net (fo=2, routed)           0.098     0.824    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv_n_0_][0]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][0]
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.849     0.851    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X20Y22         FDCE (Hold_fdce_C_D)         0.120     0.718    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/Q
                         net (fo=2, routed)           0.098     0.822    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]__0
    SLICE_X16Y26         LUT4 (Prop_lut4_I1_O)        0.045     0.867 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][0]_i_1_n_0
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/C
                         clock pessimism             -0.254     0.596    
    SLICE_X16Y26         FDCE (Hold_fdce_C_D)         0.120     0.716    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.585    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/Q
                         net (fo=2, routed)           0.102     0.828    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv_n_0_][0]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.873 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]/O
                         net (fo=1, routed)           0.000     0.873    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]__0
    SLICE_X20Y22         FDPE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.849     0.851    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y22         FDPE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X20Y22         FDPE (Hold_fdpe_C_D)         0.121     0.719    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][6]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.164     0.747 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][6]/Q
                         net (fo=1, routed)           0.082     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits_n_0_][6]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.048     0.877 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][7]_i_1/O
                         net (fo=1, routed)           0.000     0.877    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][7]_i_1_n_0
    SLICE_X15Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847     0.849    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X15Y25         FDCE (Hold_fdce_C_D)         0.107     0.703    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.585    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/Q
                         net (fo=1, routed)           0.140     0.866    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv_n_0_][1]
    SLICE_X20Y22         LUT4 (Prop_lut4_I0_O)        0.046     0.912 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][1]
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.849     0.851    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X20Y22         FDCE (Hold_fdce_C_D)         0.131     0.729    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.580     0.582    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.164     0.746 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/Q
                         net (fo=16, routed)          0.096     0.842    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]__0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.887 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_txflip]_i_1/O
                         net (fo=1, routed)           0.000     0.887    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[b_txflip]
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.846     0.848    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X21Y24         FDCE (Hold_fdce_C_D)         0.091     0.686    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.212ns (57.015%)  route 0.160ns (42.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDCE (Prop_fdce_C_Q)         0.164     0.747 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/Q
                         net (fo=8, routed)           0.160     0.906    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]__0
    SLICE_X14Y24         LUT2 (Prop_lut2_I1_O)        0.048     0.954 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[c_bits][6]_i_1/O
                         net (fo=1, routed)           0.000     0.954    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[c_bits][6]_i_1_n_0
    SLICE_X14Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847     0.849    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][6]/C
                         clock pessimism             -0.233     0.616    
    SLICE_X14Y24         FDCE (Hold_fdce_C_D)         0.131     0.747    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.580     0.582    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X21Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/Q
                         net (fo=3, routed)           0.161     0.884    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/synctx[sysflip1]
    SLICE_X20Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.929 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/restx_seq[txflip1]_i_1/O
                         net (fo=1, routed)           0.000     0.929    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1_n_1
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.846     0.848    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X20Y24         FDCE (Hold_fdce_C_D)         0.121     0.716    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_clk_SPW_ZynqSetup_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X20Y24     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X14Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X20Y24     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X20Y24     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X21Y26     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X20Y24     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X20Y24     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X16Y23     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  clkfbout_SPW_ZynqSetup_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SPW_ZynqSetup_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    SPW_ZynqSetup_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.606ns (17.823%)  route 2.794ns (82.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.238 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.763     6.357    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.558    15.238    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X24Y27         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.467    
                         clock uncertainty           -0.377    15.090    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.628    14.462    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.606ns (17.823%)  route 2.794ns (82.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.238 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.763     6.357    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.558    15.238    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X24Y27         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.467    
                         clock uncertainty           -0.377    15.090    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.628    14.462    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X22Y28         FDRE (Setup_fdre_C_R)       -0.721    14.377    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X22Y28         FDRE (Setup_fdre_C_R)       -0.721    14.377    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X22Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X22Y28         FDRE (Setup_fdre_C_R)       -0.721    14.377    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X23Y28         FDRE (Setup_fdre_C_R)       -0.628    14.470    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X23Y28         FDRE (Setup_fdre_C_R)       -0.628    14.470    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X23Y28         FDRE (Setup_fdre_C_R)       -0.628    14.470    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.606ns (18.308%)  route 2.704ns (81.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 15.246 - 12.500 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.150     5.594 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.673     6.267    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.566    15.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.475    
                         clock uncertainty           -0.377    15.098    
    SLICE_X23Y28         FDRE (Setup_fdre_C_R)       -0.628    14.470    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        3.196ns  (logic 0.826ns (25.845%)  route 2.370ns (74.155%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 27.747 - 25.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 15.533 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.739    15.533    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y28         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.459    15.992 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           0.829    16.821    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X22Y29         LUT4 (Prop_lut4_I0_O)        0.124    16.945 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.282    17.227    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.351 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.697    18.048    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X24Y29         LUT3 (Prop_lut3_I2_O)        0.119    18.167 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.562    18.729    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X23Y29         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.567    27.747    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X23Y29         FDRE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                         clock pessimism              0.265    28.011    
                         clock uncertainty           -0.377    27.634    
    SLICE_X23Y29         FDRE (Setup_fdre_C_CE)      -0.413    27.221    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         27.221    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                  8.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.577     0.913    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X31Y52         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.116     1.170    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X30Y51         SRL16E                                       r  SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.845     1.211    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y51         SRL16E                                       r  SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMD32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMS32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMS32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.624     0.960    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y42          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.101 r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.311    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y42          RAMS32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y42          RAMS32                                       r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y42          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.250    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.479%)  route 0.246ns (63.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.559     0.895    SPW_ZynqSetup_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X35Y50         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  SPW_ZynqSetup_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[5]/Q
                         net (fo=2, routed)           0.246     1.281    SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[5]
    SLICE_X36Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.830     1.196    SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X36Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.052     1.218    SPW_ZynqSetup_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y5     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4     SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6     SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6     SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X28Y26    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y36    SPW_ZynqSetup_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  virtual_rxclk
  To Clock:  virtual_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        1.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        18.741ns  (logic 1.499ns (7.997%)  route 17.242ns (92.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 20.846 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          17.242    18.741    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X11Y43         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.578    20.846    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X11Y43         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              0.000    20.846    
                         clock uncertainty           -0.252    20.593    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)       -0.067    20.526    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         20.526    
                         arrival time                         -18.741    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
                            (falling edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        18.450ns  (logic 1.499ns (8.124%)  route 16.951ns (91.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 20.842 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          16.951    18.450    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X18Y38         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.574    20.842    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y38         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    20.842    
                         clock uncertainty           -0.252    20.589    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)       -0.026    20.563    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                         -18.450    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.642ns (25.974%)  route 1.830ns (74.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.252ns = ( 20.752 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    13.133 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.830    14.963    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000    15.087    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.484    20.752    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              4.307    25.059    
                         clock uncertainty           -0.252    24.807    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.031    24.838    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.642ns (29.421%)  route 1.540ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.250ns = ( 20.750 - 12.500 ) 
    Source Clock Delay      (SCD):    12.617ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    12.617    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    13.135 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.540    14.675    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.799 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    14.799    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.482    20.750    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              4.307    25.057    
                         clock uncertainty           -0.252    24.805    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.031    24.836    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                         -14.799    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.050ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.347%)  route 1.502ns (67.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.058ns = ( 23.558 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    1.502ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.419    13.034 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.502    14.536    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.299    14.835 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000    14.835    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    13.928 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    21.366    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    21.466 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    21.981    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.072 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.485    23.558    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              1.502    25.060    
                         clock uncertainty           -0.252    24.808    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.077    24.885    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         24.885    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                 10.050    

Slack (MET) :             10.064ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.210ns  (logic 0.718ns (32.493%)  route 1.492ns (67.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.253ns = ( 33.253 - 25.000 ) 
    Source Clock Delay      (SCD):    12.615ns = ( 25.115 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    25.115    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.419    25.534 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.492    27.026    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.299    27.325 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=1, routed)           0.000    27.325    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.485    33.253    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              4.307    37.560    
                         clock uncertainty           -0.252    37.308    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.081    37.389    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         37.389    
                         arrival time                         -27.325    
  -------------------------------------------------------------------
                         slack                                 10.064    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.642ns (29.381%)  route 1.543ns (70.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.058ns = ( 23.558 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    1.535ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    13.133 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.543    14.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.800 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=1, routed)           0.000    14.800    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    13.928 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    21.366    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    21.466 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    21.981    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.072 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.485    23.558    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism              1.535    25.093    
                         clock uncertainty           -0.252    24.841    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    24.872    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         24.872    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.072ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.394%)  route 1.542ns (70.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.058ns = ( 23.558 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    1.535ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    13.133 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.542    14.675    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.799 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    14.799    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    13.928 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    21.366    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    21.466 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    21.981    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.072 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.485    23.558    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              1.535    25.093    
                         clock uncertainty           -0.252    24.841    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.031    24.872    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         24.872    
                         arrival time                         -14.799    
  -------------------------------------------------------------------
                         slack                                 10.072    

Slack (MET) :             10.073ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.238ns  (logic 0.746ns (33.338%)  route 1.492ns (66.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.253ns = ( 33.253 - 25.000 ) 
    Source Clock Delay      (SCD):    12.615ns = ( 25.115 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    25.115    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.419    25.534 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.492    27.026    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X34Y32         LUT4 (Prop_lut4_I2_O)        0.327    27.353 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000    27.353    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.485    33.253    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              4.307    37.560    
                         clock uncertainty           -0.252    37.308    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.118    37.426    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 10.073    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.583ns (26.565%)  route 1.612ns (73.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.252ns = ( 20.752 - 12.500 ) 
    Source Clock Delay      (SCD):    12.617ns
    Clock Pessimism Removal (CPR):    4.365ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    12.617    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.459    13.076 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           1.612    14.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.124    14.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[2]_i_1/O
                         net (fo=1, routed)           0.000    14.812    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[2]
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.484    20.752    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              4.365    25.117    
                         clock uncertainty           -0.252    24.865    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.032    24.897    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                 10.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 16.760 - 12.500 ) 
    Source Clock Delay      (SCD):    3.402ns = ( 15.902 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170    15.019    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    15.064 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    15.286    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    15.312 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.591    15.902    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y38         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.167    16.069 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.110    16.179    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    13.038 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529    15.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    15.623 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    15.872    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    15.901 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.859    16.760    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.843    15.916    
    SLICE_X18Y37         FDCE (Hold_fdce_C_D)         0.059    15.975    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                        -15.975    
                         arrival time                          16.179    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    2.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556     3.367    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     3.508 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           0.114     3.623    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.668 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           0.000     3.668    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     5.940    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism             -2.572     3.367    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.091     3.458    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.590     3.401    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.164     3.565 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.110     3.675    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.859     4.260    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.858     3.401    
    SLICE_X18Y37         FDCE (Hold_fdce_C_D)         0.063     3.464    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X36Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.126     3.655    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.700 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.700    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     4.220    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X36Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.854     3.365    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.121     3.486    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    2.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     3.506 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           0.120     3.627    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.672 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     3.672    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     5.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -2.573     3.365    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092     3.457    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.553     3.364    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     3.505 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           0.120     3.626    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.045     3.671 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     3.671    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.818     4.219    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.854     3.364    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.092     3.456    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    2.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556     3.367    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     3.508 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=2, routed)           0.121     3.629    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.674 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=1, routed)           0.000     3.674    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     5.940    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -2.572     3.367    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     3.459    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    2.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556     3.367    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     3.508 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=2, routed)           0.122     3.630    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.675 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     3.675    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     5.940    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -2.572     3.367    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.092     3.459    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    2.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     3.506 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.122     3.628    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[1]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.673 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     3.673    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     5.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -2.573     3.365    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092     3.457    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             virtual_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.553     3.364    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     3.505 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.122     3.627    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.045     3.672 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     3.672    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.818     4.219    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.854     3.364    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.092     3.456    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_rxclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SPW_Din SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X18Y38   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X18Y37   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X18Y37   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X18Y37   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X32Y34   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X29Y34   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X37Y31   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X18Y38   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X18Y38   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X15Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X11Y43   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X18Y38   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X18Y38   SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Dout
                            (output port clocked by SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.703ns  (logic 3.997ns (19.308%)  route 16.705ns (80.692%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.740     1.743    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y28         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.456     2.199 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)          16.705    18.904    SPW_Dout_OBUF
    V9                   OBUF (Prop_obuf_I_O)         3.541    22.446 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    22.446    SPW_Dout
    V9                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.366    24.634    
                         output delay                -1.000    23.634    
  -------------------------------------------------------------------
                         required time                         23.634    
                         arrival time                         -22.446    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Sout
                            (output port clocked by SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.139ns  (logic 4.094ns (20.329%)  route 16.045ns (79.671%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.740     1.743    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y28         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.456     2.199 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)          16.045    18.244    SPW_Sout_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.638    21.882 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    21.882    SPW_Sout
    V8                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.366    24.634    
                         output delay                -1.000    23.634    
  -------------------------------------------------------------------
                         required time                         23.634    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                  1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Dout
                            (output port clocked by SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 1.383ns (16.306%)  route 7.098ns (83.694%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -7.900ns
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.584     0.586    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y28         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           7.098     7.825    SPW_Dout_OBUF
    V9                   OBUF (Prop_obuf_I_O)         1.242     9.067 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     9.067    SPW_Dout
    V9                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.366     0.366    
                         output delay                 7.900     8.266    
  -------------------------------------------------------------------
                         required time                         -8.266    
                         arrival time                           9.067    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Sout
                            (output port clocked by SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 1.479ns (17.411%)  route 7.015ns (82.589%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -7.900ns
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.584     0.586    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y28         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           7.015     7.742    SPW_Sout_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.338     9.080 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     9.080    SPW_Sout
    V8                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.366     0.366    
                         output delay                 7.900     8.266    
  -------------------------------------------------------------------
                         required time                         -8.266    
                         arrival time                           9.080    
  -------------------------------------------------------------------
                         slack                                  0.814    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.922%)  route 0.580ns (58.078%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.737     3.031    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X21Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.419     3.450 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=8, routed)           0.580     4.030    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.064    
                         clock uncertainty           -0.586    13.478    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.213    13.265    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.960%)  route 0.534ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.737     3.031    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X21Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.419     3.450 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           0.534     3.984    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.064    
                         clock uncertainty           -0.586    13.478    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.198    13.280    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.518ns (48.284%)  route 0.555ns (51.716%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.733     3.027    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X22Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.518     3.545 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/Q
                         net (fo=5, routed)           0.555     4.100    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/res_seq_reg[sysflip0]__0
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.064    
                         clock uncertainty           -0.586    13.478    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.026    13.452    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.458ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.128%)  route 0.512ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.733     3.027    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X23Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           0.512     3.995    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X20Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X20Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.064    
                         clock uncertainty           -0.586    13.478    
    SLICE_X20Y26         FDCE (Setup_fdce_C_D)       -0.026    13.452    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  9.458    

Slack (MET) :             20.586ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.811%)  route 1.846ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.737     3.031    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X21Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.456     3.487 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/Q
                         net (fo=2, routed)           1.846     5.333    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X21Y22         FDCE (Setup_fdce_C_D)       -0.061    25.918    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         25.918    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                 20.586    

Slack (MET) :             20.620ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.419ns (20.084%)  route 1.667ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.737     3.031    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X21Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.419     3.450 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           1.667     5.117    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X21Y22         FDCE (Setup_fdce_C_D)       -0.242    25.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         25.737    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                 20.620    

Slack (MET) :             20.715ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.602ns (25.627%)  route 1.747ns (74.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.739     3.033    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X13Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456     3.489 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/Q
                         net (fo=1, routed)           1.747     5.236    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.146     5.382 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     5.382    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X14Y23         FDCE (Setup_fdce_C_D)        0.118    26.097    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         26.097    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                 20.715    

Slack (MET) :             20.716ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.608ns (25.885%)  route 1.741ns (74.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           1.741     5.229    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X16Y23         LUT3 (Prop_lut3_I1_O)        0.152     5.381 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     5.381    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.118    26.097    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         26.097    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 20.716    

Slack (MET) :             20.720ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.580ns (25.144%)  route 1.727ns (74.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/Q
                         net (fo=1, routed)           1.727     5.215    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]
    SLICE_X16Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.339 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     5.339    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.079    26.058    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         26.058    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 20.720    

Slack (MET) :             20.725ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.580ns (25.276%)  route 1.715ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.743     3.037    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y21         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.456     3.493 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/Q
                         net (fo=1, routed)           1.715     5.208    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.332 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     5.332    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000    26.565    
                         clock uncertainty           -0.586    25.979    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.077    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         26.056    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                 20.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.227ns (29.881%)  route 0.533ns (70.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.584     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.128     1.048 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/Q
                         net (fo=1, routed)           0.533     1.580    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag_n_0_]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.099     1.679 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     1.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.121     1.557    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.322%)  route 0.582ns (75.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.586     0.922    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y21         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/Q
                         net (fo=1, routed)           0.582     1.644    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.690 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     1.690    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.131     1.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.982%)  route 0.623ns (77.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.584     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           0.623     1.684    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.729 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     1.729    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.121     1.557    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.382%)  route 0.626ns (81.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.583     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X21Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/Q
                         net (fo=2, routed)           0.626     1.686    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.849     0.851    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.586     1.437    
    SLICE_X21Y22         FDCE (Hold_fdce_C_D)         0.066     1.503    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.462%)  route 0.612ns (74.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.586     0.922    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X14Y21         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     1.086 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           0.612     1.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X16Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.742 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.120     1.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.574%)  route 0.638ns (77.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.585     0.921    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/Q
                         net (fo=1, routed)           0.638     1.699    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.744 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.121     1.557    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.483%)  route 0.641ns (77.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.584     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           0.641     1.702    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     1.747    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X14Y23         FDCE (Hold_fdce_C_D)         0.120     1.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.242%)  route 0.614ns (76.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.582     0.918    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X19Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/Q
                         net (fo=1, routed)           0.614     1.673    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct_n_0_]
    SLICE_X17Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.718 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     1.718    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X17Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847     0.849    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.586     1.435    
    SLICE_X17Y24         FDCE (Hold_fdce_C_D)         0.091     1.526    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.181%)  route 0.656ns (77.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.584     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/Q
                         net (fo=1, routed)           0.656     1.717    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.763 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X14Y23         FDCE (Hold_fdce_C_D)         0.131     1.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.185ns (21.863%)  route 0.661ns (78.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.584     0.919    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X15Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           0.661     1.722    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.044     1.766 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     1.766    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.586     1.436    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.131     1.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.452ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.204ns (41.513%)  route 0.287ns (58.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 13.417 - 12.500 ) 
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.846     0.848    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.204     1.052 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.287     1.339    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    12.810    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    12.836 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.582    13.418    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.418    
                         clock uncertainty           -0.586    12.831    
    SLICE_X20Y25         FDCE (Setup_fdce_C_D)       -0.040    12.791    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                 11.452    

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.204ns (52.906%)  route 0.182ns (47.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 13.417 - 12.500 ) 
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.846     0.848    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.204     1.052 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.182     1.234    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    12.810    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    12.836 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.582    13.418    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.418    
                         clock uncertainty           -0.586    12.831    
    SLICE_X20Y25         FDCE (Setup_fdce_C_D)       -0.048    12.783    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 11.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.955ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -12.500ns  (clk_fpga_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.063%)  route 0.328ns (43.937%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 15.529 - 12.500 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 26.562 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    26.562    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.418    26.980 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.328    27.308    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.735    15.529    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.529    
                         clock uncertainty            0.586    16.115    
    SLICE_X20Y25         FDCE (Hold_fdce_C_D)         0.238    16.353    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -16.353    
                         arrival time                          27.308    
  -------------------------------------------------------------------
                         slack                                 10.955    

Slack (MET) :             11.127ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -12.500ns  (clk_fpga_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        0.928ns  (logic 0.418ns (45.023%)  route 0.510ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 15.529 - 12.500 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 26.562 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    26.562    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X20Y24         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.418    26.980 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.510    27.491    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.735    15.529    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.529    
                         clock uncertainty            0.586    16.115    
    SLICE_X20Y25         FDCE (Hold_fdce_C_D)         0.249    16.364    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -16.364    
                         arrival time                          27.491    
  -------------------------------------------------------------------
                         slack                                 11.127    





---------------------------------------------------------------------------------------------------
From Clock:  virtual_rxclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        1.945ns  (logic 0.766ns (39.389%)  route 1.179ns (60.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -9.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 27.664 - 25.000 ) 
    Source Clock Delay      (SCD):    12.617ns = ( 25.117 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    25.117    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X38Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    25.635 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=2, routed)           0.610    26.245    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.369 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3/O
                         net (fo=1, routed)           0.569    26.938    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I2_O)        0.124    27.062 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    27.062    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.485    27.664    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    27.664    
                         clock uncertainty           -0.452    27.212    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.081    27.293    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -27.062    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        1.861ns  (logic 0.766ns (41.169%)  route 1.095ns (58.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -9.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 27.664 - 25.000 ) 
    Source Clock Delay      (SCD):    12.617ns = ( 25.117 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    25.117    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X36Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.518    25.635 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/Q
                         net (fo=2, routed)           0.678    26.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124    26.437 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.416    26.854    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124    26.978 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    26.978    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.485    27.664    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    27.664    
                         clock uncertainty           -0.452    27.212    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.077    27.289    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         27.289    
                         arrival time                         -26.978    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.518ns (39.871%)  route 0.781ns (60.129%))
  Logic Levels:           0  
  Clock Path Skew:        -9.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 15.165 - 12.500 ) 
    Source Clock Delay      (SCD):    12.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    12.617    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    13.135 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.781    13.916    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X39Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.485    15.165    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X39Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.165    
                         clock uncertainty           -0.452    14.712    
    SLICE_X39Y31         FDCE (Setup_fdce_C_D)       -0.064    14.648    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.415%)  route 0.623ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        -9.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 15.164 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.478    13.093 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.623    13.716    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X33Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.484    15.163    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X33Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.163    
                         clock uncertainty           -0.452    14.711    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)       -0.235    14.476    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.773ns (54.891%)  route 0.635ns (45.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -9.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    13.093 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.635    13.728    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.295    14.023 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    14.023    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.167    
                         clock uncertainty           -0.452    14.714    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.084    14.798    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.773ns (55.562%)  route 0.618ns (44.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -9.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    13.093 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.618    13.711    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.295    14.006 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    14.006    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.167    
                         clock uncertainty           -0.452    14.714    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.084    14.798    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.642ns (48.481%)  route 0.682ns (51.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -9.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518    13.133 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.682    13.815    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[1]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.939 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    13.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.167    
                         clock uncertainty           -0.452    14.714    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.086    14.800    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.478ns (49.611%)  route 0.485ns (50.389%))
  Logic Levels:           0  
  Clock Path Skew:        -9.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    12.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.657    12.617    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.478    13.095 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.485    13.581    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.167    
                         clock uncertainty           -0.452    14.714    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)       -0.188    14.526    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.642ns (58.985%)  route 0.446ns (41.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -9.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    12.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.655    12.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518    13.133 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.446    13.579    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X32Y32         LUT4 (Prop_lut4_I0_O)        0.124    13.703 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    13.703    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.167    
                         clock uncertainty           -0.452    14.714    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.082    14.796    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  1.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.501ns  (logic 0.395ns (15.777%)  route 2.106ns (84.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 13.688 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.106    14.956    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Sin
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.045    15.001 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    15.001    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822    13.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.688    
                         clock uncertainty            0.452    14.140    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.125    14.265    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.265    
                         arrival time                          15.001    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.503ns  (logic 0.395ns (15.764%)  route 2.108ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 13.688 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.108    14.958    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.045    15.003 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    15.003    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822    13.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.688    
                         clock uncertainty            0.452    14.140    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.124    14.264    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.264    
                         arrival time                          15.003    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.546ns  (logic 0.395ns (15.498%)  route 2.151ns (84.502%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 13.688 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.151    15.001    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Sin
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.045    15.046 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.046    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822    13.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.688    
                         clock uncertainty            0.452    14.140    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.125    14.265    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.265    
                         arrival time                          15.046    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.577ns  (logic 0.395ns (15.312%)  route 2.182ns (84.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 13.688 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.182    15.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Sin
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.045    15.077 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    15.077    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822    13.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.688    
                         clock uncertainty            0.452    14.140    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.125    14.265    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.265    
                         arrival time                          15.077    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             2.042ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.609%)  route 0.176ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        -2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 13.688 - 12.500 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 15.867 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170    15.019    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    15.064 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    15.286    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    15.312 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556    15.867    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.148    16.015 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.176    16.192    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822    13.688    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.688    
                         clock uncertainty            0.452    14.140    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.010    14.150    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.150    
                         arrival time                          16.192    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.690%)  route 0.207ns (58.310%))
  Logic Levels:           0  
  Clock Path Skew:        -2.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 13.686 - 12.500 ) 
    Source Clock Delay      (SCD):    3.366ns = ( 15.866 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170    15.019    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    15.064 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    15.286    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    15.312 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.555    15.866    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.148    16.014 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.207    16.221    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X33Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.820    13.686    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X33Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.686    
                         clock uncertainty            0.452    14.138    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.024    14.162    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.162    
                         arrival time                          16.221    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.085ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.254ns (53.082%)  route 0.225ns (46.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.553     3.364    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X38Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     3.528 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=2, routed)           0.108     3.637    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.045     3.682 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3/O
                         net (fo=1, routed)           0.116     3.798    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I2_O)        0.045     3.843 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     3.843    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.820     1.186    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.452     1.638    
    SLICE_X36Y31         FDCE (Hold_fdce_C_D)         0.120     1.758    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.358%)  route 0.290ns (55.642%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556     3.367    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X35Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     3.508 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=2, routed)           0.124     3.632    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045     3.677 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2/O
                         net (fo=1, routed)           0.166     3.843    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.045     3.888 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000     3.888    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.820     1.186    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X36Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.452     1.638    
    SLICE_X36Y31         FDCE (Hold_fdce_C_D)         0.121     1.759    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.198ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.026%)  route 0.382ns (69.974%))
  Logic Levels:           0  
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 13.686 - 12.500 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 15.867 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    12.850 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170    15.019    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    15.064 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    15.286    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    15.312 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.556    15.867    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    16.031 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.382    16.413    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X39Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    12.837    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    12.866 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.820    13.686    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X39Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.686    
                         clock uncertainty            0.452    14.138    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.077    14.215    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -14.215    
                         arrival time                          16.413    
  -------------------------------------------------------------------
                         slack                                  2.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.067%)  route 1.074ns (64.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.779     3.391    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X20Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X20Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.141    14.205    
                         clock uncertainty           -0.121    14.084    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.314    13.770    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.820%)  route 0.995ns (63.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.700     3.312    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X20Y23         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.105    14.169    
                         clock uncertainty           -0.121    14.048    
    SLICE_X20Y23         FDCE (Recov_fdce_C_CLR)     -0.314    13.734    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.820%)  route 0.995ns (63.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.700     3.312    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X20Y23         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.105    14.169    
                         clock uncertainty           -0.121    14.048    
    SLICE_X20Y23         FDCE (Recov_fdce_C_CLR)     -0.314    13.734    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall@12.500ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.820%)  route 0.995ns (63.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.700     3.312    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_0
    SLICE_X20Y23         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    14.112    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.687 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.412    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    14.064    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X20Y23         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.105    14.169    
                         clock uncertainty           -0.121    14.048    
    SLICE_X20Y23         FDCE (Recov_fdce_C_CLR)     -0.314    13.734    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             21.943ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X21Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.154    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.943    

Slack (MET) :             21.943ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X21Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.154    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.943    

Slack (MET) :             21.943ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X21Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.154    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.943    

Slack (MET) :             21.943ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X21Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X21Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.154    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.943    

Slack (MET) :             21.987ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X20Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X20Y22         FDCE (Recov_fdce_C_CLR)     -0.361    26.198    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.987    

Slack (MET) :             21.987ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.449%)  route 1.893ns (76.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 26.565 - 25.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806     1.806    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.734     1.737    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.456     2.193 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.295     2.488    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.612 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.598     4.210    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X20Y22         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    26.565    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X20Y22         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism              0.115    26.680    
                         clock uncertainty           -0.121    26.559    
    SLICE_X20Y22         FDCE (Recov_fdce_C_CLR)     -0.361    26.198    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 21.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.290%)  route 0.327ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.221     1.095    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X16Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X16Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.092%)  route 0.329ns (63.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.224     1.098    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X18Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X18Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.092%)  route 0.329ns (63.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.224     1.098    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X18Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X18Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.092%)  route 0.329ns (63.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.224     1.098    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X18Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X18Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.092%)  route 0.329ns (63.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581     0.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.105     0.829    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X21Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.224     1.098    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X18Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.850    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X18Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/C
                         clock pessimism             -0.233     0.617    
    SLICE_X18Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  TX_clk_SPW_ZynqSetup_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.388ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.968%)  route 2.648ns (82.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 26.564 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.568 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.617     6.185    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X21Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    26.564    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    26.564    
                         clock uncertainty           -0.586    25.978    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.405    25.573    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 19.388    

Slack (MET) :             19.388ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.968%)  route 2.648ns (82.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 26.564 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.031     5.444    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.568 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.617     6.185    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X21Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.612    26.612    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.561    26.564    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    26.564    
                         clock uncertainty           -0.586    25.978    
    SLICE_X21Y26         FDCE (Recov_fdce_C_CLR)     -0.405    25.573    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 19.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.881%)  route 1.154ns (86.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.937     1.972    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.217     2.234    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X21Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847     0.849    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.586     1.435    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.881%)  route 1.154ns (86.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.586ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.937     1.972    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X21Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.217     2.234    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X21Y26         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.864     0.864    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847     0.849    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X21Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.586     1.435    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.890    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.580ns (12.433%)  route 4.085ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.062     7.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg_0
    SLICE_X32Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.396    
                         clock uncertainty           -0.377    15.019    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.356    14.663    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.580ns (12.433%)  route 4.085ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.062     7.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg_0
    SLICE_X32Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.396    
                         clock uncertainty           -0.377    15.019    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.314    14.705    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.580ns (12.433%)  route 4.085ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.062     7.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_0
    SLICE_X32Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.396    
                         clock uncertainty           -0.377    15.019    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.314    14.705    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.580ns (12.433%)  route 4.085ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.062     7.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_0
    SLICE_X32Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.396    
                         clock uncertainty           -0.377    15.019    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.314    14.705    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.580ns (12.433%)  route 4.085ns (87.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 15.167 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.062     7.697    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg_0
    SLICE_X32Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.487    15.167    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X32Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.396    
                         clock uncertainty           -0.377    15.019    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.314    14.705    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.580ns (12.724%)  route 3.978ns (87.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 15.165 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.955     7.590    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg_0
    SLICE_X39Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.485    15.165    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X39Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.394    
                         clock uncertainty           -0.377    15.017    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.402    14.615    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.580ns (13.724%)  route 3.646ns (86.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 15.164 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.623     7.258    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg_0
    SLICE_X33Y30         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.484    15.163    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X33Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.393    
                         clock uncertainty           -0.377    15.016    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.402    14.614    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.580ns (17.125%)  route 2.807ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         1.784     6.419    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_1
    SLICE_X20Y25         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.562    15.241    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.265    15.507    
                         clock uncertainty           -0.377    15.130    
    SLICE_X20Y25         FDCE (Recov_fdce_C_CLR)     -0.314    14.816    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.580ns (17.125%)  route 2.807ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         1.784     6.419    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_1
    SLICE_X20Y25         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.562    15.241    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X20Y25         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.265    15.507    
                         clock uncertainty           -0.377    15.130    
    SLICE_X20Y25         FDCE (Recov_fdce_C_CLR)     -0.314    14.816    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             18.612ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.296%)  route 5.054ns (89.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 27.743 - 25.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.738     3.032    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X21Y27         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           1.023     4.511    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         4.030     8.666    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_0
    SLICE_X30Y33         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.564    27.743    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X30Y33         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.230    27.973    
                         clock uncertainty           -0.377    27.596    
    SLICE_X30Y33         FDCE (Recov_fdce_C_CLR)     -0.319    27.277    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                 18.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.191     1.461    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.191     1.461    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X2Y39          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y39          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.191     1.461    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X2Y39          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y39          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.191     1.461    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.191     1.461    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y39          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y39          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X3Y39          FDPE (Remov_fdpe_C_PRE)     -0.095     0.880    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.353%)  route 0.308ns (57.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.222     1.492    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y37          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.891     1.257    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.353%)  route 0.308ns (57.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.222     1.492    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y37          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.891     1.257    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.353%)  route 0.308ns (57.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.222     1.492    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y37          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.891     1.257    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.353%)  route 0.308ns (57.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.222     1.492    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y37          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.891     1.257    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.126%)  route 0.310ns (57.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.623     0.959    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y39          FDRE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.087 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.172    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.098     1.270 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.225     1.495    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X0Y38          FDCE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.893     1.259    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y38          FDCE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  virtual_rxclk
  To Clock:  virtual_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        8.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.642ns (21.190%)  route 2.388ns (78.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 20.846 - 12.500 ) 
    Source Clock Delay      (SCD):    12.614ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    12.614    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    13.132 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    13.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    13.680 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.963    15.644    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X11Y43         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.578    20.846    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X11Y43         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              4.307    25.153    
                         clock uncertainty           -0.252    24.901    
    SLICE_X11Y43         FDCE (Recov_fdce_C_CLR)     -0.405    24.496    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.002%)  route 2.276ns (77.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.150ns = ( 23.650 - 12.500 ) 
    Source Clock Delay      (SCD):    12.614ns
    Clock Pessimism Removal (CPR):    1.502ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    12.614    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    13.132 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    13.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    13.680 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.852    15.532    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y43         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    13.928 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    21.366    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    21.466 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    21.981    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.072 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.577    23.650    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X15Y43         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              1.502    25.152    
                         clock uncertainty           -0.252    24.900    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.402    24.498    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         24.498    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.661ns  (logic 0.642ns (24.127%)  route 2.019ns (75.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 33.341 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.594    27.775    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X18Y37         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.573    33.341    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              4.307    37.648    
                         clock uncertainty           -0.252    37.396    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.319    37.077    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                         -27.775    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.661ns  (logic 0.642ns (24.127%)  route 2.019ns (75.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 33.341 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.594    27.775    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X18Y37         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.573    33.341    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              4.307    37.648    
                         clock uncertainty           -0.252    37.396    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.319    37.077    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                         -27.775    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.661ns  (logic 0.642ns (24.127%)  route 2.019ns (75.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 33.341 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.594    27.775    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X18Y37         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.573    33.341    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y37         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism              4.307    37.648    
                         clock uncertainty           -0.252    37.396    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.319    37.077    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                         -27.775    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.455ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.642ns (25.542%)  route 1.871ns (74.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 20.842 - 12.500 ) 
    Source Clock Delay      (SCD):    12.614ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    12.614    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    13.132 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    13.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    13.680 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.447    15.128    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X18Y38         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.574    20.842    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X18Y38         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              4.307    25.149    
                         clock uncertainty           -0.252    24.897    
    SLICE_X18Y38         FDCE (Recov_fdce_C_CLR)     -0.314    24.583    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         24.583    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  9.455    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.226ns  (logic 0.642ns (28.846%)  route 1.584ns (71.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.250ns = ( 33.250 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.159    27.340    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X38Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    W8                                                0.000    25.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    31.061    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.161 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    31.676    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.767 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.482    33.250    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X38Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              4.307    37.557    
                         clock uncertainty           -0.252    37.305    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.986    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                         -27.340    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.780%)  route 1.444ns (69.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.057ns = ( 36.057 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.502ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.019    27.200    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X38Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    V10                                               0.000    25.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    33.866    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    33.966 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    34.481    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.572 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.484    36.057    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X38Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              1.502    37.559    
                         clock uncertainty           -0.252    37.307    
    SLICE_X38Y32         FDCE (Recov_fdce_C_CLR)     -0.319    36.988    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                         -27.200    
  -------------------------------------------------------------------
                         slack                                  9.788    

Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (recovery check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk rise@25.000ns - virtual_rxclk fall@12.500ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.780%)  route 1.444ns (69.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.057ns = ( 36.057 - 25.000 ) 
    Source Clock Delay      (SCD):    12.614ns = ( 25.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.502ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    13.999 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    22.651    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    22.775 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    23.359    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.460 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    25.114    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    25.632 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    26.056    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    26.180 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.019    27.200    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X38Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                     25.000    25.000 r  
    V10                                               0.000    25.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    33.866    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    33.966 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    34.481    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.572 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.484    36.057    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X38Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              1.502    37.559    
                         clock uncertainty           -0.252    37.307    
    SLICE_X38Y32         FDCE (Recov_fdce_C_CLR)     -0.319    36.988    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                         -27.200    
  -------------------------------------------------------------------
                         slack                                  9.788    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (recovery check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (virtual_rxclk fall@12.500ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.642ns (31.080%)  route 1.424ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.135ns = ( 23.635 - 12.500 ) 
    Source Clock Delay      (SCD):    12.614ns
    Clock Pessimism Removal (CPR):    1.502ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.652    10.151    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.275 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    10.859    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.960 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    12.614    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    13.132 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    13.556    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124    13.680 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.999    14.680    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y34         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    V10                                               0.000    12.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    13.928 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.438    21.366    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    21.466 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    21.981    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.072 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.562    23.635    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X29Y34         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism              1.502    25.137    
                         clock uncertainty           -0.252    24.885    
    SLICE_X29Y34         FDCE (Recov_fdce_C_CLR)     -0.405    24.480    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         24.480    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  9.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.641%)  route 0.361ns (63.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    2.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.212     3.936    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X32Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     5.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism             -2.541     3.397    
    SLICE_X32Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.330    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.641%)  route 0.361ns (63.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    2.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.212     3.936    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X32Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     5.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -2.541     3.397    
    SLICE_X32Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.330    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.641%)  route 0.361ns (63.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    2.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.212     3.936    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X32Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.332     4.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.842 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     5.091    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.120 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     5.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X32Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -2.541     3.397    
    SLICE_X32Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.330    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.438%)  route 0.365ns (63.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.215     3.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X34Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     4.220    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.839     3.380    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.438%)  route 0.365ns (63.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.215     3.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X34Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     4.220    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.839     3.380    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.438%)  route 0.365ns (63.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.215     3.939    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X34Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.819     4.220    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X34Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.839     3.380    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/CLR
                            (removal check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.707%)  route 0.376ns (64.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.227     3.951    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     4.221    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.822     3.398    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.085     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
                            (removal check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.707%)  route 0.376ns (64.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.227     3.951    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     4.221    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.822     3.398    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.085     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (removal check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.707%)  route 0.376ns (64.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.227     3.951    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y32         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.820     4.221    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X33Y32         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.822     3.398    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.085     3.313    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock virtual_rxclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_rxclk rise@0.000ns - virtual_rxclk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.166%)  route 0.369ns (63.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.170     2.519    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.786    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.812 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.554     3.365    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     3.529 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     3.679    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     3.724 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.219     3.943    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X37Y31         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529     3.067    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     3.123 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.372    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.401 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.818     4.219    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X37Y31         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.822     3.396    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.092     3.304    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.639    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.241ns  (logic 0.124ns (3.826%)  route 3.117ns (96.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.117     3.117    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.241 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.241    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y41         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.493     2.672    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y41         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.337%)  route 1.304ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.304     1.304    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.349 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.349    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y41         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.828     1.194    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y41         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 0.580ns (8.422%)  route 6.307ns (91.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.515     9.844    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.660     2.839    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 0.580ns (8.422%)  route 6.307ns (91.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.515     9.844    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.660     2.839    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 0.580ns (8.948%)  route 5.902ns (91.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.110     9.439    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.657     2.836    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 0.580ns (8.948%)  route 5.902ns (91.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.110     9.439    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.657     2.836    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.359ns  (logic 0.580ns (9.121%)  route 5.779ns (90.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.987     9.316    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.657     2.836    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.359ns  (logic 0.580ns (9.121%)  route 5.779ns (90.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          4.792     8.205    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.329 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.987     9.316    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.657     2.836    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.196ns  (logic 0.456ns (14.267%)  route 2.740ns (85.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.740     6.153    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X41Y88         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.476     2.655    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X41Y88         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.456ns (30.591%)  route 1.035ns (69.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.663     2.957    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.035     4.448    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X39Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.496     2.675    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X39Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.242%)  route 0.441ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.441     1.475    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X39Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.830     1.196    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X39Y49         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.820%)  route 1.162ns (89.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.162     2.197    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X41Y88         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.822     1.188    SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X41Y88         FDRE                                         r  SPW_ZynqSetup_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.821ns  (logic 0.186ns (6.593%)  route 2.635ns (93.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.492     3.715    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.894     1.260    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.821ns  (logic 0.186ns (6.593%)  route 2.635ns (93.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.492     3.715    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.894     1.260    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.186ns (6.494%)  route 2.678ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.535     3.757    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.894     1.260    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.186ns (6.494%)  route 2.678ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.535     3.757    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y40          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.894     1.260    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y40          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.038ns  (logic 0.186ns (6.123%)  route 2.852ns (93.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.709     3.931    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.896     1.262    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.038ns  (logic 0.186ns (6.123%)  route 2.852ns (93.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.558     0.894    SPW_ZynqSetup_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y36         FDRE                                         r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SPW_ZynqSetup_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.143     3.177    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     3.222 f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.709     3.931    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.896     1.262    SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  SPW_ZynqSetup_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  virtual_rxclk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.608ns (25.692%)  route 1.758ns (74.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.250ns = ( 20.750 - 12.500 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.729     3.023    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X31Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.828     4.307    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.152     4.459 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.930     5.389    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X34Y30         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.482    20.750    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.608ns (25.692%)  route 1.758ns (74.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.250ns = ( 20.750 - 12.500 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.729     3.023    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X31Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.828     4.307    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.152     4.459 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.930     5.389    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X34Y30         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    14.011 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.550    18.561    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    18.661 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    19.176    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.267 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.482    20.750    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.185ns (21.012%)  route 0.695ns (78.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 16.719 - 12.500 ) 
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.578     0.914    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X31Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.297     1.352    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.396 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.398     1.794    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X34Y30         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    13.038 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529    15.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    15.623 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    15.872    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    15.901 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.818    16.719    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock virtual_rxclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.185ns (21.012%)  route 0.695ns (78.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 16.719 - 12.500 ) 
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.901ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.578     0.914    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X31Y26         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.297     1.352    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.396 f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.398     1.794    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X34Y30         FDCE                                         f  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock virtual_rxclk fall edge)
                                                     12.500    12.500 f  
    W8                                                0.000    12.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    13.038 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.529    15.567    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    15.623 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    15.872    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    15.901 r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.818    16.719    SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X34Y30         FDCE                                         r  SPW_ZynqSetup_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_SPW_ZynqSetup_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SPW_ZynqSetup_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SPW_ZynqSetup_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        1.806    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    10.513 f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    12.402    SPW_ZynqSetup_i/clk_wiz_0/inst/clkfbout_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    12.503 f  SPW_ZynqSetup_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    14.306    SPW_ZynqSetup_i/clk_wiz_0/inst/clkfbout_buf_SPW_ZynqSetup_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SPW_ZynqSetup_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SPW_ZynqSetup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SPW_ZynqSetup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3574, routed)        0.597     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    SPW_ZynqSetup_i/clk_wiz_0/inst/clkfbout_SPW_ZynqSetup_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SPW_ZynqSetup_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    SPW_ZynqSetup_i/clk_wiz_0/inst/clkfbout_buf_SPW_ZynqSetup_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  SPW_ZynqSetup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





