// Seed: 694198091
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    inout supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wand id_6,
    output logic id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  always id_7 <= -1'd0;
  id_14(
      id_1, id_10
  );
endmodule
