ARM GAS  /tmp/ccMokKIu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"at32f403a_407_misc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.nvic_system_reset,"ax",%progbits
  16              		.align	1
  17              		.global	nvic_system_reset
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	nvic_system_reset:
  24              	.LFB133:
  25              		.file 1 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c"
   1:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
   2:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   **************************************************************************
   3:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @file     at32f403a_407_misc.c
   4:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @version  v2.0.8
   5:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @date     2022-04-02
   6:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief    contains all the functions for the misc firmware library
   7:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   **************************************************************************
   8:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *                       Copyright notice & Disclaimer
   9:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *
  10:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * The software Board Support Package (BSP) that is made available to
  11:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * download from Artery official website is the copyrighted work of Artery.
  12:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * Artery authorizes customers to use, copy, and distribute the BSP
  13:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * software and its related documentation for the purpose of design and
  14:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * development in conjunction with Artery microcontrollers. Use of the
  15:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * software is governed by this copyright notice and the following disclaimer.
  16:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *
  17:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  18:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  19:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  20:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  21:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  22:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  23:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *
  24:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   **************************************************************************
  25:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  26:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  27:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /* includes ------------------------------------------------------------------*/
  28:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** #include "at32f403a_407_conf.h"
  29:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  30:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /** @addtogroup AT32F403A_407_periph_driver
  31:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @{
  32:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  33:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
ARM GAS  /tmp/ccMokKIu.s 			page 2


  34:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /** @defgroup MISC
  35:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief MISC driver modules
  36:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @{
  37:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  38:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  39:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** #ifdef MISC_MODULE_ENABLED
  40:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  41:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /** @defgroup MISC_private_functions
  42:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @{
  43:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  44:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  45:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  46:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  47:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
  48:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  system reset
  49:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  none
  50:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
  51:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  52:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_system_reset(void)
  53:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
  26              		.loc 1 53 0
  27              		.cfi_startproc
  28              		@ Volatile: function does not return.
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LBB32:
  33              	.LBB33:
  34              	.LBB34:
  35              	.LBB35:
  36              		.file 2 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h"
   1:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /******************************************************************************
   2:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * @version  V5.3.0
   5:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * @date     26. March 2020
   6:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /*
   8:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  10:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  12:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  16:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  18:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * limitations under the License.
  23:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
  24:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
  25:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccMokKIu.s 			page 3


  27:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
  28:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
  34:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  38:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
  39:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  43:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  46:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  49:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  52:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  55:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __USED
  56:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  58:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  61:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  64:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  67:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  70:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  78:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccMokKIu.s 			page 4


  84:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  86:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  94:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 102:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 110:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 113:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 116:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 119:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 120:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 122:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 124:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 125:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            in the used linker script.
 129:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 130:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 131:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 133:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 135:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 136:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t const* src;
 137:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 138:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 139:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   } __copy_table_t;
 140:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 5


 141:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 142:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 143:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 144:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   } __zero_table_t;
 145:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 146:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 151:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 155:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 156:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 157:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 161:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 162:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 163:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   _start();
 164:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 165:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 166:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 168:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 169:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 172:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 173:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 176:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 177:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 180:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 181:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 184:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 185:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 189:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 190:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 191:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 192:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 196:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
ARM GAS  /tmp/ccMokKIu.s 			page 6


 198:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 200:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 201:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 202:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 203:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 207:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 209:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 211:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 212:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 213:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 214:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register
 215:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Control Register value
 217:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 218:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 220:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 221:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 222:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 224:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 225:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 226:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 227:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 229:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 233:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 235:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 236:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 237:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 239:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 240:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 241:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 242:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 243:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 244:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register
 245:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 248:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 250:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 252:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 253:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 254:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccMokKIu.s 			page 7


 255:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 256:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 260:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 262:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 264:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 265:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 266:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 267:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 268:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               IPSR Register value
 271:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 272:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 274:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 275:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 276:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 278:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 279:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 280:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 281:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 282:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get APSR Register
 283:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               APSR Register value
 285:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 286:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 288:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 289:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 290:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 292:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 293:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 294:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 295:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 296:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               xPSR Register value
 299:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 300:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 302:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 303:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 304:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 306:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 307:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 308:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 309:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 310:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
ARM GAS  /tmp/ccMokKIu.s 			page 8


 312:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 313:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 314:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 316:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 317:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 318:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 320:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 321:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 322:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 323:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 325:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 328:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 329:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 331:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 332:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 333:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 335:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 336:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 337:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 338:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 339:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 340:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 344:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 346:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 348:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 349:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 350:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 352:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 356:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 358:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 360:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 361:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 362:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 363:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 364:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 367:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 368:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
ARM GAS  /tmp/ccMokKIu.s 			page 9


 369:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 370:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 371:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 372:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 374:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 375:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 376:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 377:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 379:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 382:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 383:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 385:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 386:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 387:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 389:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 390:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 391:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 392:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 393:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 394:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 398:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 400:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 402:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 403:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 404:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 406:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 410:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 412:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 414:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 415:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 416:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 417:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 419:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               SP Register value
 422:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 423:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 425:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccMokKIu.s 			page 10


 426:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 427:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 429:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 430:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 431:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 432:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 433:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 437:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 439:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 441:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 442:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 443:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 444:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 445:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 448:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 449:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 451:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 452:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 453:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 455:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 456:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 457:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 458:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 460:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 463:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 464:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 466:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 467:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 468:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 470:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 471:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 472:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 473:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 474:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 475:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 479:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 481:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
ARM GAS  /tmp/ccMokKIu.s 			page 11


 483:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 484:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 485:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 487:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 491:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 493:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 495:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 496:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 497:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 498:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 502:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable FIQ
 503:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 506:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 508:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 510:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 511:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 512:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 513:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable FIQ
 514:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 517:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 519:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 521:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 522:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 523:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 524:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority
 525:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 527:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 528:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 530:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 531:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 532:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 534:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 535:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 536:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 537:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 539:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
ARM GAS  /tmp/ccMokKIu.s 			page 12


 540:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 542:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 543:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 545:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 546:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 547:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 549:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 550:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 551:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 552:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 553:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 554:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority
 555:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 558:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 560:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 562:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 563:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 564:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 566:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 570:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 572:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 574:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 575:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 576:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 577:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 578:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 583:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 585:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 587:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 588:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 589:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 590:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 593:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 594:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 596:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccMokKIu.s 			page 13


 597:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 598:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 600:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 601:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 602:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 603:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 605:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 608:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 609:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 611:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 612:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 613:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 615:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 616:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 617:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 618:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 619:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 620:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 624:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 626:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 628:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 629:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 630:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 632:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 636:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 638:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 640:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 641:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 642:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 646:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 647:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 650:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 651:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
ARM GAS  /tmp/ccMokKIu.s 			page 14


 654:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 655:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 656:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 659:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 661:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 665:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 666:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 667:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 669:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 670:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 671:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 672:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 674:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 678:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 681:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 683:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 686:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 687:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 688:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 690:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 691:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 692:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 693:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 694:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 695:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 696:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 700:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 701:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 704:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 706:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccMokKIu.s 			page 15


 711:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 713:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 714:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 715:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 716:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 718:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 722:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 725:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 727:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 731:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 733:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 734:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 735:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 736:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 737:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 738:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 742:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 743:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 746:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 748:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 752:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 753:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 754:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 756:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 757:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 758:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 759:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 760:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 762:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 766:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
ARM GAS  /tmp/ccMokKIu.s 			page 16


 768:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 769:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 771:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 774:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 775:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 776:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 778:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 779:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 780:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 781:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 782:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 783:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 784:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 788:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 789:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 792:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 794:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 799:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 801:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 802:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 803:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 804:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 806:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 810:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 813:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 815:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 819:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 821:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 822:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 823:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 824:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
ARM GAS  /tmp/ccMokKIu.s 			page 17


 825:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 827:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 828:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 829:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get FPSCR
 830:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 833:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 835:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
 838:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 843:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 844:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 845:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 847:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 848:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 849:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   return(0U);
 850:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 851:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 852:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 853:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 854:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 855:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set FPSCR
 856:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 859:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 861:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 869:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 871:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 872:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)fpscr;
 873:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 874:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 875:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 876:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 877:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 879:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 880:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /tmp/ccMokKIu.s 			page 18


 882:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   Access to dedicated instructions
 883:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 884:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** */
 885:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 886:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 894:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 898:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 899:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 900:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   No Operation
 901:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 903:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 905:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 906:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 909:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 911:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 912:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 913:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Event
 914:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 917:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 919:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 920:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 921:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Send Event
 922:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 924:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 926:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 927:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 928:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            after the instruction has been completed.
 932:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 933:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 935:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 937:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
 938:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 19


 939:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 940:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 944:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** {
 946:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  37              		.loc 2 946 0
  38              		.syntax unified
  39              	@ 946 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h" 1
  40 0000 BFF34F8F 		dsb 0xF
  41              	@ 0 "" 2
  42              		.thumb
  43              		.syntax unified
  44              	.LBE35:
  45              	.LBE34:
  46              		.file 3 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h"
   1:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**************************************************************************
   2:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * @file     core_cm4.h
   3:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * @version  V5.1.1
   5:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * @date     27. March 2020
   6:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
   7:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*
   8:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *
  10:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *
  12:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * You may obtain a copy of the License at
  15:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *
  16:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *
  18:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  * limitations under the License.
  23:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
  24:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  25:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__clang__)
  28:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
  30:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  31:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  34:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #include <stdint.h>
  35:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  36:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
  37:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
  38:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
  39:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 20


  40:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
  41:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  44:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  47:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  50:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
  53:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  54:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  55:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
  56:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *                 CMSIS definitions
  57:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
  58:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
  59:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup Cortex_M4
  60:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
  61:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
  62:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  63:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_version.h"
  64:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  65:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  71:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  73:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
  76:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #if defined ( __CC_ARM )
  77:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  80:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
  81:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  83:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
  84:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
  85:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  86:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
  87:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
  88:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARM_FP
  90:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  92:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
  93:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  95:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
  96:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
ARM GAS  /tmp/ccMokKIu.s 			page 21


  97:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  98:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
  99:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 100:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __GNUC__ )
 101:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 104:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
 105:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 107:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
 108:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
 109:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 110:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 111:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 112:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARMVFP__
 114:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 116:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
 117:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 119:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
 120:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
 121:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 122:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 123:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 124:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
 129:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
 132:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
 133:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 135:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 136:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if defined __FPU_VFP__
 138:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
 141:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
 144:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
 145:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 147:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 148:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #else
 153:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/ccMokKIu.s 			page 22


 154:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #endif
 156:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #else
 157:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 158:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 159:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 160:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
 161:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 162:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 164:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 165:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 166:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
 167:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
 168:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 169:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 171:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 173:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 176:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 177:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
 178:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
 179:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 180:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* check device defines and use defaults */
 181:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __CM4_REV
 183:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 186:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 187:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 191:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 192:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 196:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 197:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 201:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 202:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
 206:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 207:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
ARM GAS  /tmp/ccMokKIu.s 			page 23


 211:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
 212:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 213:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 215:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 217:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
 221:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 222:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #else
 224:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
 226:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 229:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* following defines should be used for structure members */
 230:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 234:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 236:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 237:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 238:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
 239:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *                 Register Abstraction
 240:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   Core Register contain:
 241:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core Register
 242:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Register
 243:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core SCB Register
 244:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Register
 245:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Register
 246:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core MPU Register
 247:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core FPU Register
 248:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
 249:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 250:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
 253:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 254:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 255:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief      Core Register type definitions.
 258:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 259:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 260:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 261:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 262:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 264:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef union
 265:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 266:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   struct
 267:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
ARM GAS  /tmp/ccMokKIu.s 			page 24


 268:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } APSR_Type;
 279:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 280:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* APSR Register Definitions */
 281:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 284:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 287:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 290:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 293:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 296:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 299:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 300:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 301:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 303:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef union
 304:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 305:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   struct
 306:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 307:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } IPSR_Type;
 312:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 313:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* IPSR Register Definitions */
 314:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 317:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 318:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 319:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 321:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef union
 322:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 323:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   struct
 324:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
ARM GAS  /tmp/ccMokKIu.s 			page 25


 325:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } xPSR_Type;
 340:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 341:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* xPSR Register Definitions */
 342:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 345:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 348:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 351:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 354:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 357:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 360:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 363:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 366:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 369:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 372:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 373:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 374:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 376:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef union
 377:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 378:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   struct
 379:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 380:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
ARM GAS  /tmp/ccMokKIu.s 			page 26


 382:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } CONTROL_Type;
 387:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 388:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* CONTROL Register Definitions */
 389:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 392:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 395:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 398:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 400:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 401:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 402:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 406:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 407:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 408:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 409:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 411:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 412:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 413:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }  NVIC_Type;
 427:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 428:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 432:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 434:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 435:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 436:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
ARM GAS  /tmp/ccMokKIu.s 			page 27


 439:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 440:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 441:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 442:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 443:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 445:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 446:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 447:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } SCB_Type;
 469:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 470:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 474:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 477:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 480:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 483:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 486:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 490:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 493:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 28


 496:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 499:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 502:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 505:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 508:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 511:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 514:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 517:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 521:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 525:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 528:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 531:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 534:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 537:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 540:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 543:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Control Register Definitions */
 544:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 547:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 550:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 29


 553:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 557:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 560:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 563:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 566:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 569:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 572:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 576:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 579:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 582:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 585:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 588:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 591:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 594:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 597:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 600:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 603:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 606:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 609:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  /tmp/ccMokKIu.s 			page 30


 610:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 612:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 615:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 619:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 622:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 625:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 629:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 632:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 635:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 638:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 641:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 644:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 648:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 651:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 654:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 657:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 660:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 663:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 666:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
ARM GAS  /tmp/ccMokKIu.s 			page 31


 667:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 670:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 673:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 676:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 679:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 682:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 685:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 689:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 692:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 695:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 699:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 702:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 705:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 708:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 711:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 713:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 714:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 715:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 719:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 720:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 721:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 722:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
ARM GAS  /tmp/ccMokKIu.s 			page 32


 724:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 725:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 726:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } SCnSCB_Type;
 730:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 731:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 735:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 739:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 742:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 745:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 748:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 751:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 753:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 754:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 755:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 759:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 760:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 761:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 762:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 764:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 765:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 766:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } SysTick_Type;
 771:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 772:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 776:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 779:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  /tmp/ccMokKIu.s 			page 33


 781:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 782:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 785:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 789:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Current Register Definitions */
 790:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 793:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 797:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 800:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 803:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 805:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 806:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 807:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 811:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 812:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 813:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 814:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 816:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 817:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 818:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __OM  union
 819:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 820:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccMokKIu.s 			page 34


 838:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } ITM_Type;
 848:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 849:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 853:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 857:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 860:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 863:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 866:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 869:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 872:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 875:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 878:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 881:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 885:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 888:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 891:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 893:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 894:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
ARM GAS  /tmp/ccMokKIu.s 			page 35


 895:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
 899:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 900:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 901:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
 902:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
 904:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 905:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
 906:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } DWT_Type;
 930:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 931:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Control Register Definitions */
 932:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 935:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 938:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 941:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 944:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 947:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 950:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
ARM GAS  /tmp/ccMokKIu.s 			page 36


 952:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 953:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 956:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 959:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 962:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 965:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 968:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 971:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 974:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 977:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 980:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 983:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 986:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 990:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 994:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 998:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1002:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1006:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
ARM GAS  /tmp/ccMokKIu.s 			page 37


1009:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1010:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1014:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1017:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1020:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1023:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1026:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1029:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1032:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1035:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1038:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1040:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1041:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1042:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1046:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1047:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1048:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1049:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1051:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1052:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1053:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
ARM GAS  /tmp/ccMokKIu.s 			page 38


1066:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } TPI_Type;
1078:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1079:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1083:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1087:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1091:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1094:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1097:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1100:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1104:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1107:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1111:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1115:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1118:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1121:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /tmp/ccMokKIu.s 			page 39


1123:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1124:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1127:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1130:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1133:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1137:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1140:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1144:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1147:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1150:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1153:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1156:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1159:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1162:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1166:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1169:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1173:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1177:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 40


1180:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1183:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1186:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1189:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1192:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1196:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1199:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1201:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1202:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1204:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1208:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1209:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1210:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1211:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1213:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1214:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1215:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } MPU_Type;
1227:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1228:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1230:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MPU Type Register Definitions */
1231:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1234:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 41


1237:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1240:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MPU Control Register Definitions */
1241:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1244:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1247:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1250:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1254:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1258:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1261:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1264:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1268:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1271:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1274:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1277:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1280:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1283:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1286:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1289:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1292:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  /tmp/ccMokKIu.s 			page 42


1294:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1295:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1298:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1299:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1300:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1304:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1305:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1306:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1307:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1309:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1310:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1311:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } FPU_Type;
1319:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1320:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1324:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1327:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1330:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1333:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1336:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1339:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1342:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1345:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1348:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
ARM GAS  /tmp/ccMokKIu.s 			page 43


1351:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1352:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1356:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1359:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1362:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1365:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1369:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1372:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1375:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1378:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1381:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1384:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1387:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1390:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1394:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1397:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1400:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1403:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1405:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 44


1408:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1410:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1411:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1412:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1416:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1417:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1418:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1419:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1421:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1422:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1423:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** } CoreDebug_Type;
1428:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1429:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1433:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1436:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1439:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1442:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1445:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1448:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1451:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1454:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1457:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1460:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1463:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
ARM GAS  /tmp/ccMokKIu.s 			page 45


1465:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1466:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1470:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1473:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1477:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1480:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1483:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1486:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1489:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1492:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1495:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1498:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1501:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1504:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1507:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1510:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1513:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1515:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1516:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1517:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1521:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
ARM GAS  /tmp/ccMokKIu.s 			page 46


1522:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1523:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1524:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted value.
1528:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
1529:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1531:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1532:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
1537:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1539:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1541:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1542:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1543:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1547:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1548:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1549:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1559:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1568:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif
1572:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1573:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1576:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*@} */
1577:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1578:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  /tmp/ccMokKIu.s 			page 47


1579:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1580:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
1581:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  *                Hardware Abstraction Layer
1582:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   Core Function Interface contains:
1583:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Functions
1584:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Functions
1585:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Functions
1586:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   - Core Register Access Functions
1587:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
1588:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1589:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** */
1591:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1592:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1593:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1594:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1596:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   @{
1600:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1601:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1602:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
1606:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #else
1608:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1622:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #endif
1626:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #else
1628:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1632:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1634:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1635:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
ARM GAS  /tmp/ccMokKIu.s 			page 48


1636:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1643:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1644:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1645:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Priority Grouping
1646:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            Only values from 0..7 are used.
1649:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1653:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1655:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t reg_value;
1656:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1658:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1665:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1666:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1667:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1668:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Priority Grouping
1669:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1672:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1674:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1676:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1677:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1678:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1679:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Enable Interrupt
1680:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1683:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1684:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1686:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1688:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1689:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1691:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1692:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
ARM GAS  /tmp/ccMokKIu.s 			page 49


1693:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1694:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1695:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1696:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1702:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1703:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1705:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1707:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1709:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   else
1710:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1711:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1712:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1713:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1714:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1715:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1716:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1717:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Disable Interrupt
1718:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1721:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1722:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1724:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1726:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
1728:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __ISB();
1729:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1730:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1731:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1732:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1733:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1734:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Pending Interrupt
1735:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1740:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1741:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1743:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1745:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1747:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   else
1748:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1749:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
ARM GAS  /tmp/ccMokKIu.s 			page 50


1750:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1751:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1752:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1753:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1754:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1755:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Pending Interrupt
1756:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1759:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1760:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1762:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1764:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1766:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1767:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1768:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1769:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1770:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1774:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1775:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1777:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1779:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1781:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1782:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1783:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1784:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1785:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Active Interrupt
1786:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is active.
1790:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1791:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1792:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1794:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1796:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1798:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   else
1799:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1800:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1801:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1802:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1803:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1804:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1805:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1806:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Priority
ARM GAS  /tmp/ccMokKIu.s 			page 51


1807:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1810:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1814:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1816:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1818:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1820:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   else
1821:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1822:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1824:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1825:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1826:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1827:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1828:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Priority
1829:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1832:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return             Interrupt Priority.
1834:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1836:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1838:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1839:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1841:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1843:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   else
1844:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1845:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
1847:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1848:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1849:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1850:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1851:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Encode Priority
1852:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1861:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1863:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
ARM GAS  /tmp/ccMokKIu.s 			page 52


1864:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1866:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1867:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1870:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   return (
1871:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****          );
1874:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1875:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1876:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1877:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1878:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Decode Priority
1879:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value and subpriority value.
1881:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1888:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1890:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1893:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1894:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1897:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1900:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1901:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1902:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1903:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Vector
1904:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1907:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1911:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1913:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1917:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1918:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1919:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1920:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Vector
ARM GAS  /tmp/ccMokKIu.s 			page 53


1921:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1924:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \return                 Address of interrupt handler function
1926:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1927:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1929:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
1932:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1933:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1934:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** /**
1935:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \brief   System Reset
1936:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****  */
1938:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1939:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** {
1940:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1941:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                                                                        buffered write are completed
1942:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1943:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  47              		.loc 3 1943 0
  48 0004 0549     		ldr	r1, .L3
  49 0006 CA68     		ldr	r2, [r1, #12]
  50 0008 02F4E062 		and	r2, r2, #1792
1942:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              		.loc 3 1942 0
  52 000c 044B     		ldr	r3, .L3+4
  53 000e 1343     		orrs	r3, r3, r2
  54 0010 CB60     		str	r3, [r1, #12]
  55              	.LBB36:
  56              	.LBB37:
  57              		.loc 2 946 0
  58              		.syntax unified
  59              	@ 946 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h" 1
  60 0012 BFF34F8F 		dsb 0xF
  61              	@ 0 "" 2
  62              		.thumb
  63              		.syntax unified
  64              	.L2:
  65              	.LBE37:
  66              	.LBE36:
1944:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1946:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
1947:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1948:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
1949:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __NOP();
  67              		.loc 3 1949 0
  68              		.syntax unified
  69              	@ 1949 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h" 1
  70 0016 00BF     		nop
  71              	@ 0 "" 2
  72              		.thumb
  73              		.syntax unified
ARM GAS  /tmp/ccMokKIu.s 			page 54


  74 0018 FDE7     		b	.L2
  75              	.L4:
  76 001a 00BF     		.align	2
  77              	.L3:
  78 001c 00ED00E0 		.word	-536810240
  79 0020 0400FA05 		.word	100270084
  80              	.LBE33:
  81              	.LBE32:
  82              		.cfi_endproc
  83              	.LFE133:
  85              		.section	.text.nvic_irq_enable,"ax",%progbits
  86              		.align	1
  87              		.global	nvic_irq_enable
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  93              	nvic_irq_enable:
  94              	.LFB134:
  54:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   NVIC_SystemReset();
  55:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
  56:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  57:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
  58:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  enable nvic irq
  59:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  irqn (IRQn_Type number)
  60:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  preempt_priority: preemptive priority value (starting from 0)
  61:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  sub_priority: subpriority value (starting from 0)
  62:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
  63:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  64:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_irq_enable(IRQn_Type irqn, uint32_t preempt_priority, uint32_t sub_priority)
  65:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
  95              		.loc 1 65 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 100              	.LVL0:
 101 0000 30B4     		push	{r4, r5}
 102              	.LCFI0:
 103              		.cfi_def_cfa_offset 8
 104              		.cfi_offset 4, -8
 105              		.cfi_offset 5, -4
 106              	.LVL1:
 107              	.LBB38:
 108              	.LBB39:
1674:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
 109              		.loc 3 1674 0
 110 0002 1C4B     		ldr	r3, .L12
 111 0004 DB68     		ldr	r3, [r3, #12]
 112 0006 C3F30223 		ubfx	r3, r3, #8, #3
 113              	.LVL2:
 114              	.LBE39:
 115              	.LBE38:
 116              	.LBB40:
 117              	.LBB41:
1867:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 118              		.loc 3 1867 0
ARM GAS  /tmp/ccMokKIu.s 			page 55


 119 000a C3F10704 		rsb	r4, r3, #7
 120 000e 042C     		cmp	r4, #4
 121 0010 28BF     		it	cs
 122 0012 0424     		movcs	r4, #4
 123              	.LVL3:
1868:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 124              		.loc 3 1868 0
 125 0014 1D1D     		adds	r5, r3, #4
 126 0016 062D     		cmp	r5, #6
 127 0018 22D9     		bls	.L10
 128 001a 033B     		subs	r3, r3, #3
 129              	.LVL4:
 130              	.L6:
1871:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 131              		.loc 3 1871 0
 132 001c 0125     		movs	r5, #1
 133              	.LVL5:
 134 001e 05FA04F4 		lsl	r4, r5, r4
 135              	.LVL6:
 136 0022 013C     		subs	r4, r4, #1
 137 0024 2140     		ands	r1, r1, r4
 138              	.LVL7:
 139 0026 9940     		lsls	r1, r1, r3
1872:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****          );
 140              		.loc 3 1872 0
 141 0028 05FA03F3 		lsl	r3, r5, r3
 142              	.LVL8:
 143 002c 013B     		subs	r3, r3, #1
 144 002e 1340     		ands	r3, r3, r2
1871:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 145              		.loc 3 1871 0
 146 0030 1943     		orrs	r1, r1, r3
 147              	.LVL9:
 148              	.LBE41:
 149              	.LBE40:
 150              	.LBB43:
 151              	.LBB44:
1816:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 152              		.loc 3 1816 0
 153 0032 0028     		cmp	r0, #0
 154 0034 16DB     		blt	.L7
1818:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
 155              		.loc 3 1818 0
 156 0036 0901     		lsls	r1, r1, #4
 157 0038 C9B2     		uxtb	r1, r1
 158 003a 00F16043 		add	r3, r0, #-536870912
 159 003e 03F56143 		add	r3, r3, #57600
 160 0042 83F80013 		strb	r1, [r3, #768]
 161              	.LVL10:
 162              	.L8:
 163              	.LBE44:
 164              	.LBE43:
 165              	.LBB46:
 166              	.LBB47:
1686:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 167              		.loc 3 1686 0
 168 0046 0028     		cmp	r0, #0
ARM GAS  /tmp/ccMokKIu.s 			page 56


 169 0048 08DB     		blt	.L5
1688:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 170              		.loc 3 1688 0
1689:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 171              		.loc 3 1689 0
 172 004a 4209     		lsrs	r2, r0, #5
 173 004c 00F01F00 		and	r0, r0, #31
 174              	.LVL11:
 175 0050 0123     		movs	r3, #1
 176 0052 03FA00F0 		lsl	r0, r3, r0
 177 0056 084B     		ldr	r3, .L12+4
 178 0058 43F82200 		str	r0, [r3, r2, lsl #2]
1690:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
 179              		.loc 3 1690 0
 180              	.LVL12:
 181              	.L5:
 182              	.LBE47:
 183              	.LBE46:
  66:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   uint32_t temp_priority = 0;
  67:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  68:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   /* encode priority */
  69:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   temp_priority = NVIC_EncodePriority(NVIC_GetPriorityGrouping(), preempt_priority, sub_priority);
  70:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   /* set priority */
  71:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   NVIC_SetPriority(irqn, temp_priority);
  72:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   /* enable irqn */
  73:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   NVIC_EnableIRQ(irqn);
  74:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
 184              		.loc 1 74 0
 185 005c 30BC     		pop	{r4, r5}
 186              	.LCFI1:
 187              		.cfi_remember_state
 188              		.cfi_restore 5
 189              		.cfi_restore 4
 190              		.cfi_def_cfa_offset 0
 191 005e 7047     		bx	lr
 192              	.LVL13:
 193              	.L10:
 194              	.LCFI2:
 195              		.cfi_restore_state
 196              	.LBB48:
 197              	.LBB42:
1868:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** 
 198              		.loc 3 1868 0
 199 0060 0023     		movs	r3, #0
 200              	.LVL14:
 201 0062 DBE7     		b	.L6
 202              	.LVL15:
 203              	.L7:
 204              	.LBE42:
 205              	.LBE48:
 206              	.LBB49:
 207              	.LBB45:
1822:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   }
 208              		.loc 3 1822 0
 209 0064 00F00F02 		and	r2, r0, #15
 210              	.LVL16:
 211 0068 0901     		lsls	r1, r1, #4
ARM GAS  /tmp/ccMokKIu.s 			page 57


 212 006a C9B2     		uxtb	r1, r1
 213 006c 034B     		ldr	r3, .L12+8
 214 006e 9954     		strb	r1, [r3, r2]
 215 0070 E9E7     		b	.L8
 216              	.L13:
 217 0072 00BF     		.align	2
 218              	.L12:
 219 0074 00ED00E0 		.word	-536810240
 220 0078 00E100E0 		.word	-536813312
 221 007c 14ED00E0 		.word	-536810220
 222              	.LBE45:
 223              	.LBE49:
 224              		.cfi_endproc
 225              	.LFE134:
 227              		.section	.text.nvic_irq_disable,"ax",%progbits
 228              		.align	1
 229              		.global	nvic_irq_disable
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 233              		.fpu softvfp
 235              	nvic_irq_disable:
 236              	.LFB135:
  75:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  76:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
  77:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  disable nvic irq number
  78:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  irqn (IRQn_Type number)
  79:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
  80:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  81:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_irq_disable(IRQn_Type irqn)
  82:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
 237              		.loc 1 82 0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 242              	.LVL17:
 243              	.LBB50:
 244              	.LBB51:
1724:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   {
 245              		.loc 3 1724 0
 246 0000 0028     		cmp	r0, #0
 247              	.LVL18:
 248 0002 0DDB     		blt	.L14
1726:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 249              		.loc 3 1726 0
 250 0004 4309     		lsrs	r3, r0, #5
 251 0006 00F01F00 		and	r0, r0, #31
 252 000a 0122     		movs	r2, #1
 253 000c 02FA00F0 		lsl	r0, r2, r0
 254 0010 2033     		adds	r3, r3, #32
 255 0012 044A     		ldr	r2, .L16
 256 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 257              	.LBB52:
 258              	.LBB53:
 259              		.loc 2 946 0
 260              		.syntax unified
ARM GAS  /tmp/ccMokKIu.s 			page 58


 261              	@ 946 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h" 1
 262 0018 BFF34F8F 		dsb 0xF
 263              	@ 0 "" 2
 264              		.thumb
 265              		.syntax unified
 266              	.LBE53:
 267              	.LBE52:
 268              	.LBB54:
 269              	.LBB55:
 935:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h **** }
 270              		.loc 2 935 0
 271              		.syntax unified
 272              	@ 935 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/cmsis_gcc.h" 1
 273 001c BFF36F8F 		isb 0xF
 274              	@ 0 "" 2
 275              	.LVL19:
 276              		.thumb
 277              		.syntax unified
 278              	.L14:
 279 0020 7047     		bx	lr
 280              	.L17:
 281 0022 00BF     		.align	2
 282              	.L16:
 283 0024 00E100E0 		.word	-536813312
 284              	.LBE55:
 285              	.LBE54:
 286              	.LBE51:
 287              	.LBE50:
 288              		.cfi_endproc
 289              	.LFE135:
 291              		.section	.text.nvic_priority_group_config,"ax",%progbits
 292              		.align	1
 293              		.global	nvic_priority_group_config
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu softvfp
 299              	nvic_priority_group_config:
 300              	.LFB136:
  83:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   NVIC_DisableIRQ(irqn);
  84:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
  85:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
  86:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
  87:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  config nvic priority group
  88:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  priority_group
  89:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         this parameter can be one of the following values:
  90:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_PRIORITY_GROUP_0
  91:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_PRIORITY_GROUP_1
  92:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_PRIORITY_GROUP_2
  93:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_PRIORITY_GROUP_3
  94:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_PRIORITY_GROUP_4
  95:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
  96:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
  97:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_priority_group_config(nvic_priority_group_type priority_group)
  98:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
 301              		.loc 1 98 0
 302              		.cfi_startproc
ARM GAS  /tmp/ccMokKIu.s 			page 59


 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		@ link register save eliminated.
 306              	.LVL20:
 307              	.LBB56:
 308              	.LBB57:
1658:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 309              		.loc 3 1658 0
 310 0000 074A     		ldr	r2, .L19
 311 0002 D368     		ldr	r3, [r2, #12]
 312              	.LVL21:
1659:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 313              		.loc 3 1659 0
 314 0004 23F4E063 		bic	r3, r3, #1792
 315              	.LVL22:
 316 0008 1B04     		lsls	r3, r3, #16
 317 000a 1B0C     		lsrs	r3, r3, #16
 318              	.LVL23:
1662:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
 319              		.loc 3 1662 0
 320 000c 0002     		lsls	r0, r0, #8
 321              	.LVL24:
 322 000e 00F4E060 		and	r0, r0, #1792
1661:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 323              		.loc 3 1661 0
 324 0012 1843     		orrs	r0, r0, r3
1660:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 325              		.loc 3 1660 0
 326 0014 40F0BF60 		orr	r0, r0, #100139008
 327 0018 40F40030 		orr	r0, r0, #131072
 328              	.LVL25:
1663:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/core_support/core_cm4.h **** }
 329              		.loc 3 1663 0
 330 001c D060     		str	r0, [r2, #12]
 331              	.LVL26:
 332 001e 7047     		bx	lr
 333              	.L20:
 334              		.align	2
 335              	.L19:
 336 0020 00ED00E0 		.word	-536810240
 337              	.LBE57:
 338              	.LBE56:
 339              		.cfi_endproc
 340              	.LFE136:
 342              		.section	.text.nvic_vector_table_set,"ax",%progbits
 343              		.align	1
 344              		.global	nvic_vector_table_set
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu softvfp
 350              	nvic_vector_table_set:
 351              	.LFB137:
  99:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   /* set the prigroup[10:8] bits according to nvic_prioritygroup value */
 100:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   NVIC_SetPriorityGrouping(priority_group);
 101:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
 102:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
ARM GAS  /tmp/ccMokKIu.s 			page 60


 103:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
 104:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  set the vector table location and offset.
 105:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  base
 106:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         this parameter can be one of the following values:
 107:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_VECTTAB_RAM
 108:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_VECTTAB_FLASH
 109:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  offset (vector table base offset field. this value must be a multiple of 0x200)
 110:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
 111:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
 112:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_vector_table_set(uint32_t base, uint32_t offset)
 113:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
 352              		.loc 1 113 0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		@ link register save eliminated.
 357              	.LVL27:
 114:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   SCB->VTOR = base | (offset & (uint32_t)0x1FFFFF80);
 358              		.loc 1 114 0
 359 0000 21F06041 		bic	r1, r1, #-536870912
 360              	.LVL28:
 361 0004 21F07F01 		bic	r1, r1, #127
 362 0008 0143     		orrs	r1, r1, r0
 363 000a 014B     		ldr	r3, .L22
 364 000c 9960     		str	r1, [r3, #8]
 365 000e 7047     		bx	lr
 366              	.L23:
 367              		.align	2
 368              	.L22:
 369 0010 00ED00E0 		.word	-536810240
 370              		.cfi_endproc
 371              	.LFE137:
 373              		.section	.text.nvic_lowpower_mode_config,"ax",%progbits
 374              		.align	1
 375              		.global	nvic_lowpower_mode_config
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 379              		.fpu softvfp
 381              	nvic_lowpower_mode_config:
 382              	.LFB138:
 115:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
 116:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
 117:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
 118:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  config nvic lowpower mode
 119:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  lp_mode
 120:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         this parameter can be one of the following values:
 121:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_LP_SEVONPEND
 122:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_LP_SLEEPDEEP
 123:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - NVIC_LP_SLEEPONEXIT
 124:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  new_state (new state of lp condition. ENABLE or DISABLE)
 125:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
 126:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
 127:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void nvic_lowpower_mode_config(nvic_lowpower_mode_type lp_mode, confirm_state new_state)
 128:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
 383              		.loc 1 128 0
 384              		.cfi_startproc
ARM GAS  /tmp/ccMokKIu.s 			page 61


 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387              		@ link register save eliminated.
 388              	.LVL29:
 129:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   if(new_state != FALSE)
 389              		.loc 1 129 0
 390 0000 29B9     		cbnz	r1, .L27
 130:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   {
 131:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****     SCB->SCR |= lp_mode;
 132:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   }
 133:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   else
 134:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   {
 135:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)lp_mode);
 391              		.loc 1 135 0
 392 0002 054A     		ldr	r2, .L28
 393 0004 1369     		ldr	r3, [r2, #16]
 394 0006 23EA0000 		bic	r0, r3, r0
 395              	.LVL30:
 396 000a 1061     		str	r0, [r2, #16]
 397 000c 7047     		bx	lr
 398              	.LVL31:
 399              	.L27:
 131:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   }
 400              		.loc 1 131 0
 401 000e 024B     		ldr	r3, .L28
 402 0010 1A69     		ldr	r2, [r3, #16]
 403 0012 1043     		orrs	r0, r0, r2
 404              	.LVL32:
 405 0014 1861     		str	r0, [r3, #16]
 406 0016 7047     		bx	lr
 407              	.L29:
 408              		.align	2
 409              	.L28:
 410 0018 00ED00E0 		.word	-536810240
 411              		.cfi_endproc
 412              	.LFE138:
 414              		.section	.text.systick_clock_source_config,"ax",%progbits
 415              		.align	1
 416              		.global	systick_clock_source_config
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu softvfp
 422              	systick_clock_source_config:
 423              	.LFB139:
 136:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   }
 137:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** }
 138:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** 
 139:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** /**
 140:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @brief  config systick clock source
 141:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @param  source
 142:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         this parameter can be one of the following values:
 143:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_DIV8
 144:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV
 145:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   * @retval none
 146:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   */
 147:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** void systick_clock_source_config(systick_clock_source_type source)
ARM GAS  /tmp/ccMokKIu.s 			page 62


 148:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c **** {
 424              		.loc 1 148 0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 429              	.LVL33:
 149:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   if(source == SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV)
 430              		.loc 1 149 0
 431 0000 0428     		cmp	r0, #4
 432 0002 05D0     		beq	.L33
 150:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   {
 151:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****     SysTick->CTRL |= SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 152:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   }
 153:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   else
 154:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   {
 155:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****     SysTick->CTRL &= ~(uint32_t)SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 433              		.loc 1 155 0
 434 0004 054A     		ldr	r2, .L34
 435 0006 1368     		ldr	r3, [r2]
 436 0008 23F00403 		bic	r3, r3, #4
 437 000c 1360     		str	r3, [r2]
 438 000e 7047     		bx	lr
 439              	.L33:
 151:/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/src/at32f403a_407_misc.c ****   }
 440              		.loc 1 151 0
 441 0010 024A     		ldr	r2, .L34
 442 0012 1368     		ldr	r3, [r2]
 443 0014 43F00403 		orr	r3, r3, #4
 444 0018 1360     		str	r3, [r2]
 445 001a 7047     		bx	lr
 446              	.L35:
 447              		.align	2
 448              	.L34:
 449 001c 10E000E0 		.word	-536813552
 450              		.cfi_endproc
 451              	.LFE139:
 453              		.text
 454              	.Letext0:
 455              		.file 4 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/device_support/at32f403a_407.
 456              		.file 5 "/home/y/github/EmbeddedSoftwareMCU/Tools/gcc-arm-none-eabi-unix/arm-none-eabi/include/mac
 457              		.file 6 "/home/y/github/EmbeddedSoftwareMCU/Tools/gcc-arm-none-eabi-unix/arm-none-eabi/include/sys
 458              		.file 7 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/cmsis/cm4/device_support/system_at32f40
 459              		.file 8 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/inc/at32f403a_407_misc.h"
 460              		.file 9 "/home/y/github/EmbeddedSoftwareMCU/Libraries/AT32/drivers/inc/at32f403a_407_usb.h"
ARM GAS  /tmp/ccMokKIu.s 			page 63


DEFINED SYMBOLS
                            *ABS*:0000000000000000 at32f403a_407_misc.c
     /tmp/ccMokKIu.s:16     .text.nvic_system_reset:0000000000000000 $t
     /tmp/ccMokKIu.s:23     .text.nvic_system_reset:0000000000000000 nvic_system_reset
     /tmp/ccMokKIu.s:78     .text.nvic_system_reset:000000000000001c $d
     /tmp/ccMokKIu.s:86     .text.nvic_irq_enable:0000000000000000 $t
     /tmp/ccMokKIu.s:93     .text.nvic_irq_enable:0000000000000000 nvic_irq_enable
     /tmp/ccMokKIu.s:219    .text.nvic_irq_enable:0000000000000074 $d
     /tmp/ccMokKIu.s:228    .text.nvic_irq_disable:0000000000000000 $t
     /tmp/ccMokKIu.s:235    .text.nvic_irq_disable:0000000000000000 nvic_irq_disable
     /tmp/ccMokKIu.s:283    .text.nvic_irq_disable:0000000000000024 $d
     /tmp/ccMokKIu.s:292    .text.nvic_priority_group_config:0000000000000000 $t
     /tmp/ccMokKIu.s:299    .text.nvic_priority_group_config:0000000000000000 nvic_priority_group_config
     /tmp/ccMokKIu.s:336    .text.nvic_priority_group_config:0000000000000020 $d
     /tmp/ccMokKIu.s:343    .text.nvic_vector_table_set:0000000000000000 $t
     /tmp/ccMokKIu.s:350    .text.nvic_vector_table_set:0000000000000000 nvic_vector_table_set
     /tmp/ccMokKIu.s:369    .text.nvic_vector_table_set:0000000000000010 $d
     /tmp/ccMokKIu.s:374    .text.nvic_lowpower_mode_config:0000000000000000 $t
     /tmp/ccMokKIu.s:381    .text.nvic_lowpower_mode_config:0000000000000000 nvic_lowpower_mode_config
     /tmp/ccMokKIu.s:410    .text.nvic_lowpower_mode_config:0000000000000018 $d
     /tmp/ccMokKIu.s:415    .text.systick_clock_source_config:0000000000000000 $t
     /tmp/ccMokKIu.s:422    .text.systick_clock_source_config:0000000000000000 systick_clock_source_config
     /tmp/ccMokKIu.s:449    .text.systick_clock_source_config:000000000000001c $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
