// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

//
// This file contains Fast Corner delays for the design using part EP4CGX150DF31C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "nios_handler")
  (DATE "05/03/2019 11:39:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3584:3584:3584) (4027:4027:4027))
        (IOPATH i o (1679:1679:1679) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1902:1902:1902) (2165:2165:2165))
        (IOPATH i o (1669:1669:1669) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1666:1666:1666) (1918:1918:1918))
        (IOPATH i o (1669:1669:1669) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2533:2533:2533) (2874:2874:2874))
        (IOPATH i o (1669:1669:1669) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1929:1929:1929) (2219:2219:2219))
        (IOPATH i o (1659:1659:1659) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1469:1469:1469) (1700:1700:1700))
        (IOPATH i o (1679:1679:1679) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1716:1716:1716) (1981:1981:1981))
        (IOPATH i o (1615:1615:1615) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1340:1340:1340) (1550:1550:1550))
        (IOPATH i o (1669:1669:1669) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1086:1086:1086) (1084:1084:1084))
        (IOPATH i o (1610:1610:1610) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2237:2237:2237) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cs_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cas_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ras_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_we_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2257:2257:2257) (2316:2316:2316))
        (IOPATH oe o (2238:2238:2238) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1394:1394:1394) (1397:1397:1397))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1374:1374:1374) (1377:1377:1377))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1374:1374:1374) (1377:1377:1377))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1384:1384:1384) (1387:1387:1387))
        (IOPATH oe o (1304:1304:1304) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1826:1826:1826) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (207:207:207) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3361:3361:3361) (3010:3010:3010))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3361:3361:3361) (3010:3010:3010))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3361:3361:3361) (3010:3010:3010))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT asdata (295:295:295) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT asdata (296:296:296) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (160:160:160))
        (PORT datad (133:133:133) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (179:179:179))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2392:2392:2392) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (182:182:182))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (198:198:198) (227:227:227))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1193:1193:1193) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (198:198:198) (227:227:227))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (282:282:282))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (187:187:187))
        (PORT datac (159:159:159) (181:181:181))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (270:270:270))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (169:169:169))
        (PORT datad (154:154:154) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (263:263:263))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (173:173:173))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (271:271:271))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (PORT datab (145:145:145) (188:188:188))
        (PORT datac (193:193:193) (236:236:236))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (187:187:187))
        (PORT datab (136:136:136) (182:182:182))
        (PORT datac (190:190:190) (231:231:231))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (279:279:279))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (280:280:280))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (194:194:194))
        (PORT datac (163:163:163) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (281:281:281))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (171:171:171))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (174:174:174))
        (PORT datad (150:150:150) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1195:1195:1195) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (PORT datab (145:145:145) (188:188:188))
        (PORT datac (130:130:130) (169:169:169))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (168:168:168) (193:193:193))
        (PORT datac (193:193:193) (231:231:231))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (247:247:247))
        (PORT datad (347:347:347) (423:423:423))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2501:2501:2501) (2206:2206:2206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (454:454:454))
        (PORT datab (186:186:186) (253:253:253))
        (PORT datad (199:199:199) (238:238:238))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2501:2501:2501) (2206:2206:2206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (192:192:192))
        (PORT datab (139:139:139) (185:185:185))
        (PORT datac (136:136:136) (176:176:176))
        (PORT datad (345:345:345) (422:422:422))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (183:183:183) (250:250:250))
        (PORT datad (347:347:347) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2501:2501:2501) (2206:2206:2206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (191:191:191))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (184:184:184) (236:236:236))
        (PORT datac (221:221:221) (268:268:268))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (285:285:285))
        (PORT datac (220:220:220) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (197:197:197))
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (219:219:219))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datad (174:174:174) (197:197:197))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (218:218:218))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (135:135:135))
        (PORT datab (125:125:125) (152:152:152))
        (PORT datad (145:145:145) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (158:158:158) (215:215:215))
        (PORT datac (204:204:204) (252:252:252))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (899:899:899) (1021:1021:1021))
        (PORT datad (157:157:157) (214:214:214))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (274:274:274))
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (199:199:199) (240:240:240))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (206:206:206))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (318:318:318) (380:380:380))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (288:288:288))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (224:224:224) (271:271:271))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datab (211:211:211) (257:257:257))
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (279:279:279))
        (PORT datab (139:139:139) (186:186:186))
        (PORT datac (206:206:206) (253:253:253))
        (PORT datad (138:138:138) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (409:409:409))
        (PORT datab (160:160:160) (217:217:217))
        (PORT datac (212:212:212) (255:255:255))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (138:138:138))
        (PORT datab (123:123:123) (149:149:149))
        (PORT datad (169:169:169) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (208:208:208))
        (PORT datac (207:207:207) (255:255:255))
        (PORT datad (167:167:167) (215:215:215))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_next\.000\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (319:319:319))
        (PORT datab (186:186:186) (254:254:254))
        (PORT datad (232:232:232) (285:285:285))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (915:915:915) (1041:1041:1041))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (187:187:187) (255:255:255))
        (PORT datad (232:232:232) (285:285:285))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (146:146:146))
        (PORT datab (227:227:227) (275:275:275))
        (PORT datad (149:149:149) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_state\.101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|init_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (253:253:253))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|init_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1361:1361:1361) (1373:1373:1373))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (545:545:545))
        (PORT datab (153:153:153) (202:202:202))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (225:225:225))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (831:831:831) (984:984:984))
        (PORT datad (732:732:732) (851:851:851))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1221:1221:1221))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1355:1355:1355) (1367:1367:1367))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (801:801:801))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (109:109:109) (128:128:128))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (548:548:548))
        (PORT datab (338:338:338) (409:409:409))
        (PORT datac (202:202:202) (252:252:252))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (672:672:672))
        (PORT datab (638:638:638) (747:747:747))
        (PORT datac (533:533:533) (648:648:648))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (774:774:774))
        (PORT datac (625:625:625) (738:738:738))
        (PORT datad (173:173:173) (202:202:202))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (574:574:574))
        (PORT datab (581:581:581) (668:668:668))
        (PORT datac (1070:1070:1070) (1239:1239:1239))
        (PORT datad (395:395:395) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (142:142:142))
        (PORT datad (173:173:173) (202:202:202))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1103:1103:1103))
        (PORT datab (196:196:196) (230:230:230))
        (PORT datac (329:329:329) (394:394:394))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (229:229:229))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (204:204:204) (252:252:252))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (226:226:226))
        (PORT datab (125:125:125) (150:150:150))
        (PORT datac (171:171:171) (195:195:195))
        (PORT datad (209:209:209) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (227:227:227))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (198:198:198))
        (PORT datad (204:204:204) (252:252:252))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (777:777:777))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (99:99:99) (120:120:120))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (298:298:298))
        (PORT datab (967:967:967) (1111:1111:1111))
        (PORT datad (181:181:181) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (745:745:745))
        (PORT datac (757:757:757) (866:866:866))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (674:674:674))
        (PORT datab (641:641:641) (751:751:751))
        (PORT datac (535:535:535) (651:651:651))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (624:624:624) (737:737:737))
        (PORT datad (641:641:641) (743:743:743))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (673:673:673))
        (PORT datab (638:638:638) (748:748:748))
        (PORT datac (533:533:533) (649:649:649))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (254:254:254))
        (PORT datab (294:294:294) (337:337:337))
        (PORT datac (112:112:112) (134:134:134))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (143:143:143))
        (PORT datac (454:454:454) (526:526:526))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1339:1339:1339) (1352:1352:1352))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (455:455:455))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (494:494:494))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (496:496:496))
        (PORT datab (155:155:155) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (170:170:170))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (205:205:205))
        (PORT datab (146:146:146) (190:190:190))
        (PORT datad (472:472:472) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (208:208:208))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (471:471:471) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (133:133:133) (174:174:174))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (187:187:187))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (224:224:224) (263:263:263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (484:484:484))
        (PORT datab (473:473:473) (551:551:551))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (177:177:177) (175:175:175))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (298:298:298) (335:335:335))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (227:227:227))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (304:304:304) (344:344:344))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (302:302:302) (341:341:341))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (849:849:849) (761:761:761))
        (PORT ena (781:781:781) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (558:558:558) (636:636:636))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (778:778:778) (707:707:707))
        (PORT ena (627:627:627) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (778:778:778) (707:707:707))
        (PORT ena (627:627:627) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (191:191:191))
        (PORT datab (140:140:140) (185:185:185))
        (PORT datad (187:187:187) (230:230:230))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (495:495:495))
        (PORT datab (139:139:139) (185:185:185))
        (PORT datac (548:548:548) (612:612:612))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (778:778:778) (707:707:707))
        (PORT ena (596:596:596) (633:633:633))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (431:431:431))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (442:442:442))
        (PORT datab (620:620:620) (721:721:721))
        (PORT datac (235:235:235) (295:295:295))
        (PORT datad (603:603:603) (696:696:696))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (436:436:436))
        (PORT datab (663:663:663) (774:774:774))
        (PORT datac (228:228:228) (288:288:288))
        (PORT datad (159:159:159) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (441:441:441))
        (PORT datab (659:659:659) (769:769:769))
        (PORT datac (234:234:234) (294:294:294))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (135:135:135))
        (PORT datac (91:91:91) (111:111:111))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (480:480:480) (562:562:562))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (140:140:140))
        (PORT datad (160:160:160) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (437:437:437))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (203:203:203))
        (PORT datac (340:340:340) (400:400:400))
        (PORT datad (165:165:165) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (740:740:740))
        (PORT datac (841:841:841) (985:985:985))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (820:820:820))
        (PORT datab (493:493:493) (583:583:583))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1224:1224:1224))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1357:1357:1357) (1369:1369:1369))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (869:869:869))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (675:675:675))
        (PORT datab (646:646:646) (757:757:757))
        (PORT datac (538:538:538) (655:655:655))
        (PORT datad (772:772:772) (915:915:915))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (740:740:740))
        (PORT datab (687:687:687) (811:811:811))
        (PORT datac (539:539:539) (646:646:646))
        (PORT datad (401:401:401) (491:491:491))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (674:674:674))
        (PORT datab (642:642:642) (753:753:753))
        (PORT datac (536:536:536) (652:652:652))
        (PORT datad (772:772:772) (915:915:915))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (220:220:220) (254:254:254))
        (PORT datac (106:106:106) (125:125:125))
        (PORT datad (463:463:463) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (674:674:674))
        (PORT datab (643:643:643) (754:754:754))
        (PORT datac (537:537:537) (653:653:653))
        (PORT datad (772:772:772) (915:915:915))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (742:742:742))
        (PORT datab (388:388:388) (443:443:443))
        (PORT datac (760:760:760) (869:869:869))
        (PORT datad (286:286:286) (321:321:321))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (798:798:798))
        (PORT datab (688:688:688) (820:820:820))
        (PORT datac (811:811:811) (950:950:950))
        (PORT datad (821:821:821) (973:973:973))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (789:789:789))
        (PORT datab (703:703:703) (837:837:837))
        (PORT datac (824:824:824) (966:966:966))
        (PORT datad (812:812:812) (963:963:963))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (847:847:847))
        (PORT datab (185:185:185) (213:213:213))
        (PORT datac (158:158:158) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (792:792:792))
        (PORT datab (698:698:698) (832:832:832))
        (PORT datac (820:820:820) (961:961:961))
        (PORT datad (815:815:815) (966:966:966))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (334:334:334))
        (PORT datab (220:220:220) (263:263:263))
        (PORT datad (834:834:834) (992:992:992))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (333:333:333))
        (PORT datab (228:228:228) (266:266:266))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (815:815:815) (955:955:955))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (312:312:312))
        (PORT datab (299:299:299) (339:339:339))
        (PORT datac (103:103:103) (122:122:122))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (791:791:791))
        (PORT datab (699:699:699) (833:833:833))
        (PORT datac (821:821:821) (962:962:962))
        (PORT datad (814:814:814) (965:965:965))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1095:1095:1095))
        (PORT datab (820:820:820) (974:974:974))
        (PORT datac (355:355:355) (416:416:416))
        (PORT datad (336:336:336) (376:376:376))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1094:1094:1094))
        (PORT datab (818:818:818) (971:971:971))
        (PORT datac (354:354:354) (415:415:415))
        (PORT datad (335:335:335) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (788:788:788))
        (PORT datab (704:704:704) (839:839:839))
        (PORT datac (825:825:825) (967:967:967))
        (PORT datad (811:811:811) (962:962:962))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (216:216:216))
        (PORT datac (412:412:412) (460:460:460))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (145:145:145))
        (PORT datab (444:444:444) (517:517:517))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (791:791:791))
        (PORT datab (700:700:700) (834:834:834))
        (PORT datac (822:822:822) (963:963:963))
        (PORT datad (814:814:814) (965:965:965))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (912:912:912))
        (PORT datab (676:676:676) (774:774:774))
        (PORT datac (700:700:700) (826:826:826))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (921:921:921))
        (PORT datab (620:620:620) (721:721:721))
        (PORT datac (610:610:610) (710:710:710))
        (PORT datad (820:820:820) (950:950:950))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (789:789:789))
        (PORT datab (702:702:702) (836:836:836))
        (PORT datac (823:823:823) (965:965:965))
        (PORT datad (813:813:813) (963:963:963))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (910:910:910))
        (PORT datac (696:696:696) (822:822:822))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (403:403:403))
        (PORT datab (121:121:121) (146:146:146))
        (PORT datac (168:168:168) (193:193:193))
        (PORT datad (181:181:181) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (246:246:246))
        (PORT datab (429:429:429) (482:482:482))
        (PORT datac (315:315:315) (368:368:368))
        (PORT datad (163:163:163) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (539:539:539))
        (PORT datab (677:677:677) (775:775:775))
        (PORT datac (179:179:179) (215:215:215))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (201:201:201))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (745:745:745))
        (PORT datac (374:374:374) (426:426:426))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (200:200:200))
        (PORT datac (413:413:413) (460:460:460))
        (PORT datad (466:466:466) (515:515:515))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1092:1092:1092))
        (PORT datab (815:815:815) (968:968:968))
        (PORT datac (353:353:353) (414:414:414))
        (PORT datad (333:333:333) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (795:795:795))
        (PORT datab (693:693:693) (826:826:826))
        (PORT datac (816:816:816) (956:956:956))
        (PORT datad (818:818:818) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (637:637:637))
        (PORT datac (167:167:167) (193:193:193))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (796:796:796))
        (PORT datab (691:691:691) (824:824:824))
        (PORT datac (814:814:814) (954:954:954))
        (PORT datad (819:819:819) (971:971:971))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (795:795:795))
        (PORT datab (692:692:692) (825:825:825))
        (PORT datac (815:815:815) (955:955:955))
        (PORT datad (819:819:819) (970:970:970))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (503:503:503))
        (PORT datac (309:309:309) (346:346:346))
        (PORT datad (164:164:164) (183:183:183))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (246:246:246))
        (PORT datab (560:560:560) (635:635:635))
        (PORT datad (188:188:188) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (205:205:205))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (207:207:207))
        (PORT datab (303:303:303) (352:352:352))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (273:273:273) (307:307:307))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (161:161:161))
        (PORT datac (801:801:801) (943:943:943))
        (PORT datad (317:317:317) (357:357:357))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (675:675:675))
        (PORT datab (645:645:645) (756:756:756))
        (PORT datac (538:538:538) (654:654:654))
        (PORT datad (772:772:772) (915:915:915))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (986:986:986))
        (PORT datab (202:202:202) (245:245:245))
        (PORT datac (201:201:201) (242:242:242))
        (PORT datad (836:836:836) (995:995:995))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (245:245:245))
        (PORT datab (228:228:228) (266:266:266))
        (PORT datac (941:941:941) (1099:1099:1099))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (141:141:141))
        (PORT datab (111:111:111) (137:137:137))
        (PORT datac (292:292:292) (328:328:328))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (894:894:894))
        (PORT datab (279:279:279) (309:309:309))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (847:847:847))
        (PORT datab (913:913:913) (1047:1047:1047))
        (PORT datac (487:487:487) (558:558:558))
        (PORT datad (900:900:900) (1028:1028:1028))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (572:572:572))
        (PORT datab (1061:1061:1061) (1236:1236:1236))
        (PORT datac (890:890:890) (1007:1007:1007))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (746:746:746))
        (PORT datab (683:683:683) (811:811:811))
        (PORT datac (494:494:494) (571:571:571))
        (PORT datad (511:511:511) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (771:771:771) (892:892:892))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (491:491:491) (584:584:584))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (560:560:560))
        (PORT datab (475:475:475) (567:567:567))
        (PORT datac (136:136:136) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (175:175:175))
        (PORT datad (456:456:456) (536:536:536))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (569:569:569))
        (PORT datac (516:516:516) (593:593:593))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (739:739:739))
        (PORT datab (688:688:688) (812:812:812))
        (PORT datac (539:539:539) (646:646:646))
        (PORT datad (400:400:400) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (634:634:634))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1917w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (187:187:187))
        (PORT datab (139:139:139) (181:181:181))
        (PORT datac (1259:1259:1259) (1422:1422:1422))
        (PORT datad (342:342:342) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (670:670:670))
        (PORT datac (525:525:525) (606:606:606))
        (PORT datad (406:406:406) (498:498:498))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (631:631:631))
        (PORT datab (631:631:631) (736:736:736))
        (PORT datac (540:540:540) (648:648:648))
        (PORT datad (664:664:664) (779:779:779))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (524:524:524))
        (PORT datab (109:109:109) (134:134:134))
        (PORT datac (610:610:610) (716:716:716))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (291:291:291))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datad (149:149:149) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (610:610:610))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datad (586:586:586) (676:676:676))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (291:291:291))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (220:220:220))
        (PORT datad (100:100:100) (124:124:124))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (290:290:290))
        (PORT datac (124:124:124) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (665:665:665))
        (PORT datad (154:154:154) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT asdata (272:272:272) (290:290:290))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (289:289:289))
        (PORT datab (134:134:134) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (548:548:548))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (669:669:669))
        (PORT datab (548:548:548) (639:639:639))
        (PORT datac (788:788:788) (902:902:902))
        (PORT datad (428:428:428) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (563:563:563))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (677:677:677))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1220:1220:1220))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1354:1354:1354) (1366:1366:1366))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (892:892:892))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT asdata (299:299:299) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (202:202:202))
        (PORT datab (484:484:484) (577:577:577))
        (PORT datac (340:340:340) (401:401:401))
        (PORT datad (162:162:162) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (344:344:344))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (PORT sload (701:701:701) (647:647:647))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (190:190:190))
        (PORT datac (221:221:221) (277:277:277))
        (PORT datad (217:217:217) (269:269:269))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (288:288:288))
        (PORT datac (421:421:421) (478:478:478))
        (PORT datad (215:215:215) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (505:505:505))
        (PORT datab (342:342:342) (408:408:408))
        (PORT datac (226:226:226) (282:282:282))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (959:959:959) (1075:1075:1075))
        (PORT ena (491:491:491) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datac (389:389:389) (477:477:477))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (471:471:471))
        (PORT datab (591:591:591) (695:695:695))
        (PORT datac (379:379:379) (463:463:463))
        (PORT datad (210:210:210) (255:255:255))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (288:288:288))
        (PORT datab (432:432:432) (491:491:491))
        (PORT datac (386:386:386) (474:474:474))
        (PORT datad (216:216:216) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (501:501:501))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datac (222:222:222) (279:279:279))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (959:959:959) (1075:1075:1075))
        (PORT ena (406:406:406) (427:427:427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (616:616:616))
        (PORT datac (953:953:953) (1098:1098:1098))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (548:548:548))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (502:502:502))
        (PORT datac (201:201:201) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (206:206:206))
        (PORT datac (167:167:167) (187:187:187))
        (PORT datad (164:164:164) (211:211:211))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (267:267:267))
        (PORT datab (279:279:279) (320:320:320))
        (PORT datac (324:324:324) (377:377:377))
        (PORT datad (334:334:334) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (496:496:496))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (549:549:549) (613:613:613))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (778:778:778) (707:707:707))
        (PORT ena (596:596:596) (633:633:633))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (206:206:206))
        (PORT datab (339:339:339) (412:412:412))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (201:201:201) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (208:208:208))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (336:336:336) (404:404:404))
        (PORT datad (203:203:203) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (638:638:638) (697:697:697))
        (PORT ena (492:492:492) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (431:431:431))
        (PORT datab (449:449:449) (514:514:514))
        (PORT datac (332:332:332) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (499:499:499))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datad (348:348:348) (418:418:418))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (431:431:431) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (698:698:698))
        (PORT datac (553:553:553) (632:632:632))
        (PORT datad (555:555:555) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT asdata (297:297:297) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT asdata (299:299:299) (338:338:338))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|enable_action_strobe\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (944:944:944) (1087:1087:1087))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (484:484:484))
        (PORT datab (363:363:363) (426:426:426))
        (PORT datad (130:130:130) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (753:753:753))
        (PORT datac (649:649:649) (746:746:746))
        (PORT datad (526:526:526) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (493:493:493))
        (PORT datab (642:642:642) (744:744:744))
        (PORT datad (779:779:779) (897:897:897))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (927:927:927))
        (PORT datac (493:493:493) (568:568:568))
        (PORT datad (390:390:390) (462:462:462))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1067:1067:1067))
        (PORT datab (119:119:119) (143:143:143))
        (PORT datac (495:495:495) (569:569:569))
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (773:773:773))
        (PORT datab (549:549:549) (640:640:640))
        (PORT datac (127:127:127) (169:169:169))
        (PORT datad (636:636:636) (732:732:732))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1065:1065:1065))
        (PORT datac (498:498:498) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (243:243:243))
        (PORT datad (547:547:547) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1297:1297:1297))
        (PORT datab (1045:1045:1045) (1208:1208:1208))
        (PORT datac (692:692:692) (800:800:800))
        (PORT datad (1110:1110:1110) (1285:1285:1285))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1067:1067:1067))
        (PORT datac (494:494:494) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datad (297:297:297) (348:348:348))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (618:618:618))
        (PORT datab (315:315:315) (351:351:351))
        (PORT datac (952:952:952) (1098:1098:1098))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (591:591:591))
        (PORT datab (393:393:393) (466:466:466))
        (PORT datac (123:123:123) (164:164:164))
        (PORT datad (786:786:786) (904:904:904))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (624:624:624))
        (PORT datab (966:966:966) (1114:1114:1114))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT sload (537:537:537) (517:517:517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (526:526:526) (589:589:589))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (483:483:483))
        (PORT datab (362:362:362) (426:426:426))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (273:273:273))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (374:374:374))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datab (470:470:470) (542:542:542))
        (PORT datac (488:488:488) (569:569:569))
        (PORT datad (164:164:164) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (483:483:483))
        (PORT datac (347:347:347) (406:406:406))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (948:948:948))
        (PORT datab (878:878:878) (1039:1039:1039))
        (PORT datac (947:947:947) (1087:1087:1087))
        (PORT datad (692:692:692) (813:813:813))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (620:620:620))
        (PORT datac (155:155:155) (207:207:207))
        (PORT datad (649:649:649) (747:747:747))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1339:1339:1339) (1352:1352:1352))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (370:370:370) (416:416:416))
        (PORT ena (1136:1136:1136) (1271:1271:1271))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (632:632:632))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT asdata (303:303:303) (342:342:342))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (591:591:591))
        (PORT datab (506:506:506) (600:600:600))
        (PORT datac (398:398:398) (478:478:478))
        (PORT datad (379:379:379) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (698:698:698))
        (PORT datab (878:878:878) (1040:1040:1040))
        (PORT datac (591:591:591) (682:682:682))
        (PORT datad (803:803:803) (921:921:921))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (234:234:234))
        (PORT datac (157:157:157) (208:208:208))
        (PORT datad (231:231:231) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (668:668:668))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1877w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (192:192:192))
        (PORT datab (133:133:133) (173:173:173))
        (PORT datac (1256:1256:1256) (1419:1419:1419))
        (PORT datad (340:340:340) (394:394:394))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (985:985:985))
        (PORT datab (229:229:229) (267:267:267))
        (PORT datac (940:940:940) (1098:1098:1098))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (398:398:398))
        (PORT datac (327:327:327) (397:397:397))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (598:598:598))
        (PORT datab (454:454:454) (524:524:524))
        (PORT datad (185:185:185) (210:210:210))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (502:502:502))
        (PORT datab (336:336:336) (401:401:401))
        (PORT datac (219:219:219) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (564:564:564))
        (PORT datac (342:342:342) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (373:373:373))
        (PORT datab (515:515:515) (610:610:610))
        (PORT datac (142:142:142) (186:186:186))
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (452:452:452))
        (PORT datab (157:157:157) (207:207:207))
        (PORT datad (572:572:572) (670:670:670))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (108:108:108) (133:133:133))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (605:605:605) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (468:468:468))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datac (381:381:381) (465:465:465))
        (PORT datad (470:470:470) (544:544:544))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (283:283:283))
        (PORT datab (155:155:155) (204:204:204))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (499:499:499) (587:587:587))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (231:231:231))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (671:671:671))
        (PORT datab (156:156:156) (206:206:206))
        (PORT datac (140:140:140) (183:183:183))
        (PORT datad (571:571:571) (668:668:668))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (406:406:406))
        (PORT datab (122:122:122) (146:146:146))
        (PORT datac (164:164:164) (188:188:188))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (374:374:374))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (605:605:605) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (455:455:455))
        (PORT datac (492:492:492) (584:584:584))
        (PORT datad (370:370:370) (444:444:444))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (489:489:489))
        (PORT datad (343:343:343) (406:406:406))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (601:601:601))
        (PORT datab (367:367:367) (448:448:448))
        (PORT datac (404:404:404) (483:483:483))
        (PORT datad (350:350:350) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (489:489:489))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (484:484:484))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (406:406:406) (485:485:485))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (407:407:407) (486:486:486))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (490:490:490))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (180:180:180))
        (PORT datac (404:404:404) (483:483:483))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (PORT ena (433:433:433) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (449:449:449))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (442:442:442))
        (PORT datab (415:415:415) (496:496:496))
        (PORT datac (171:171:171) (200:200:200))
        (PORT datad (455:455:455) (531:531:531))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (603:603:603))
        (PORT datad (226:226:226) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (605:605:605))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (144:144:144))
        (PORT datab (150:150:150) (194:194:194))
        (PORT datac (406:406:406) (484:484:484))
        (PORT datad (345:345:345) (408:408:408))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT asdata (177:177:177) (175:175:175))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (735:735:735) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1204:1204:1204))
        (PORT ena (505:505:505) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (263:263:263))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (829:829:829) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (198:198:198))
        (PORT datab (371:371:371) (448:448:448))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (466:466:466))
        (PORT datab (150:150:150) (195:195:195))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (423:423:423))
        (PORT datac (368:368:368) (440:440:440))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (466:466:466))
        (PORT datab (224:224:224) (272:272:272))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (466:466:466))
        (PORT datab (207:207:207) (262:262:262))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (466:466:466))
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (481:481:481))
        (PORT datab (415:415:415) (499:499:499))
        (PORT datac (376:376:376) (440:440:440))
        (PORT datad (393:393:393) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (373:373:373) (454:454:454))
        (PORT datac (601:601:601) (674:674:674))
        (PORT datad (460:460:460) (531:531:531))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (PORT datab (208:208:208) (263:263:263))
        (PORT datac (136:136:136) (178:178:178))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (473:473:473))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (362:362:362) (420:420:420))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (423:423:423))
        (PORT datab (124:124:124) (150:150:150))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (364:364:364))
        (PORT datab (150:150:150) (195:195:195))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (493:493:493) (586:586:586))
        (PORT datad (356:356:356) (433:433:433))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (397:397:397))
        (PORT datab (418:418:418) (499:499:499))
        (PORT datac (500:500:500) (582:582:582))
        (PORT datad (455:455:455) (531:531:531))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (663:663:663) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (735:735:735) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1240:1240:1240))
        (PORT asdata (519:519:519) (579:579:579))
        (PORT clrn (1232:1232:1232) (1198:1198:1198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1230:1230:1230))
        (PORT asdata (551:551:551) (628:628:628))
        (PORT clrn (1222:1222:1222) (1187:1187:1187))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (951:951:951) (1108:1108:1108))
        (PORT datad (665:665:665) (788:788:788))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (861:861:861))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (440:440:440))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (637:637:637))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (921:921:921))
        (PORT datab (625:625:625) (729:729:729))
        (PORT datac (604:604:604) (701:701:701))
        (PORT datad (301:301:301) (340:340:340))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (178:178:178) (234:234:234))
        (PORT datad (148:148:148) (204:204:204))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1867w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (190:190:190))
        (PORT datab (135:135:135) (176:176:176))
        (PORT datac (1257:1257:1257) (1420:1420:1420))
        (PORT datad (341:341:341) (394:394:394))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1220:1220:1220))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1354:1354:1354) (1366:1366:1366))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (316:316:316))
        (PORT datab (184:184:184) (251:251:251))
        (PORT datad (232:232:232) (285:285:285))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (489:489:489))
        (PORT datad (522:522:522) (613:613:613))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|f_select)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (233:233:233))
        (PORT datab (560:560:560) (661:661:661))
        (PORT datac (155:155:155) (199:199:199))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (596:596:596))
        (PORT datab (135:135:135) (161:161:161))
        (PORT datad (236:236:236) (282:282:282))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1269:1269:1269) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (309:309:309))
        (PORT datab (365:365:365) (427:427:427))
        (PORT datac (391:391:391) (477:477:477))
        (PORT datad (163:163:163) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1269:1269:1269) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (272:272:272))
        (PORT datac (199:199:199) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (554:554:554) (637:637:637))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (901:901:901))
        (PORT datab (331:331:331) (375:375:375))
        (PORT datac (615:615:615) (722:722:722))
        (PORT datad (978:978:978) (1110:1110:1110))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (747:747:747))
        (PORT datab (681:681:681) (804:804:804))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (404:404:404) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (415:415:415))
        (PORT datad (342:342:342) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1361:1361:1361) (1373:1373:1373))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (600:600:600))
        (PORT datab (628:628:628) (720:720:720))
        (PORT datac (719:719:719) (809:809:809))
        (PORT datad (690:690:690) (777:777:777))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (950:950:950))
        (PORT datab (877:877:877) (1038:1038:1038))
        (PORT datac (357:357:357) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (617:617:617))
        (PORT datad (963:963:963) (1125:1125:1125))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (236:236:236))
        (PORT datac (154:154:154) (206:206:206))
        (PORT datad (230:230:230) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (233:233:233))
        (PORT datac (163:163:163) (215:215:215))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (248:248:248))
        (PORT datab (346:346:346) (416:416:416))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (253:253:253))
        (PORT datab (120:120:120) (144:144:144))
        (PORT datac (210:210:210) (261:261:261))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (332:332:332) (351:351:351))
        (PORT sload (537:537:537) (517:517:517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (580:580:580))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (918:918:918) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (260:260:260))
        (PORT datac (487:487:487) (585:585:585))
        (PORT datad (510:510:510) (610:610:610))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1115:1115:1115) (1284:1284:1284))
        (PORT datac (451:451:451) (528:528:528))
        (PORT datad (184:184:184) (225:225:225))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (383:383:383) (453:453:453))
        (PORT datac (649:649:649) (761:761:761))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (495:495:495))
        (PORT datab (642:642:642) (744:744:744))
        (PORT datac (490:490:490) (564:564:564))
        (PORT datad (779:779:779) (897:897:897))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (331:331:331) (397:397:397))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1191:1191:1191) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (601:601:601))
        (PORT datac (397:397:397) (477:477:477))
        (PORT datad (447:447:447) (522:522:522))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (548:548:548))
        (PORT datac (791:791:791) (905:905:905))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (781:781:781))
        (PORT datab (384:384:384) (453:453:453))
        (PORT datac (325:325:325) (382:382:382))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT asdata (388:388:388) (437:437:437))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (528:528:528) (637:637:637))
        (PORT datac (488:488:488) (586:586:586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1288:1288:1288))
        (PORT datac (351:351:351) (414:414:414))
        (PORT datad (332:332:332) (396:396:396))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (783:783:783))
        (PORT datab (388:388:388) (458:458:458))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (481:481:481))
        (PORT datab (524:524:524) (632:632:632))
        (PORT datac (492:492:492) (591:591:591))
        (PORT datad (340:340:340) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1288:1288:1288))
        (PORT datac (353:353:353) (410:410:410))
        (PORT datad (333:333:333) (400:400:400))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (658:658:658) (757:757:757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (568:568:568))
        (PORT datab (366:366:366) (432:432:432))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (349:349:349) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (681:681:681) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1286:1286:1286))
        (PORT datac (455:455:455) (531:531:531))
        (PORT datad (329:329:329) (392:392:392))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (387:387:387) (458:458:458))
        (PORT datac (649:649:649) (761:761:761))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (589:589:589))
        (PORT datab (350:350:350) (420:420:420))
        (PORT datac (341:341:341) (402:402:402))
        (PORT datad (382:382:382) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (946:946:946))
        (PORT datab (145:145:145) (189:189:189))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (496:496:496))
        (PORT datab (149:149:149) (193:193:193))
        (PORT datac (370:370:370) (435:435:435))
        (PORT datad (659:659:659) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT asdata (498:498:498) (546:546:546))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (450:450:450))
        (PORT datab (525:525:525) (634:634:634))
        (PORT datac (491:491:491) (589:589:589))
        (PORT datad (389:389:389) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (618:618:618))
        (PORT datab (971:971:971) (1119:1119:1119))
        (PORT datac (352:352:352) (413:413:413))
        (PORT datad (587:587:587) (677:677:677))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (253:253:253))
        (PORT datab (348:348:348) (415:415:415))
        (PORT datad (173:173:173) (201:201:201))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (348:348:348))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (309:309:309) (345:345:345))
        (PORT sload (678:678:678) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (413:413:413))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1191:1191:1191) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (488:488:488))
        (PORT datab (520:520:520) (626:626:626))
        (PORT datac (352:352:352) (412:412:412))
        (PORT datad (497:497:497) (595:595:595))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[7\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (865:865:865))
        (PORT datab (494:494:494) (590:590:590))
        (PORT datac (935:935:935) (1090:1090:1090))
        (PORT datad (338:338:338) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (214:214:214))
        (PORT datad (128:128:128) (172:172:172))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (295:295:295))
        (PORT datad (225:225:225) (280:280:280))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (181:181:181))
        (PORT datab (128:128:128) (156:156:156))
        (PORT datac (165:165:165) (189:189:189))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (423:423:423))
        (PORT datab (484:484:484) (553:553:553))
        (PORT datad (174:174:174) (195:195:195))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1209:1209:1209))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (156:156:156) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1209:1209:1209))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (427:427:427))
        (PORT datab (480:480:480) (549:549:549))
        (PORT datac (120:120:120) (159:159:159))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1209:1209:1209))
        (PORT ena (489:489:489) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (306:306:306))
        (PORT datad (149:149:149) (198:198:198))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (440:440:440))
        (PORT datab (128:128:128) (157:157:157))
        (PORT datac (882:882:882) (1025:1025:1025))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (219:219:219))
        (PORT datac (138:138:138) (182:182:182))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (445:445:445))
        (PORT datab (128:128:128) (157:157:157))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (143:143:143) (187:187:187))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1258:1258:1258))
        (PORT asdata (633:633:633) (686:686:686))
        (PORT clrn (1250:1250:1250) (1216:1216:1216))
        (PORT ena (797:797:797) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (237:237:237))
        (PORT datab (174:174:174) (235:235:235))
        (PORT datad (541:541:541) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ien_AF\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1085:1085:1085))
        (PORT datab (455:455:455) (525:525:525))
        (PORT datac (477:477:477) (564:564:564))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (PORT ena (818:818:818) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (547:547:547))
        (PORT datab (150:150:150) (196:196:196))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (548:548:548))
        (PORT datab (150:150:150) (196:196:196))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (200:200:200))
        (PORT datab (441:441:441) (499:499:499))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (144:144:144) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (271:271:271))
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (197:197:197))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (201:201:201))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (208:208:208))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (419:419:419))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (109:109:109) (134:134:134))
        (PORT datac (140:140:140) (184:184:184))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (142:142:142))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datac (408:408:408) (487:487:487))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (748:748:748) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT asdata (376:376:376) (420:420:420))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT asdata (528:528:528) (600:600:600))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (399:399:399) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT asdata (499:499:499) (549:549:549))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (735:735:735) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (464:464:464) (544:544:544))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (398:398:398))
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (735:735:735) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (260:260:260))
        (PORT datab (368:368:368) (444:444:444))
        (PORT datac (354:354:354) (427:427:427))
        (PORT datad (197:197:197) (241:241:241))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT asdata (1120:1120:1120) (1265:1265:1265))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (368:368:368))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (198:198:198) (244:244:244))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (304:304:304))
        (PORT datac (148:148:148) (188:188:188))
        (PORT datad (473:473:473) (554:554:554))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (388:388:388))
        (PORT datab (331:331:331) (390:390:390))
        (PORT datac (327:327:327) (379:379:379))
        (PORT datad (324:324:324) (382:382:382))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (402:402:402))
        (PORT datab (211:211:211) (257:257:257))
        (PORT datac (430:430:430) (488:488:488))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (122:122:122) (148:148:148))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (607:607:607))
        (PORT datab (493:493:493) (564:564:564))
        (PORT datac (322:322:322) (372:372:372))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (516:516:516))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT asdata (300:300:300) (339:339:339))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (265:265:265))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (PORT datab (367:367:367) (443:443:443))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (255:255:255))
        (PORT datab (139:139:139) (184:184:184))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (428:428:428))
        (PORT datab (229:229:229) (276:276:276))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (566:566:566))
        (PORT datac (611:611:611) (695:695:695))
        (PORT datad (506:506:506) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (141:141:141))
        (PORT datad (155:155:155) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT asdata (268:268:268) (286:286:286))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (412:412:412) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (177:177:177))
        (PORT datad (203:203:203) (251:251:251))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1382:1382:1382))
        (PORT datab (1228:1228:1228) (1424:1424:1424))
        (PORT datad (534:534:534) (617:617:617))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (413:413:413))
        (PORT datac (342:342:342) (411:411:411))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1014:1014:1014))
        (PORT datab (952:952:952) (1110:1110:1110))
        (PORT datac (602:602:602) (688:688:688))
        (PORT datad (339:339:339) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[10\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1466:1466:1466))
        (PORT datab (589:589:589) (676:676:676))
        (PORT datac (666:666:666) (761:761:761))
        (PORT datad (343:343:343) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1601:1601:1601))
        (PORT datab (930:930:930) (1059:1059:1059))
        (PORT datad (353:353:353) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1897w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (192:192:192))
        (PORT datab (134:134:134) (174:174:174))
        (PORT datac (1256:1256:1256) (1420:1420:1420))
        (PORT datad (340:340:340) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (727:727:727))
        (PORT datab (776:776:776) (902:902:902))
        (PORT datac (798:798:798) (918:918:918))
        (PORT datad (738:738:738) (848:848:848))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (989:989:989) (1137:1137:1137))
        (PORT datad (742:742:742) (849:849:849))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (484:484:484))
        (PORT datab (1202:1202:1202) (1377:1377:1377))
        (PORT datac (1268:1268:1268) (1454:1454:1454))
        (PORT datad (622:622:622) (725:725:725))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (723:723:723))
        (PORT datab (559:559:559) (663:663:663))
        (PORT datac (948:948:948) (1104:1104:1104))
        (PORT datad (700:700:700) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (366:366:366))
        (PORT datab (778:778:778) (908:908:908))
        (PORT datac (635:635:635) (762:762:762))
        (PORT datad (714:714:714) (838:838:838))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (371:371:371))
        (PORT datab (663:663:663) (778:778:778))
        (PORT datac (631:631:631) (758:758:758))
        (PORT datad (736:736:736) (850:850:850))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (584:584:584))
        (PORT datab (788:788:788) (939:939:939))
        (PORT datac (494:494:494) (569:569:569))
        (PORT datad (729:729:729) (842:842:842))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (753:753:753))
        (PORT datab (395:395:395) (491:491:491))
        (PORT datac (947:947:947) (1085:1085:1085))
        (PORT datad (915:915:915) (1063:1063:1063))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (759:759:759))
        (PORT datab (561:561:561) (658:658:658))
        (PORT datac (998:998:998) (1162:1162:1162))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (871:871:871))
        (PORT datab (877:877:877) (1038:1038:1038))
        (PORT datac (596:596:596) (694:694:694))
        (PORT datad (805:805:805) (923:923:923))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (PORT datab (145:145:145) (189:189:189))
        (PORT datac (132:132:132) (170:170:170))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (571:571:571))
        (PORT datac (360:360:360) (429:429:429))
        (PORT datad (338:338:338) (394:394:394))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (721:721:721))
        (PORT datab (725:725:725) (859:859:859))
        (PORT datac (363:363:363) (414:414:414))
        (PORT datad (855:855:855) (1010:1010:1010))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (537:537:537) (598:598:598))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1369:1369:1369))
        (PORT datab (786:786:786) (893:893:893))
        (PORT datad (474:474:474) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (842:842:842))
        (PORT datab (788:788:788) (907:907:907))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (297:297:297) (334:334:334))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (505:505:505))
        (PORT datad (500:500:500) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (875:875:875))
        (PORT datab (1107:1107:1107) (1257:1257:1257))
        (PORT datac (988:988:988) (1136:1136:1136))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (795:795:795))
        (PORT datad (423:423:423) (487:487:487))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (918:918:918))
        (PORT datab (148:148:148) (194:194:194))
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (278:278:278))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (104:104:104) (122:122:122))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (743:743:743))
        (PORT datab (684:684:684) (807:807:807))
        (PORT datac (525:525:525) (606:606:606))
        (PORT datad (402:402:402) (493:493:493))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (197:197:197))
        (PORT datad (691:691:691) (770:770:770))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (499:499:499))
        (PORT datab (321:321:321) (364:364:364))
        (PORT datad (405:405:405) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (556:556:556))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (499:499:499))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (480:480:480))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (453:453:453))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (490:490:490))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (463:463:463))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (401:401:401))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (396:396:396) (451:451:451))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1372:1372:1372))
        (PORT datab (548:548:548) (637:637:637))
        (PORT datad (1207:1207:1207) (1356:1356:1356))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (842:842:842))
        (PORT datac (511:511:511) (578:578:578))
        (PORT datad (324:324:324) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[15\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (196:196:196))
        (PORT datab (573:573:573) (679:679:679))
        (PORT datac (823:823:823) (955:955:955))
        (PORT datad (623:623:623) (724:724:724))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1341:1341:1341) (1353:1353:1353))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (635:635:635))
        (PORT datac (167:167:167) (196:196:196))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (504:504:504) (559:559:559))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1210:1210:1210))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1343:1343:1343) (1356:1356:1356))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1274:1274:1274))
        (PORT datab (455:455:455) (564:564:564))
        (PORT datac (193:193:193) (227:227:227))
        (PORT datad (379:379:379) (449:449:449))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1258:1258:1258))
        (PORT asdata (634:634:634) (713:713:713))
        (PORT clrn (1252:1252:1252) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1551:1551:1551))
        (PORT datab (827:827:827) (941:941:941))
        (PORT datad (1078:1078:1078) (1216:1216:1216))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (843:843:843))
        (PORT datac (506:506:506) (566:566:566))
        (PORT datad (310:310:310) (352:352:352))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1286:1286:1286))
        (PORT datab (906:906:906) (1037:1037:1037))
        (PORT datac (686:686:686) (788:788:788))
        (PORT datad (159:159:159) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (386:386:386))
        (PORT datab (633:633:633) (751:751:751))
        (PORT datad (259:259:259) (286:286:286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1227:1227:1227))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1360:1360:1360) (1372:1372:1372))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (510:510:510))
        (PORT datab (379:379:379) (434:434:434))
        (PORT datad (532:532:532) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (566:566:566))
        (PORT datab (147:147:147) (190:190:190))
        (PORT datac (349:349:349) (413:413:413))
        (PORT datad (350:350:350) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (681:681:681) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (644:644:644))
        (PORT datab (317:317:317) (370:370:370))
        (PORT datac (392:392:392) (454:454:454))
        (PORT datad (157:157:157) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (330:330:330))
        (PORT datab (130:130:130) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (296:296:296) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (160:160:160))
        (PORT datad (585:585:585) (664:664:664))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (590:590:590))
        (PORT datac (801:801:801) (928:928:928))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (462:462:462))
        (PORT datab (382:382:382) (451:451:451))
        (PORT datac (658:658:658) (752:752:752))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1226:1226:1226))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (450:450:450))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1191:1191:1191) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (531:531:531) (603:603:603))
        (PORT sload (512:512:512) (570:570:570))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (591:591:591))
        (PORT datab (373:373:373) (451:451:451))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (377:377:377) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (944:944:944))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (550:550:550))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datac (649:649:649) (761:761:761))
        (PORT datad (319:319:319) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (588:588:588))
        (PORT datab (360:360:360) (426:426:426))
        (PORT datac (342:342:342) (403:403:403))
        (PORT datad (383:383:383) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (440:440:440))
        (PORT datac (203:203:203) (253:253:253))
        (PORT datad (643:643:643) (740:740:740))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (384:384:384) (453:453:453))
        (PORT datac (655:655:655) (749:749:749))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1226:1226:1226))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (668:668:668))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (918:918:918) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (565:565:565))
        (PORT datab (367:367:367) (433:433:433))
        (PORT datac (133:133:133) (172:172:172))
        (PORT datad (350:350:350) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (681:681:681) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datac (355:355:355) (417:417:417))
        (PORT datad (644:644:644) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datac (652:652:652) (746:746:746))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1226:1226:1226))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (433:433:433))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (591:591:591))
        (PORT datab (355:355:355) (418:418:418))
        (PORT datac (365:365:365) (445:445:445))
        (PORT datad (377:377:377) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datac (1300:1300:1300) (1506:1506:1506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1019:1019:1019))
        (PORT datab (646:646:646) (752:752:752))
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (431:431:431))
        (PORT datad (981:981:981) (1139:1139:1139))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (752:752:752))
        (PORT datab (394:394:394) (491:491:491))
        (PORT datac (836:836:836) (969:969:969))
        (PORT datad (628:628:628) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (580:580:580))
        (PORT datab (527:527:527) (635:635:635))
        (PORT datac (698:698:698) (818:818:818))
        (PORT datad (503:503:503) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (779:779:779))
        (PORT datab (590:590:590) (690:690:690))
        (PORT datac (658:658:658) (774:774:774))
        (PORT datad (678:678:678) (799:799:799))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (781:781:781))
        (PORT datab (588:588:588) (689:689:689))
        (PORT datac (771:771:771) (897:897:897))
        (PORT datad (634:634:634) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (712:712:712))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (653:653:653))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (472:472:472))
        (PORT datab (550:550:550) (641:641:641))
        (PORT datac (787:787:787) (901:901:901))
        (PORT datad (407:407:407) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (867:867:867))
        (PORT datab (504:504:504) (611:611:611))
        (PORT datac (609:609:609) (713:713:713))
        (PORT datad (561:561:561) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1850w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (185:185:185))
        (PORT datab (139:139:139) (181:181:181))
        (PORT datac (1259:1259:1259) (1422:1422:1422))
        (PORT datad (342:342:342) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (557:557:557))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (603:603:603))
        (PORT datab (627:627:627) (718:718:718))
        (PORT datac (718:718:718) (808:808:808))
        (PORT datad (687:687:687) (774:774:774))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (987:987:987))
        (PORT datac (135:135:135) (176:176:176))
        (PORT datad (386:386:386) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2333:2333:2333))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3051:3051:3051) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2998:2998:2998))
        (PORT d[1] (2788:2788:2788) (3216:3216:3216))
        (PORT d[2] (2674:2674:2674) (3086:3086:3086))
        (PORT d[3] (2827:2827:2827) (3236:3236:3236))
        (PORT d[4] (2574:2574:2574) (2982:2982:2982))
        (PORT d[5] (3685:3685:3685) (4134:4134:4134))
        (PORT d[6] (2169:2169:2169) (2508:2508:2508))
        (PORT d[7] (3141:3141:3141) (3605:3605:3605))
        (PORT d[8] (1230:1230:1230) (1393:1393:1393))
        (PORT d[9] (3146:3146:3146) (3619:3619:3619))
        (PORT d[10] (2669:2669:2669) (3029:3029:3029))
        (PORT d[11] (1362:1362:1362) (1592:1592:1592))
        (PORT d[12] (1362:1362:1362) (1595:1595:1595))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3048:3048:3048) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1794:1794:1794))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3048:3048:3048) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3550:3550:3550))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3048:3048:3048) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2242:2242:2242))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3051:3051:3051) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT d[0] (3051:3051:3051) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2148:2148:2148))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2733:2733:2733) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3039:3039:3039))
        (PORT d[1] (2634:2634:2634) (3057:3057:3057))
        (PORT d[2] (2851:2851:2851) (3283:3283:3283))
        (PORT d[3] (2812:2812:2812) (3220:3220:3220))
        (PORT d[4] (2560:2560:2560) (2967:2967:2967))
        (PORT d[5] (3535:3535:3535) (3963:3963:3963))
        (PORT d[6] (2181:2181:2181) (2524:2524:2524))
        (PORT d[7] (2956:2956:2956) (3395:3395:3395))
        (PORT d[8] (2479:2479:2479) (2826:2826:2826))
        (PORT d[9] (3133:3133:3133) (3600:3600:3600))
        (PORT d[10] (2655:2655:2655) (3014:3014:3014))
        (PORT d[11] (1348:1348:1348) (1573:1573:1573))
        (PORT d[12] (1516:1516:1516) (1763:1763:1763))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2730:2730:2730) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2819:2819:2819))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2730:2730:2730) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2253:2253:2253))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2730:2730:2730) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2460:2460:2460))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2733:2733:2733) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT d[0] (2733:2733:2733) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (925:925:925))
        (PORT datab (979:979:979) (1119:1119:1119))
        (PORT datac (888:888:888) (1046:1046:1046))
        (PORT datad (777:777:777) (910:910:910))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1860:1860:1860))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (2676:2676:2676) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2983:2983:2983))
        (PORT d[1] (2455:2455:2455) (2852:2852:2852))
        (PORT d[2] (2657:2657:2657) (3067:3067:3067))
        (PORT d[3] (2481:2481:2481) (2842:2842:2842))
        (PORT d[4] (2244:2244:2244) (2605:2605:2605))
        (PORT d[5] (3330:3330:3330) (3723:3723:3723))
        (PORT d[6] (1995:1995:1995) (2311:2311:2311))
        (PORT d[7] (2795:2795:2795) (3216:3216:3216))
        (PORT d[8] (2314:2314:2314) (2641:2641:2641))
        (PORT d[9] (2958:2958:2958) (3401:3401:3401))
        (PORT d[10] (2332:2332:2332) (2644:2644:2644))
        (PORT d[11] (1173:1173:1173) (1375:1375:1375))
        (PORT d[12] (1860:1860:1860) (2154:2154:2154))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (2673:2673:2673) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3798:3798:3798))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (2673:2673:2673) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3355:3355:3355))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (2673:2673:2673) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2251:2251:2251))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (2676:2676:2676) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT d[0] (2676:2676:2676) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1887w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (181:181:181))
        (PORT datab (142:142:142) (184:184:184))
        (PORT datac (1260:1260:1260) (1424:1424:1424))
        (PORT datad (342:342:342) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1513:1513:1513))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2664:2664:2664) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3029:3029:3029))
        (PORT d[1] (3132:3132:3132) (3634:3634:3634))
        (PORT d[2] (3141:3141:3141) (3619:3619:3619))
        (PORT d[3] (2174:2174:2174) (2495:2495:2495))
        (PORT d[4] (1497:1497:1497) (1744:1744:1744))
        (PORT d[5] (2870:2870:2870) (3230:3230:3230))
        (PORT d[6] (3141:3141:3141) (3635:3635:3635))
        (PORT d[7] (2549:2549:2549) (2923:2923:2923))
        (PORT d[8] (1925:1925:1925) (2200:2200:2200))
        (PORT d[9] (2071:2071:2071) (2382:2382:2382))
        (PORT d[10] (2343:2343:2343) (2674:2674:2674))
        (PORT d[11] (1318:1318:1318) (1535:1535:1535))
        (PORT d[12] (877:877:877) (1016:1016:1016))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2661:2661:2661) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2071:2071:2071))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2661:2661:2661) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2075:2075:2075))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2661:2661:2661) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2025:2025:2025))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2664:2664:2664) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT d[0] (2664:2664:2664) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1078:1078:1078))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (816:816:816) (942:942:942))
        (PORT datad (584:584:584) (671:671:671))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (821:821:821))
        (PORT datab (1299:1299:1299) (1512:1512:1512))
        (PORT datad (516:516:516) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (581:581:581))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (310:310:310))
        (PORT datab (804:804:804) (931:931:931))
        (PORT datad (521:521:521) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1337:1337:1337) (1349:1349:1349))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1224:1224:1224))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1357:1357:1357) (1369:1369:1369))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1273:1273:1273))
        (PORT datab (456:456:456) (565:565:565))
        (PORT datac (365:365:365) (428:428:428))
        (PORT datad (379:379:379) (448:448:448))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1253:1253:1253))
        (PORT asdata (696:696:696) (791:791:791))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1266:1266:1266))
        (PORT datab (123:123:123) (149:149:149))
        (PORT datad (356:356:356) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1075:1075:1075))
        (PORT datab (958:958:958) (1095:1095:1095))
        (PORT datac (756:756:756) (845:845:845))
        (PORT datad (966:966:966) (1104:1104:1104))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (758:758:758))
        (PORT datac (344:344:344) (386:386:386))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1340:1340:1340) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1222:1222:1222))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1356:1356:1356) (1368:1368:1368))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1276:1276:1276))
        (PORT datab (449:449:449) (556:556:556))
        (PORT datac (350:350:350) (401:401:401))
        (PORT datad (383:383:383) (453:453:453))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT asdata (688:688:688) (776:776:776))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (822:822:822))
        (PORT datab (1283:1283:1283) (1514:1514:1514))
        (PORT datad (516:516:516) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1131:1131:1131))
        (PORT datab (960:960:960) (1097:1097:1097))
        (PORT datac (407:407:407) (461:461:461))
        (PORT datad (1491:1491:1491) (1730:1730:1730))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (759:759:759))
        (PORT datac (346:346:346) (388:388:388))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1340:1340:1340) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1342:1342:1342) (1354:1354:1354))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1279:1279:1279))
        (PORT datab (444:444:444) (549:549:549))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (386:386:386) (457:457:457))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT asdata (639:639:639) (711:711:711))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (707:707:707))
        (PORT datab (1352:1352:1352) (1590:1590:1590))
        (PORT datad (807:807:807) (920:920:920))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (595:595:595))
        (PORT datab (839:839:839) (970:970:970))
        (PORT datac (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (327:327:327))
        (PORT datab (226:226:226) (267:267:267))
        (PORT datac (611:611:611) (723:723:723))
        (PORT datad (934:934:934) (1058:1058:1058))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1059:1059:1059) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1342:1342:1342) (1354:1354:1354))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (726:726:726))
        (PORT datab (383:383:383) (435:435:435))
        (PORT datac (368:368:368) (420:420:420))
        (PORT datad (858:858:858) (1014:1014:1014))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (551:551:551) (629:629:629))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1383:1383:1383))
        (PORT datab (1322:1322:1322) (1534:1534:1534))
        (PORT datad (524:524:524) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (459:459:459))
        (PORT datab (622:622:622) (703:703:703))
        (PORT datac (1443:1443:1443) (1659:1659:1659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (755:755:755))
        (PORT datab (425:425:425) (498:498:498))
        (PORT datac (338:338:338) (379:379:379))
        (PORT datad (965:965:965) (1103:1103:1103))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1340:1340:1340) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (979:979:979))
        (PORT datab (282:282:282) (319:319:319))
        (PORT datac (198:198:198) (238:238:238))
        (PORT datad (841:841:841) (1001:1001:1001))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (1023:1023:1023))
        (PORT datad (809:809:809) (948:948:948))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (202:202:202) (245:245:245))
        (PORT datac (294:294:294) (325:325:325))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (140:140:140))
        (PORT datab (136:136:136) (162:162:162))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (747:747:747))
        (PORT datab (679:679:679) (801:801:801))
        (PORT datac (539:539:539) (646:646:646))
        (PORT datad (404:404:404) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (262:262:262))
        (PORT datab (217:217:217) (259:259:259))
        (PORT datac (655:655:655) (749:749:749))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (746:746:746))
        (PORT datab (446:446:446) (507:507:507))
        (PORT datac (758:758:758) (867:867:867))
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (388:388:388) (443:443:443))
        (PORT datac (761:761:761) (869:869:869))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT asdata (735:735:735) (804:804:804))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (261:261:261))
        (PORT datab (508:508:508) (603:603:603))
        (PORT datad (838:838:838) (952:952:952))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (209:209:209))
        (PORT datab (644:644:644) (758:758:758))
        (PORT datac (281:281:281) (320:320:320))
        (PORT datad (643:643:643) (745:745:745))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (362:362:362))
        (PORT datab (127:127:127) (154:154:154))
        (PORT datac (307:307:307) (345:345:345))
        (PORT datad (188:188:188) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (745:745:745))
        (PORT datab (390:390:390) (445:445:445))
        (PORT datac (758:758:758) (867:867:867))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (674:674:674))
        (PORT datab (641:641:641) (751:751:751))
        (PORT datac (535:535:535) (651:651:651))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (258:258:258))
        (PORT datac (654:654:654) (748:748:748))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (371:371:371))
        (PORT datab (567:567:567) (665:665:665))
        (PORT datac (456:456:456) (521:521:521))
        (PORT datad (472:472:472) (560:560:560))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (549:549:549))
        (PORT datab (834:834:834) (982:982:982))
        (PORT datac (486:486:486) (568:568:568))
        (PORT datad (469:469:469) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (429:429:429))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (358:358:358) (430:430:430))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (836:836:836))
        (PORT d[1] (618:618:618) (693:693:693))
        (PORT d[2] (629:629:629) (699:699:699))
        (PORT d[3] (655:655:655) (745:745:745))
        (PORT d[4] (1079:1079:1079) (1212:1212:1212))
        (PORT d[5] (783:783:783) (889:889:889))
        (PORT d[6] (492:492:492) (555:555:555))
        (PORT d[7] (325:325:325) (364:364:364))
        (PORT d[8] (492:492:492) (553:553:553))
        (PORT d[9] (715:715:715) (795:795:795))
        (PORT d[10] (1102:1102:1102) (1239:1239:1239))
        (PORT d[11] (676:676:676) (771:771:771))
        (PORT d[12] (1083:1083:1083) (1216:1216:1216))
        (PORT d[13] (633:633:633) (715:715:715))
        (PORT d[14] (914:914:914) (1020:1020:1020))
        (PORT d[15] (907:907:907) (1024:1024:1024))
        (PORT d[16] (909:909:909) (1018:1018:1018))
        (PORT d[17] (617:617:617) (686:686:686))
        (PORT d[18] (509:509:509) (580:580:580))
        (PORT d[19] (365:365:365) (414:414:414))
        (PORT d[20] (765:765:765) (866:866:866))
        (PORT d[21] (523:523:523) (595:595:595))
        (PORT d[22] (514:514:514) (574:574:574))
        (PORT d[23] (638:638:638) (723:723:723))
        (PORT d[24] (323:323:323) (367:367:367))
        (PORT d[25] (523:523:523) (596:596:596))
        (PORT d[26] (356:356:356) (407:407:407))
        (PORT d[27] (519:519:519) (587:587:587))
        (PORT d[28] (904:904:904) (1036:1036:1036))
        (PORT d[29] (491:491:491) (555:555:555))
        (PORT d[30] (753:753:753) (849:849:849))
        (PORT d[31] (439:439:439) (489:489:489))
        (PORT clk (1487:1487:1487) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (920:920:920))
        (PORT d[1] (658:658:658) (761:761:761))
        (PORT d[2] (786:786:786) (899:899:899))
        (PORT d[3] (943:943:943) (1090:1090:1090))
        (PORT d[4] (779:779:779) (888:888:888))
        (PORT clk (1485:1485:1485) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1015:1015:1015))
        (PORT clk (1485:1485:1485) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (946:946:946))
        (PORT d[1] (628:628:628) (714:714:714))
        (PORT d[2] (619:619:619) (706:706:706))
        (PORT d[3] (818:818:818) (933:933:933))
        (PORT d[4] (628:628:628) (720:720:720))
        (PORT clk (1487:1487:1487) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[31\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (257:257:257))
        (PORT datab (168:168:168) (229:229:229))
        (PORT datac (181:181:181) (238:238:238))
        (PORT datad (510:510:510) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (633:633:633))
        (PORT datab (522:522:522) (624:624:624))
        (PORT datac (189:189:189) (233:233:233))
        (PORT datad (459:459:459) (539:539:539))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (185:185:185) (213:213:213))
        (PORT datac (280:280:280) (319:319:319))
        (PORT datad (644:644:644) (746:746:746))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (367:367:367))
        (PORT datab (826:826:826) (980:980:980))
        (PORT datac (781:781:781) (911:911:911))
        (PORT datad (207:207:207) (239:239:239))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1110:1110:1110))
        (PORT datab (113:113:113) (139:139:139))
        (PORT datac (625:625:625) (738:738:738))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (253:253:253))
        (PORT datac (516:516:516) (609:609:609))
        (PORT datad (342:342:342) (403:403:403))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (427:427:427))
        (PORT datad (459:459:459) (540:540:540))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (868:868:868))
        (PORT datab (227:227:227) (276:276:276))
        (PORT datad (592:592:592) (673:673:673))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (425:425:425))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (316:316:316) (355:355:355))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT sclr (531:531:531) (601:601:601))
        (PORT sload (811:811:811) (920:920:920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (316:316:316) (371:371:371))
        (PORT datad (513:513:513) (604:604:604))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (631:631:631))
        (PORT datad (309:309:309) (365:365:365))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (258:258:258))
        (PORT datab (169:169:169) (230:230:230))
        (PORT datac (182:182:182) (239:239:239))
        (PORT datad (505:505:505) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (991:991:991))
        (PORT d[1] (644:644:644) (734:734:734))
        (PORT d[2] (641:641:641) (722:722:722))
        (PORT d[3] (654:654:654) (744:744:744))
        (PORT d[4] (796:796:796) (887:887:887))
        (PORT d[5] (659:659:659) (748:748:748))
        (PORT d[6] (451:451:451) (509:509:509))
        (PORT d[7] (512:512:512) (578:578:578))
        (PORT d[8] (676:676:676) (755:755:755))
        (PORT d[9] (596:596:596) (654:654:654))
        (PORT d[10] (774:774:774) (868:868:868))
        (PORT d[11] (677:677:677) (772:772:772))
        (PORT d[12] (775:775:775) (857:857:857))
        (PORT d[13] (650:650:650) (736:736:736))
        (PORT d[14] (759:759:759) (845:845:845))
        (PORT d[15] (636:636:636) (722:722:722))
        (PORT d[16] (604:604:604) (674:674:674))
        (PORT d[17] (713:713:713) (799:799:799))
        (PORT d[18] (779:779:779) (894:894:894))
        (PORT d[19] (643:643:643) (722:722:722))
        (PORT d[20] (616:616:616) (689:689:689))
        (PORT d[21] (773:773:773) (891:891:891))
        (PORT d[22] (523:523:523) (589:589:589))
        (PORT d[23] (644:644:644) (729:729:729))
        (PORT d[24] (452:452:452) (511:511:511))
        (PORT d[25] (767:767:767) (882:882:882))
        (PORT d[26] (508:508:508) (579:579:579))
        (PORT d[27] (909:909:909) (1020:1020:1020))
        (PORT d[28] (775:775:775) (884:884:884))
        (PORT d[29] (617:617:617) (696:696:696))
        (PORT d[30] (610:610:610) (688:688:688))
        (PORT d[31] (591:591:591) (666:666:666))
        (PORT clk (1486:1486:1486) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (933:933:933))
        (PORT d[1] (657:657:657) (760:760:760))
        (PORT d[2] (939:939:939) (1069:1069:1069))
        (PORT d[3] (634:634:634) (730:730:730))
        (PORT d[4] (510:510:510) (590:590:590))
        (PORT clk (1484:1484:1484) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (983:983:983))
        (PORT clk (1484:1484:1484) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (822:822:822))
        (PORT d[1] (812:812:812) (927:927:927))
        (PORT d[2] (809:809:809) (954:954:954))
        (PORT d[3] (880:880:880) (1036:1036:1036))
        (PORT d[4] (523:523:523) (602:602:602))
        (PORT clk (1486:1486:1486) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (539:539:539))
        (PORT datab (494:494:494) (565:565:565))
        (PORT datad (819:819:819) (959:959:959))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1210:1210:1210))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1343:1343:1343) (1356:1356:1356))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (486:486:486))
        (PORT datab (510:510:510) (606:606:606))
        (PORT datac (391:391:391) (470:470:470))
        (PORT datad (195:195:195) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (253:253:253) (324:324:324))
        (PORT datac (162:162:162) (214:214:214))
        (PORT datad (160:160:160) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (741:741:741))
        (PORT datab (970:970:970) (1141:1141:1141))
        (PORT datac (497:497:497) (568:568:568))
        (PORT datad (946:946:946) (1092:1092:1092))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1018:1018:1018) (1205:1205:1205))
        (PORT datad (486:486:486) (572:572:572))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1148:1148:1148))
        (PORT datab (548:548:548) (653:653:653))
        (PORT datad (340:340:340) (402:402:402))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (386:386:386))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (650:650:650))
        (PORT datab (467:467:467) (546:546:546))
        (PORT datac (381:381:381) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (440:440:440))
        (PORT datab (411:411:411) (477:477:477))
        (PORT datac (759:759:759) (873:873:873))
        (PORT datad (158:158:158) (211:211:211))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (170:170:170))
        (PORT datad (305:305:305) (363:363:363))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1142:1142:1142))
        (PORT datab (384:384:384) (459:459:459))
        (PORT datad (669:669:669) (779:779:779))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (390:390:390))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (435:435:435))
        (PORT datab (174:174:174) (230:230:230))
        (PORT datac (392:392:392) (453:453:453))
        (PORT datad (355:355:355) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (493:493:493))
        (PORT datac (671:671:671) (788:788:788))
        (PORT datad (345:345:345) (407:407:407))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (1303:1303:1303) (1508:1508:1508))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1144:1144:1144))
        (PORT datab (537:537:537) (634:634:634))
        (PORT datad (703:703:703) (824:824:824))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (616:616:616))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (490:490:490))
        (PORT datac (548:548:548) (629:629:629))
        (PORT datad (683:683:683) (799:799:799))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (616:616:616))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (604:604:604))
        (PORT datab (302:302:302) (354:354:354))
        (PORT datad (471:471:471) (553:553:553))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1228:1228:1228))
        (PORT datac (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (441:441:441))
        (PORT datac (528:528:528) (619:619:619))
        (PORT datad (946:946:946) (1107:1107:1107))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (1207:1207:1207) (1414:1414:1414))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (613:613:613))
        (PORT datac (662:662:662) (761:761:761))
        (PORT datad (947:947:947) (1108:1108:1108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (605:605:605))
        (PORT datab (625:625:625) (716:716:716))
        (PORT datac (716:716:716) (807:807:807))
        (PORT datad (684:684:684) (770:770:770))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (818:818:818))
        (PORT datac (1024:1024:1024) (1212:1212:1212))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1004:1004:1004))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (510:510:510) (584:584:584))
        (PORT d[1] (689:689:689) (789:789:789))
        (PORT d[2] (205:205:205) (238:238:238))
        (PORT d[3] (353:353:353) (405:405:405))
        (PORT d[4] (538:538:538) (617:617:617))
        (PORT d[5] (346:346:346) (391:391:391))
        (PORT d[6] (194:194:194) (224:224:224))
        (PORT d[7] (363:363:363) (417:417:417))
        (PORT d[9] (513:513:513) (586:586:586))
        (PORT d[10] (193:193:193) (222:222:222))
        (PORT d[11] (499:499:499) (570:570:570))
        (PORT d[12] (196:196:196) (225:225:225))
        (PORT d[13] (512:512:512) (585:585:585))
        (PORT d[14] (365:365:365) (419:419:419))
        (PORT d[15] (193:193:193) (223:223:223))
        (PORT d[16] (197:197:197) (224:224:224))
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT ena (1039:1039:1039) (1087:1087:1087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (515:515:515) (592:592:592))
        (PORT d[1] (398:398:398) (466:466:466))
        (PORT d[2] (382:382:382) (447:447:447))
        (PORT d[3] (353:353:353) (410:410:410))
        (PORT d[4] (503:503:503) (579:579:579))
        (PORT d[5] (372:372:372) (430:430:430))
        (PORT d[6] (358:358:358) (412:412:412))
        (PORT d[7] (362:362:362) (417:417:417))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (609:609:609) (627:627:627))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (614:614:614))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (481:481:481) (540:540:540))
        (PORT d[1] (362:362:362) (413:413:413))
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT ena (1039:1039:1039) (1087:1087:1087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT d[0] (1039:1039:1039) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (470:470:470))
        (PORT datab (507:507:507) (602:602:602))
        (PORT datac (396:396:396) (475:475:475))
        (PORT datad (378:378:378) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (968:968:968))
        (PORT datac (346:346:346) (405:405:405))
        (PORT datad (347:347:347) (411:411:411))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (141:141:141) (187:187:187))
        (PORT datac (540:540:540) (616:616:616))
        (PORT datad (611:611:611) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (622:622:622))
        (PORT datab (967:967:967) (1114:1114:1114))
        (PORT datac (294:294:294) (325:325:325))
        (PORT datad (190:190:190) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1234:1234:1234))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (441:441:441))
        (PORT datab (212:212:212) (268:268:268))
        (PORT datac (512:512:512) (602:602:602))
        (PORT datad (388:388:388) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (597:597:597))
        (PORT datab (636:636:636) (733:733:733))
        (PORT datac (784:784:784) (884:884:884))
        (PORT datad (719:719:719) (819:819:819))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (1207:1207:1207) (1415:1415:1415))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1019:1019:1019))
        (PORT datab (370:370:370) (450:450:450))
        (PORT datad (529:529:529) (624:624:624))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datad (633:633:633) (720:720:720))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (371:371:371) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (510:510:510) (562:562:562))
        (PORT sload (769:769:769) (855:855:855))
        (PORT ena (768:768:768) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (587:587:587))
        (PORT datab (509:509:509) (604:604:604))
        (PORT datac (393:393:393) (472:472:472))
        (PORT datad (377:377:377) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (554:554:554))
        (PORT datac (796:796:796) (911:911:911))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (317:317:317))
        (PORT datab (368:368:368) (431:431:431))
        (PORT datac (459:459:459) (513:513:513))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (388:388:388) (437:437:437))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datab (171:171:171) (228:228:228))
        (PORT datac (391:391:391) (452:452:452))
        (PORT datad (299:299:299) (343:343:343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (429:429:429))
        (PORT datab (489:489:489) (573:573:573))
        (PORT datac (924:924:924) (1073:1073:1073))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (371:371:371) (435:435:435))
        (PORT datac (123:123:123) (163:163:163))
        (PORT datad (628:628:628) (720:720:720))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (393:393:393) (443:443:443))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (547:547:547))
        (PORT datab (409:409:409) (492:492:492))
        (PORT datac (508:508:508) (597:597:597))
        (PORT datad (488:488:488) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1223:1223:1223))
        (PORT datad (1024:1024:1024) (1199:1199:1199))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (741:741:741))
        (PORT datac (342:342:342) (415:415:415))
        (PORT datad (640:640:640) (746:746:746))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (412:412:412))
        (PORT datab (746:746:746) (858:858:858))
        (PORT datad (640:640:640) (741:741:741))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (672:672:672))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (551:551:551))
        (PORT datac (492:492:492) (570:570:570))
        (PORT datad (187:187:187) (231:231:231))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1088:1088:1088) (1262:1262:1262))
        (PORT datac (651:651:651) (763:763:763))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (460:460:460))
        (PORT datac (491:491:491) (577:577:577))
        (PORT datad (961:961:961) (1123:1123:1123))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (713:713:713))
        (PORT datac (351:351:351) (398:398:398))
        (PORT datad (443:443:443) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1207:1207:1207) (1414:1414:1414))
        (PORT datad (462:462:462) (542:542:542))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (544:544:544) (645:645:645))
        (PORT datad (684:684:684) (800:800:800))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (818:818:818))
        (PORT datab (150:150:150) (195:195:195))
        (PORT datac (1023:1023:1023) (1211:1211:1211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1002:1002:1002))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (518:518:518) (592:592:592))
        (PORT d[1] (500:500:500) (564:564:564))
        (PORT d[2] (354:354:354) (395:395:395))
        (PORT d[3] (538:538:538) (617:617:617))
        (PORT d[4] (510:510:510) (587:587:587))
        (PORT d[5] (192:192:192) (221:221:221))
        (PORT d[6] (623:623:623) (711:711:711))
        (PORT d[7] (526:526:526) (606:606:606))
        (PORT d[9] (194:194:194) (224:224:224))
        (PORT d[10] (195:195:195) (225:225:225))
        (PORT d[11] (206:206:206) (239:239:239))
        (PORT d[12] (506:506:506) (580:580:580))
        (PORT d[13] (496:496:496) (568:568:568))
        (PORT d[14] (455:455:455) (519:519:519))
        (PORT d[15] (194:194:194) (224:224:224))
        (PORT d[16] (615:615:615) (686:686:686))
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT ena (1039:1039:1039) (1087:1087:1087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (504:504:504) (580:580:580))
        (PORT d[1] (398:398:398) (466:466:466))
        (PORT d[2] (382:382:382) (447:447:447))
        (PORT d[3] (353:353:353) (410:410:410))
        (PORT d[4] (503:503:503) (579:579:579))
        (PORT d[5] (372:372:372) (430:430:430))
        (PORT d[6] (358:358:358) (412:412:412))
        (PORT d[7] (362:362:362) (417:417:417))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (609:609:609) (627:627:627))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (614:614:614))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1036:1036:1036) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (357:357:357) (402:402:402))
        (PORT d[1] (360:360:360) (410:410:410))
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT ena (1039:1039:1039) (1087:1087:1087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1453:1453:1453))
        (PORT d[0] (1039:1039:1039) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (508:508:508))
        (PORT datab (485:485:485) (568:568:568))
        (PORT datac (342:342:342) (390:390:390))
        (PORT datad (999:999:999) (1161:1161:1161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (296:296:296) (333:333:333))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (655:655:655))
        (PORT datab (629:629:629) (717:717:717))
        (PORT datac (1230:1230:1230) (1441:1441:1441))
        (PORT datad (890:890:890) (1034:1034:1034))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (509:509:509) (570:570:570))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (579:579:579))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datad (504:504:504) (577:577:577))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (1076:1076:1076) (1232:1232:1232))
        (PORT datac (675:675:675) (770:770:770))
        (PORT datad (975:975:975) (1088:1088:1088))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[18\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (627:627:627))
        (PORT datab (508:508:508) (597:597:597))
        (PORT datac (440:440:440) (504:504:504))
        (PORT datad (441:441:441) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (711:711:711))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (615:615:615))
        (PORT datad (303:303:303) (357:357:357))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (606:606:606))
        (PORT datad (194:194:194) (240:240:240))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[27\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (268:268:268))
        (PORT datab (129:129:129) (158:158:158))
        (PORT datac (502:502:502) (577:577:577))
        (PORT datad (152:152:152) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (258:258:258))
        (PORT datab (169:169:169) (230:230:230))
        (PORT datac (181:181:181) (238:238:238))
        (PORT datad (517:517:517) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (532:532:532))
        (PORT datab (841:841:841) (990:990:990))
        (PORT datad (471:471:471) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1429:1429:1429) (1609:1609:1609))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~85)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (611:611:611))
        (PORT datad (193:193:193) (239:239:239))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (531:531:531))
        (PORT datab (841:841:841) (991:991:991))
        (PORT datad (438:438:438) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (955:955:955) (1096:1096:1096))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (358:358:358))
        (PORT datad (510:510:510) (600:600:600))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (497:497:497))
        (PORT datab (836:836:836) (985:985:985))
        (PORT datad (437:437:437) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1118:1118:1118) (1251:1251:1251))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (613:613:613))
        (PORT datad (305:305:305) (363:363:363))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (885:885:885))
        (PORT datab (380:380:380) (442:442:442))
        (PORT datad (198:198:198) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (613:613:613))
        (PORT datad (438:438:438) (511:511:511))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (544:544:544))
        (PORT datab (836:836:836) (985:985:985))
        (PORT datad (323:323:323) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1566:1566:1566) (1779:1779:1779))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (356:356:356))
        (PORT datac (522:522:522) (616:616:616))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (534:534:534))
        (PORT datab (840:840:840) (989:989:989))
        (PORT datad (420:420:420) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1168:1168:1168) (1300:1300:1300))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (366:366:366))
        (PORT datac (518:518:518) (612:612:612))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (870:870:870))
        (PORT datab (459:459:459) (524:524:524))
        (PORT datad (446:446:446) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (546:546:546))
        (PORT datab (431:431:431) (496:496:496))
        (PORT datad (816:816:816) (956:956:956))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (776:776:776) (879:879:879))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (611:611:611))
        (PORT datad (293:293:293) (345:345:345))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (536:536:536))
        (PORT datab (687:687:687) (797:797:797))
        (PORT datad (819:819:819) (960:960:960))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (475:475:475) (561:561:561))
        (PORT datad (728:728:728) (862:862:862))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1206:1206:1206))
        (PORT ena (432:432:432) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (556:556:556))
        (PORT datab (416:416:416) (501:501:501))
        (PORT datac (394:394:394) (459:459:459))
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (204:204:204))
        (PORT datab (359:359:359) (429:429:429))
        (PORT datac (376:376:376) (439:439:439))
        (PORT datad (395:395:395) (471:471:471))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (629:629:629))
        (PORT datac (612:612:612) (708:708:708))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (731:731:731))
        (PORT datab (450:450:450) (527:527:527))
        (PORT datac (361:361:361) (428:428:428))
        (PORT datad (367:367:367) (430:430:430))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (925:925:925))
        (PORT datab (856:856:856) (1014:1014:1014))
        (PORT datac (841:841:841) (975:975:975))
        (PORT datad (488:488:488) (574:574:574))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (280:280:280))
        (PORT datad (699:699:699) (818:818:818))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (986:986:986))
        (PORT datab (409:409:409) (499:499:499))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1605:1605:1605))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3380:3380:3380) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3665:3665:3665))
        (PORT d[1] (2485:2485:2485) (2896:2896:2896))
        (PORT d[2] (2347:2347:2347) (2687:2687:2687))
        (PORT d[3] (2604:2604:2604) (3001:3001:3001))
        (PORT d[4] (1525:1525:1525) (1786:1786:1786))
        (PORT d[5] (5635:5635:5635) (6396:6396:6396))
        (PORT d[6] (2166:2166:2166) (2509:2509:2509))
        (PORT d[7] (2386:2386:2386) (2729:2729:2729))
        (PORT d[8] (2228:2228:2228) (2576:2576:2576))
        (PORT d[9] (2296:2296:2296) (2642:2642:2642))
        (PORT d[10] (3282:3282:3282) (3757:3757:3757))
        (PORT d[11] (1434:1434:1434) (1689:1689:1689))
        (PORT d[12] (2260:2260:2260) (2552:2552:2552))
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (PORT ena (3377:3377:3377) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2568:2568:2568))
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (PORT ena (3377:3377:3377) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2560:2560:2560))
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (PORT ena (3377:3377:3377) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2164:2164:2164))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3380:3380:3380) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT d[0] (3380:3380:3380) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1765:1765:1765))
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT ena (3620:3620:3620) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3322:3322:3322))
        (PORT d[1] (2635:2635:2635) (3062:3062:3062))
        (PORT d[2] (2380:2380:2380) (2726:2726:2726))
        (PORT d[3] (2778:2778:2778) (3198:3198:3198))
        (PORT d[4] (1717:1717:1717) (2004:2004:2004))
        (PORT d[5] (5657:5657:5657) (6421:6421:6421))
        (PORT d[6] (2188:2188:2188) (2524:2524:2524))
        (PORT d[7] (2703:2703:2703) (3092:3092:3092))
        (PORT d[8] (2414:2414:2414) (2789:2789:2789))
        (PORT d[9] (2468:2468:2468) (2839:2839:2839))
        (PORT d[10] (3390:3390:3390) (3900:3900:3900))
        (PORT d[11] (1785:1785:1785) (2092:2092:2092))
        (PORT d[12] (2435:2435:2435) (2750:2750:2750))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3617:3617:3617) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2010:2010:2010))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3617:3617:3617) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2735:2735:2735))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3617:3617:3617) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2164:2164:2164))
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT ena (3620:3620:3620) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT d[0] (3620:3620:3620) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (596:596:596))
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT ena (2987:2987:2987) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (850:850:850))
        (PORT d[1] (640:640:640) (737:737:737))
        (PORT d[2] (1056:1056:1056) (1211:1211:1211))
        (PORT d[3] (1165:1165:1165) (1346:1346:1346))
        (PORT d[4] (2372:2372:2372) (2751:2751:2751))
        (PORT d[5] (512:512:512) (596:596:596))
        (PORT d[6] (486:486:486) (565:565:565))
        (PORT d[7] (378:378:378) (441:441:441))
        (PORT d[8] (2218:2218:2218) (2541:2541:2541))
        (PORT d[9] (3111:3111:3111) (3581:3581:3581))
        (PORT d[10] (1664:1664:1664) (1903:1903:1903))
        (PORT d[11] (1668:1668:1668) (1949:1949:1949))
        (PORT d[12] (644:644:644) (732:732:732))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (2984:2984:2984) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2654:2654:2654))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (2984:2984:2984) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1472:1472:1472))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (2984:2984:2984) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (439:439:439))
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT ena (2987:2987:2987) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT d[0] (2987:2987:2987) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2191:2191:2191))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT ena (2989:2989:2989) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3692:3692:3692))
        (PORT d[1] (2650:2650:2650) (3077:3077:3077))
        (PORT d[2] (1952:1952:1952) (2241:2241:2241))
        (PORT d[3] (2825:2825:2825) (3258:3258:3258))
        (PORT d[4] (1666:1666:1666) (1935:1935:1935))
        (PORT d[5] (6037:6037:6037) (6852:6852:6852))
        (PORT d[6] (1807:1807:1807) (2094:2094:2094))
        (PORT d[7] (2674:2674:2674) (3051:3051:3051))
        (PORT d[8] (2580:2580:2580) (2970:2970:2970))
        (PORT d[9] (2396:2396:2396) (2764:2764:2764))
        (PORT d[10] (3264:3264:3264) (3740:3740:3740))
        (PORT d[11] (2081:2081:2081) (2424:2424:2424))
        (PORT d[12] (1608:1608:1608) (1888:1888:1888))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2226:2226:2226))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1934:1934:1934))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1787:1787:1787))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT ena (2989:2989:2989) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT d[0] (2989:2989:2989) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datab (606:606:606) (696:696:696))
        (PORT datac (743:743:743) (865:865:865))
        (PORT datad (1184:1184:1184) (1331:1331:1331))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (934:934:934))
        (PORT datab (717:717:717) (838:838:838))
        (PORT datac (1113:1113:1113) (1236:1236:1236))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (579:579:579))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (533:533:533) (615:615:615))
        (PORT d[1] (689:689:689) (770:770:770))
        (PORT d[2] (769:769:769) (865:865:865))
        (PORT d[3] (737:737:737) (832:832:832))
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT ena (4467:4467:4467) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (3212:3212:3212))
        (PORT d[1] (1645:1645:1645) (1916:1916:1916))
        (PORT d[2] (795:795:795) (901:901:901))
        (PORT d[3] (2130:2130:2130) (2447:2447:2447))
        (PORT d[4] (1669:1669:1669) (1950:1950:1950))
        (PORT d[5] (2781:2781:2781) (3168:3168:3168))
        (PORT d[6] (2279:2279:2279) (2631:2631:2631))
        (PORT d[7] (3965:3965:3965) (4573:4573:4573))
        (PORT d[8] (2007:2007:2007) (2302:2302:2302))
        (PORT d[9] (2064:2064:2064) (2371:2371:2371))
        (PORT d[10] (1138:1138:1138) (1293:1293:1293))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4464:4464:4464) (3997:3997:3997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (977:977:977))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4464:4464:4464) (3997:3997:3997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2172:2172:2172))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4464:4464:4464) (3997:3997:3997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2010:2010:2010))
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT ena (4467:4467:4467) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT d[0] (4467:4467:4467) (3998:3998:3998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1759:1759:1759))
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT ena (3450:3450:3450) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3713:3713:3713))
        (PORT d[1] (2480:2480:2480) (2899:2899:2899))
        (PORT d[2] (2192:2192:2192) (2507:2507:2507))
        (PORT d[3] (2632:2632:2632) (3041:3041:3041))
        (PORT d[4] (1878:1878:1878) (2181:2181:2181))
        (PORT d[5] (5255:5255:5255) (5946:5946:5946))
        (PORT d[6] (1829:1829:1829) (2128:2128:2128))
        (PORT d[7] (2709:2709:2709) (3109:3109:3109))
        (PORT d[8] (2230:2230:2230) (2574:2574:2574))
        (PORT d[9] (2650:2650:2650) (3046:3046:3046))
        (PORT d[10] (3153:3153:3153) (3606:3606:3606))
        (PORT d[11] (1891:1891:1891) (2208:2208:2208))
        (PORT d[12] (2311:2311:2311) (2685:2685:2685))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3447:3447:3447) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1810:1810:1810))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3447:3447:3447) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2344:2344:2344))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3447:3447:3447) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1791:1791:1791))
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT ena (3450:3450:3450) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT d[0] (3450:3450:3450) (3109:3109:3109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (934:934:934))
        (PORT datab (762:762:762) (890:890:890))
        (PORT datac (689:689:689) (808:808:808))
        (PORT datad (469:469:469) (530:530:530))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1838:1838:1838))
        (PORT clk (1386:1386:1386) (1364:1364:1364))
        (PORT ena (3180:3180:3180) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3445:3445:3445))
        (PORT d[1] (2460:2460:2460) (2862:2862:2862))
        (PORT d[2] (1794:1794:1794) (2055:2055:2055))
        (PORT d[3] (2652:2652:2652) (3064:3064:3064))
        (PORT d[4] (1532:1532:1532) (1789:1789:1789))
        (PORT d[5] (5865:5865:5865) (6659:6659:6659))
        (PORT d[6] (1982:1982:1982) (2291:2291:2291))
        (PORT d[7] (2484:2484:2484) (2835:2835:2835))
        (PORT d[8] (2085:2085:2085) (2409:2409:2409))
        (PORT d[9] (2264:2264:2264) (2611:2611:2611))
        (PORT d[10] (3107:3107:3107) (3562:3562:3562))
        (PORT d[11] (1905:1905:1905) (2220:2220:2220))
        (PORT d[12] (1542:1542:1542) (1806:1806:1806))
        (PORT clk (1384:1384:1384) (1362:1362:1362))
        (PORT ena (3177:3177:3177) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3183:3183:3183))
        (PORT clk (1384:1384:1384) (1362:1362:1362))
        (PORT ena (3177:3177:3177) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2997:2997:2997))
        (PORT clk (1384:1384:1384) (1362:1362:1362))
        (PORT ena (3177:3177:3177) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2138:2138:2138))
        (PORT clk (1386:1386:1386) (1364:1364:1364))
        (PORT ena (3180:3180:3180) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1364:1364:1364))
        (PORT d[0] (3180:3180:3180) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datab (1354:1354:1354) (1523:1523:1523))
        (PORT datac (742:742:742) (864:864:864))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (1512:1512:1512) (1769:1769:1769))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1337:1337:1337) (1349:1349:1349))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1238:1238:1238))
        (PORT datab (362:362:362) (422:422:422))
        (PORT datac (241:241:241) (304:304:304))
        (PORT datad (210:210:210) (246:246:246))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (540:540:540) (616:616:616))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1411:1411:1411))
        (PORT datab (1057:1057:1057) (1204:1204:1204))
        (PORT datac (120:120:120) (158:158:158))
        (PORT datad (526:526:526) (602:602:602))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (326:326:326))
        (PORT datab (535:535:535) (628:628:628))
        (PORT datac (1082:1082:1082) (1203:1203:1203))
        (PORT datad (250:250:250) (282:282:282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (811:811:811))
        (PORT datac (485:485:485) (571:571:571))
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (685:685:685) (775:775:775))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (602:602:602))
        (PORT datad (201:201:201) (244:244:244))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (549:549:549))
        (PORT datab (422:422:422) (482:482:482))
        (PORT datad (815:815:815) (955:955:955))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (508:508:508) (569:569:569))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (442:442:442))
        (PORT datac (461:461:461) (540:540:540))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (657:657:657))
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (751:751:751))
        (PORT datab (615:615:615) (708:708:708))
        (PORT datad (429:429:429) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1150:1150:1150))
        (PORT datab (621:621:621) (714:714:714))
        (PORT datad (454:454:454) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (501:501:501))
        (PORT datab (340:340:340) (388:388:388))
        (PORT datac (786:786:786) (900:900:900))
        (PORT datad (534:534:534) (619:619:619))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (746:746:746))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (694:694:694) (817:817:817))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datab (616:616:616) (709:709:709))
        (PORT datad (745:745:745) (844:844:844))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (767:767:767) (866:866:866))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[13\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (702:702:702))
        (PORT datab (152:152:152) (198:198:198))
        (PORT datac (438:438:438) (496:496:496))
        (PORT datad (462:462:462) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (556:556:556))
        (PORT datad (367:367:367) (446:446:446))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (868:868:868))
        (PORT datab (481:481:481) (555:555:555))
        (PORT datac (578:578:578) (671:671:671))
        (PORT datad (451:451:451) (522:522:522))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (469:469:469))
        (PORT datad (458:458:458) (552:552:552))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1157:1157:1157))
        (PORT datab (375:375:375) (438:438:438))
        (PORT datad (355:355:355) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (781:781:781) (847:847:847))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (480:480:480))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (483:483:483))
        (PORT datad (190:190:190) (235:235:235))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1094:1094:1094))
        (PORT datab (672:672:672) (775:775:775))
        (PORT datac (471:471:471) (544:544:544))
        (PORT datad (343:343:343) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datac (511:511:511) (603:603:603))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (605:605:605))
        (PORT datac (442:442:442) (519:519:519))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (762:762:762))
        (PORT datab (380:380:380) (442:442:442))
        (PORT datad (345:345:345) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (708:708:708))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (603:603:603) (663:663:663))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (390:390:390))
        (PORT datab (936:936:936) (1093:1093:1093))
        (PORT datac (135:135:135) (177:177:177))
        (PORT datad (463:463:463) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (725:725:725))
        (PORT datad (486:486:486) (582:582:582))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (959:959:959) (1126:1126:1126))
        (PORT datac (227:227:227) (286:286:286))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (699:699:699))
        (PORT datab (457:457:457) (555:555:555))
        (PORT datad (611:611:611) (703:703:703))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (539:539:539))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (767:767:767) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (368:368:368))
        (PORT datab (328:328:328) (381:381:381))
        (PORT datac (495:495:495) (574:574:574))
        (PORT datad (1132:1132:1132) (1294:1294:1294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (635:635:635))
        (PORT datac (500:500:500) (580:580:580))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (269:269:269))
        (PORT datab (130:130:130) (159:159:159))
        (PORT datac (503:503:503) (571:571:571))
        (PORT datad (153:153:153) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (259:259:259))
        (PORT datab (171:171:171) (232:232:232))
        (PORT datac (184:184:184) (241:241:241))
        (PORT datad (505:505:505) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (604:604:604))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (391:391:391))
        (PORT datab (315:315:315) (374:374:374))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (326:326:326))
        (PORT datab (319:319:319) (379:379:379))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (762:762:762))
        (PORT datab (551:551:551) (621:621:621))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (403:403:403))
        (PORT datab (473:473:473) (555:555:555))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (554:554:554))
        (PORT datab (282:282:282) (326:326:326))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (451:451:451))
        (PORT datab (107:107:107) (131:131:131))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (487:487:487) (578:578:578))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (465:465:465) (552:552:552))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (374:374:374))
        (PORT datab (334:334:334) (401:401:401))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (336:336:336))
        (PORT datab (317:317:317) (380:380:380))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (324:324:324))
        (PORT datab (309:309:309) (367:367:367))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (380:380:380))
        (PORT datab (291:291:291) (337:337:337))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (378:378:378))
        (PORT datab (321:321:321) (379:379:379))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (689:689:689))
        (PORT datab (414:414:414) (473:473:473))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (555:555:555))
        (PORT datab (881:881:881) (1036:1036:1036))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (715:715:715))
        (PORT datab (543:543:543) (633:633:633))
        (PORT datac (790:790:790) (905:905:905))
        (PORT datad (426:426:426) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (467:467:467))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (721:721:721))
        (PORT datab (578:578:578) (664:664:664))
        (PORT datad (590:590:590) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (707:707:707))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (767:767:767) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (470:470:470))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (574:574:574))
        (PORT datab (346:346:346) (401:401:401))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (421:421:421))
        (PORT datab (479:479:479) (551:551:551))
        (PORT datac (437:437:437) (490:490:490))
        (PORT datad (358:358:358) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT ena (1078:1078:1078) (1209:1209:1209))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (591:591:591))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (544:544:544))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (373:373:373))
        (PORT datab (463:463:463) (537:537:537))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (489:489:489))
        (PORT datab (495:495:495) (581:581:581))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (863:863:863))
        (PORT datab (739:739:739) (840:840:840))
        (PORT datac (790:790:790) (904:904:904))
        (PORT datad (527:527:527) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (844:844:844))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (903:903:903) (998:998:998))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (575:575:575))
        (PORT datab (316:316:316) (366:366:366))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (312:312:312))
        (PORT datab (481:481:481) (569:569:569))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (802:802:802))
        (PORT datab (330:330:330) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (401:401:401))
        (PORT datab (1186:1186:1186) (1370:1370:1370))
        (PORT datac (625:625:625) (712:712:712))
        (PORT datad (421:421:421) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (904:904:904))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (565:565:565))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (607:607:607) (652:652:652))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (927:927:927) (1028:1028:1028))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (673:673:673))
        (PORT datab (319:319:319) (369:369:369))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (461:461:461))
        (PORT datab (332:332:332) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (560:560:560))
        (PORT datab (332:332:332) (389:389:389))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[21\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (735:735:735))
        (PORT datab (462:462:462) (537:537:537))
        (PORT datac (1167:1167:1167) (1350:1350:1350))
        (PORT datad (330:330:330) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (542:542:542))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (405:405:405))
        (PORT datab (1185:1185:1185) (1370:1370:1370))
        (PORT datac (626:626:626) (711:711:711))
        (PORT datad (427:427:427) (484:484:484))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (559:559:559))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (744:744:744))
        (PORT datab (1183:1183:1183) (1366:1366:1366))
        (PORT datac (686:686:686) (770:770:770))
        (PORT datad (754:754:754) (860:860:860))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (715:715:715))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (691:691:691))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (334:334:334))
        (PORT datab (654:654:654) (769:769:769))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (661:661:661))
        (PORT datab (107:107:107) (131:131:131))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (545:545:545))
        (PORT datab (170:170:170) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (214:214:214))
        (PORT datab (473:473:473) (559:559:559))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (541:541:541))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (497:497:497) (593:593:593))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (660:660:660))
        (PORT datab (108:108:108) (132:132:132))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (205:205:205))
        (PORT datab (290:290:290) (326:326:326))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (403:403:403))
        (PORT datab (519:519:519) (609:609:609))
        (PORT datad (310:310:310) (355:355:355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (914:914:914))
        (PORT datab (621:621:621) (722:722:722))
        (PORT datac (1012:1012:1012) (1155:1155:1155))
        (PORT datad (889:889:889) (1041:1041:1041))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (449:449:449))
        (PORT datab (608:608:608) (720:720:720))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1085:1085:1085))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (411:411:411) (458:458:458))
        (PORT datad (433:433:433) (495:495:495))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (1185:1185:1185))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (353:353:353) (407:407:407))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (846:846:846))
        (PORT datab (914:914:914) (1049:1049:1049))
        (PORT datac (997:997:997) (1135:1135:1135))
        (PORT datad (1045:1045:1045) (1214:1214:1214))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1029:1029:1029))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (488:488:488) (559:559:559))
        (PORT datad (487:487:487) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (203:203:203))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (378:378:378) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (630:630:630) (709:709:709))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (286:286:286))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datad (369:369:369) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (728:728:728))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (199:199:199))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datad (368:368:368) (436:436:436))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (523:523:523))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (202:202:202))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datad (374:374:374) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (701:701:701))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[26\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (478:478:478))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (619:619:619) (686:686:686))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (206:206:206))
        (PORT datab (358:358:358) (420:420:420))
        (PORT datad (367:367:367) (435:435:435))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (740:740:740))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (470:470:470))
        (PORT datab (151:151:151) (196:196:196))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (797:797:797) (890:890:890))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (205:205:205))
        (PORT datab (320:320:320) (381:381:381))
        (PORT datad (375:375:375) (443:443:443))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (620:620:620) (692:692:692))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (475:475:475))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (650:650:650) (720:720:720))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (194:194:194))
        (PORT datab (151:151:151) (196:196:196))
        (PORT datad (370:370:370) (438:438:438))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (727:727:727))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (474:474:474))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (655:655:655) (729:729:729))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (468:468:468))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (705:705:705))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (272:272:272))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datad (372:372:372) (440:440:440))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (800:800:800) (911:911:911))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (200:200:200))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (376:376:376) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (708:708:708))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (194:194:194))
        (PORT datab (149:149:149) (196:196:196))
        (PORT datad (377:377:377) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1347:1347:1347) (1509:1509:1509))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (371:371:371) (439:439:439))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (722:722:722))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (660:660:660) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (201:201:201))
        (PORT datab (323:323:323) (380:380:380))
        (PORT datad (378:378:378) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1432:1432:1432) (1622:1622:1622))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (376:376:376) (444:444:444))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (748:748:748) (835:835:835))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datab (216:216:216) (267:267:267))
        (PORT datad (380:380:380) (449:449:449))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (531:531:531))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (484:484:484))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (531:531:531))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (201:201:201))
        (PORT datab (216:216:216) (266:266:266))
        (PORT datad (381:381:381) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (530:530:530))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (485:485:485))
        (PORT datab (154:154:154) (200:200:200))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (526:526:526))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (205:205:205))
        (PORT datab (149:149:149) (194:194:194))
        (PORT datad (374:374:374) (442:442:442))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (483:483:483) (531:531:531))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (474:474:474))
        (PORT datab (149:149:149) (195:195:195))
        (PORT datad (131:131:131) (171:171:171))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (466:466:466) (515:515:515))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (475:475:475))
        (PORT datab (152:152:152) (198:198:198))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (732:732:732))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datab (152:152:152) (199:199:199))
        (PORT datad (383:383:383) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (517:517:517) (583:583:583))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (477:477:477))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (724:724:724))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (200:200:200))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datad (378:378:378) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (698:698:698))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (270:270:270))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (376:376:376) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (690:690:690) (778:778:778))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (481:481:481))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (632:632:632) (709:709:709))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (395:395:395))
        (PORT datab (146:146:146) (189:189:189))
        (PORT datad (384:384:384) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (923:923:923) (1033:1033:1033))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1086:1086:1086))
        (PORT datab (999:999:999) (1185:1185:1185))
        (PORT datac (101:101:101) (125:125:125))
        (PORT datad (353:353:353) (406:406:406))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (184:184:184))
        (PORT datab (484:484:484) (570:570:570))
        (PORT datac (486:486:486) (570:570:570))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[31\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datab (324:324:324) (386:386:386))
        (PORT datad (382:382:382) (451:451:451))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (628:628:628) (700:700:700))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sload (1198:1198:1198) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1088:1088:1088))
        (PORT datab (1000:1000:1000) (1186:1186:1186))
        (PORT datac (414:414:414) (461:461:461))
        (PORT datad (431:431:431) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1090:1090:1090))
        (PORT datab (1000:1000:1000) (1187:1187:1187))
        (PORT datac (100:100:100) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (245:245:245))
        (PORT datab (127:127:127) (154:154:154))
        (PORT datac (308:308:308) (346:346:346))
        (PORT datad (187:187:187) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (413:413:413) (461:461:461))
        (PORT datad (352:352:352) (405:405:405))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (664:664:664) (746:746:746))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sclr (669:669:669) (761:761:761))
        (PORT sload (439:439:439) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1342:1342:1342) (1354:1354:1354))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1228:1228:1228))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (593:593:593) (669:669:669))
        (PORT datad (368:368:368) (422:422:422))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT asdata (700:700:700) (793:793:793))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (822:822:822))
        (PORT datab (1162:1162:1162) (1359:1359:1359))
        (PORT datad (516:516:516) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (568:568:568))
        (PORT datac (1043:1043:1043) (1213:1213:1213))
        (PORT datad (155:155:155) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (332:332:332))
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (613:613:613) (724:724:724))
        (PORT datad (933:933:933) (1057:1057:1057))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1059:1059:1059) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[31\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (590:590:590))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datac (123:123:123) (163:163:163))
        (PORT datad (679:679:679) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[30\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (254:254:254))
        (PORT datab (168:168:168) (228:228:228))
        (PORT datac (176:176:176) (233:233:233))
        (PORT datad (516:516:516) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (661:661:661))
        (PORT datab (512:512:512) (608:608:608))
        (PORT datac (316:316:316) (371:371:371))
        (PORT datad (486:486:486) (576:576:576))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (314:314:314))
        (PORT datab (381:381:381) (454:454:454))
        (PORT datad (591:591:591) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (781:781:781) (872:872:872))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (704:704:704) (806:806:806))
        (PORT sload (682:682:682) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[30\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (695:695:695))
        (PORT datab (141:141:141) (187:187:187))
        (PORT datac (507:507:507) (596:596:596))
        (PORT datad (451:451:451) (523:523:523))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (568:568:568))
        (PORT datab (587:587:587) (668:668:668))
        (PORT datad (820:820:820) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (866:866:866))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (389:389:389))
        (PORT datab (503:503:503) (598:598:598))
        (PORT datac (481:481:481) (574:574:574))
        (PORT datad (496:496:496) (584:584:584))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (685:685:685))
        (PORT datab (770:770:770) (885:885:885))
        (PORT datad (524:524:524) (583:583:583))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (955:955:955) (1069:1069:1069))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (670:670:670))
        (PORT datab (538:538:538) (652:652:652))
        (PORT datac (123:123:123) (164:164:164))
        (PORT datad (321:321:321) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (259:259:259))
        (PORT datab (168:168:168) (229:229:229))
        (PORT datac (529:529:529) (615:615:615))
        (PORT datad (110:110:110) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (397:397:397))
        (PORT datab (503:503:503) (598:598:598))
        (PORT datac (442:442:442) (517:517:517))
        (PORT datad (496:496:496) (584:584:584))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (487:487:487))
        (PORT datab (520:520:520) (610:610:610))
        (PORT datad (681:681:681) (778:778:778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (644:644:644) (719:719:719))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sclr (669:669:669) (761:761:761))
        (PORT sload (439:439:439) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[28\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (689:689:689))
        (PORT datab (522:522:522) (613:613:613))
        (PORT datac (125:125:125) (167:167:167))
        (PORT datad (452:452:452) (526:526:526))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (965:965:965))
        (PORT datab (838:838:838) (988:988:988))
        (PORT datad (432:432:432) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (776:776:776) (854:854:854))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (519:519:519) (620:620:620))
        (PORT datac (498:498:498) (604:604:604))
        (PORT datad (459:459:459) (535:535:535))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (620:620:620))
        (PORT datab (505:505:505) (587:587:587))
        (PORT datad (332:332:332) (384:384:384))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (711:711:711))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (695:695:695))
        (PORT datab (526:526:526) (617:617:617))
        (PORT datac (123:123:123) (163:163:163))
        (PORT datad (619:619:619) (723:723:723))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (521:521:521))
        (PORT datab (935:935:935) (1092:1092:1092))
        (PORT datac (346:346:346) (394:394:394))
        (PORT datad (343:343:343) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (267:267:267))
        (PORT datac (511:511:511) (614:614:614))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (584:584:584))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1277:1277:1277))
        (PORT datab (448:448:448) (554:554:554))
        (PORT datac (351:351:351) (393:393:393))
        (PORT datad (383:383:383) (454:454:454))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (648:648:648) (729:729:729))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1567:1567:1567))
        (PORT datab (544:544:544) (633:633:633))
        (PORT datad (1208:1208:1208) (1356:1356:1356))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (435:435:435) (492:492:492))
        (PORT datac (695:695:695) (798:798:798))
        (PORT datad (965:965:965) (1113:1113:1113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (471:471:471))
        (PORT datab (231:231:231) (273:273:273))
        (PORT datac (615:615:615) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1059:1059:1059) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (266:266:266))
        (PORT datab (521:521:521) (622:622:622))
        (PORT datac (501:501:501) (607:607:607))
        (PORT datad (467:467:467) (554:554:554))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (214:214:214))
        (PORT datab (379:379:379) (452:452:452))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (715:715:715) (790:790:790))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (704:704:704) (806:806:806))
        (PORT sload (682:682:682) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[26\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (595:595:595))
        (PORT datab (456:456:456) (534:534:534))
        (PORT datac (844:844:844) (981:981:981))
        (PORT datad (624:624:624) (721:721:721))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (268:268:268))
        (PORT datab (382:382:382) (444:444:444))
        (PORT datad (558:558:558) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (229:229:229))
        (PORT datab (514:514:514) (592:592:592))
        (PORT datad (227:227:227) (295:295:295))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (231:231:231))
        (PORT datab (395:395:395) (486:486:486))
        (PORT datac (446:446:446) (514:514:514))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (783:783:783) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (652:652:652))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (228:228:228))
        (PORT datab (618:618:618) (706:706:706))
        (PORT datac (371:371:371) (459:459:459))
        (PORT datad (226:226:226) (293:293:293))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (129:129:129) (159:159:159))
        (PORT datac (373:373:373) (460:460:460))
        (PORT datad (440:440:440) (503:503:503))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (783:783:783) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (519:519:519) (616:616:616))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (895:895:895) (977:977:977))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (657:657:657))
        (PORT datab (513:513:513) (608:608:608))
        (PORT datac (289:289:289) (339:339:339))
        (PORT datad (487:487:487) (577:577:577))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (444:444:444) (509:509:509))
        (PORT datad (513:513:513) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (629:629:629) (696:696:696))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[25\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (189:189:189))
        (PORT datab (375:375:375) (439:439:439))
        (PORT datac (609:609:609) (702:702:702))
        (PORT datad (678:678:678) (789:789:789))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1143:1143:1143))
        (PORT datab (215:215:215) (261:261:261))
        (PORT datad (363:363:363) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (927:927:927) (1027:1027:1027))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (613:613:613))
        (PORT datab (480:480:480) (565:565:565))
        (PORT datac (505:505:505) (611:611:611))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (531:531:531))
        (PORT datab (448:448:448) (513:513:513))
        (PORT datad (514:514:514) (596:596:596))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (702:702:702))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1339:1339:1339) (1352:1352:1352))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (430:430:430))
        (PORT datab (492:492:492) (577:577:577))
        (PORT datac (366:366:366) (417:417:417))
        (PORT datad (857:857:857) (1012:1012:1012))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (673:673:673) (762:762:762))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1439:1439:1439))
        (PORT datab (931:931:931) (1059:1059:1059))
        (PORT datad (353:353:353) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (678:678:678))
        (PORT datab (835:835:835) (967:967:967))
        (PORT datac (431:431:431) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (320:320:320))
        (PORT datab (225:225:225) (266:266:266))
        (PORT datac (611:611:611) (722:722:722))
        (PORT datad (934:934:934) (1058:1058:1058))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1059:1059:1059) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (586:586:586))
        (PORT datab (821:821:821) (948:948:948))
        (PORT datac (498:498:498) (589:589:589))
        (PORT datad (338:338:338) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (865:865:865))
        (PORT datab (459:459:459) (529:529:529))
        (PORT datad (142:142:142) (178:178:178))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (816:816:816) (921:921:921))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT sclr (531:531:531) (601:601:601))
        (PORT sload (811:811:811) (920:920:920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (618:618:618))
        (PORT datab (456:456:456) (537:537:537))
        (PORT datac (511:511:511) (617:617:617))
        (PORT datad (446:446:446) (521:521:521))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (689:689:689))
        (PORT datab (530:530:530) (611:611:611))
        (PORT datad (329:329:329) (378:378:378))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (526:526:526) (588:588:588))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[16\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (944:944:944) (1083:1083:1083))
        (PORT datac (788:788:788) (918:918:918))
        (PORT datad (517:517:517) (595:595:595))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (523:523:523))
        (PORT datad (369:369:369) (449:449:449))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1117:1117:1117) (1286:1286:1286))
        (PORT datad (699:699:699) (818:818:818))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (938:938:938))
        (PORT datad (528:528:528) (625:625:625))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (510:510:510) (588:588:588))
        (PORT d[1] (798:798:798) (906:906:906))
        (PORT d[2] (681:681:681) (783:783:783))
        (PORT d[3] (358:358:358) (413:413:413))
        (PORT clk (1468:1468:1468) (1448:1448:1448))
        (PORT ena (3056:3056:3056) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (978:978:978))
        (PORT d[1] (1336:1336:1336) (1528:1528:1528))
        (PORT d[2] (2111:2111:2111) (2410:2410:2410))
        (PORT d[3] (969:969:969) (1106:1106:1106))
        (PORT d[4] (1439:1439:1439) (1682:1682:1682))
        (PORT d[5] (974:974:974) (1118:1118:1118))
        (PORT d[6] (697:697:697) (804:804:804))
        (PORT d[7] (990:990:990) (1137:1137:1137))
        (PORT d[8] (3043:3043:3043) (3515:3515:3515))
        (PORT d[9] (1575:1575:1575) (1807:1807:1807))
        (PORT d[10] (1116:1116:1116) (1273:1273:1273))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT ena (3053:3053:3053) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1098:1098:1098))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT ena (3053:3053:3053) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1151:1151:1151))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT ena (3053:3053:3053) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (1033:1033:1033))
        (PORT clk (1468:1468:1468) (1448:1448:1448))
        (PORT ena (3056:3056:3056) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1448:1448:1448))
        (PORT d[0] (3056:3056:3056) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (960:960:960))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (960:960:960))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1688:1688:1688))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (3202:3202:3202) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3487:3487:3487))
        (PORT d[1] (2301:2301:2301) (2694:2694:2694))
        (PORT d[2] (2472:2472:2472) (2819:2819:2819))
        (PORT d[3] (2461:2461:2461) (2846:2846:2846))
        (PORT d[4] (1327:1327:1327) (1558:1558:1558))
        (PORT d[5] (6360:6360:6360) (7224:7224:7224))
        (PORT d[6] (1654:1654:1654) (1923:1923:1923))
        (PORT d[7] (2540:2540:2540) (2918:2918:2918))
        (PORT d[8] (2052:2052:2052) (2377:2377:2377))
        (PORT d[9] (2729:2729:2729) (3141:3141:3141))
        (PORT d[10] (2980:2980:2980) (3414:3414:3414))
        (PORT d[11] (2562:2562:2562) (2965:2965:2965))
        (PORT d[12] (2131:2131:2131) (2484:2484:2484))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (3199:3199:3199) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2124:2124:2124))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (3199:3199:3199) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2128:2128:2128))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (3199:3199:3199) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2517:2517:2517))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (3202:3202:3202) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT d[0] (3202:3202:3202) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (848:848:848))
        (PORT datab (722:722:722) (856:856:856))
        (PORT datac (344:344:344) (401:401:401))
        (PORT datad (673:673:673) (750:750:750))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1509:1509:1509))
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT ena (2980:2980:2980) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3499:3499:3499))
        (PORT d[1] (2129:2129:2129) (2488:2488:2488))
        (PORT d[2] (2013:2013:2013) (2296:2296:2296))
        (PORT d[3] (2263:2263:2263) (2621:2621:2621))
        (PORT d[4] (1500:1500:1500) (1753:1753:1753))
        (PORT d[5] (6191:6191:6191) (7030:7030:7030))
        (PORT d[6] (1568:1568:1568) (1828:1828:1828))
        (PORT d[7] (2365:2365:2365) (2718:2718:2718))
        (PORT d[8] (1894:1894:1894) (2184:2184:2184))
        (PORT d[9] (2560:2560:2560) (2949:2949:2949))
        (PORT d[10] (2803:2803:2803) (3216:3216:3216))
        (PORT d[11] (2400:2400:2400) (2784:2784:2784))
        (PORT d[12] (1952:1952:1952) (2279:2279:2279))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (2977:2977:2977) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2944:2944:2944))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (2977:2977:2977) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1939:1939:1939))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (2977:2977:2977) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2340:2340:2340))
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT ena (2980:2980:2980) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT d[0] (2980:2980:2980) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (851:851:851))
        (PORT datab (718:718:718) (852:852:852))
        (PORT datac (833:833:833) (935:935:935))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1702:1702:1702))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3165:3165:3165) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3650:3650:3650))
        (PORT d[1] (2304:2304:2304) (2700:2700:2700))
        (PORT d[2] (2029:2029:2029) (2323:2323:2323))
        (PORT d[3] (2433:2433:2433) (2810:2810:2810))
        (PORT d[4] (1313:1313:1313) (1534:1534:1534))
        (PORT d[5] (6365:6365:6365) (7225:7225:7225))
        (PORT d[6] (1651:1651:1651) (1918:1918:1918))
        (PORT d[7] (2529:2529:2529) (2900:2900:2900))
        (PORT d[8] (2940:2940:2940) (3375:3375:3375))
        (PORT d[9] (2748:2748:2748) (3161:3161:3161))
        (PORT d[10] (2963:2963:2963) (3393:3393:3393))
        (PORT d[11] (1717:1717:1717) (2010:2010:2010))
        (PORT d[12] (2108:2108:2108) (2456:2456:2456))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3162:3162:3162) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2335:2335:2335))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3162:3162:3162) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2113:2113:2113))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3162:3162:3162) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2522:2522:2522))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3165:3165:3165) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT d[0] (3165:3165:3165) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1302:1302:1302))
        (PORT clk (1419:1419:1419) (1396:1396:1396))
        (PORT ena (2993:2993:2993) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3685:3685:3685))
        (PORT d[1] (2668:2668:2668) (3099:3099:3099))
        (PORT d[2] (2098:2098:2098) (2403:2403:2403))
        (PORT d[3] (2253:2253:2253) (2606:2606:2606))
        (PORT d[4] (1645:1645:1645) (1917:1917:1917))
        (PORT d[5] (6223:6223:6223) (7062:7062:7062))
        (PORT d[6] (1659:1659:1659) (1931:1931:1931))
        (PORT d[7] (2345:2345:2345) (2695:2695:2695))
        (PORT d[8] (2588:2588:2588) (2980:2980:2980))
        (PORT d[9] (2552:2552:2552) (2937:2937:2937))
        (PORT d[10] (3439:3439:3439) (3939:3939:3939))
        (PORT d[11] (2247:2247:2247) (2609:2609:2609))
        (PORT d[12] (1595:1595:1595) (1802:1802:1802))
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (PORT ena (2990:2990:2990) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2022:2022:2022))
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (PORT ena (2990:2990:2990) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1891:1891:1891))
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (PORT ena (2990:2990:2990) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2139:2139:2139))
        (PORT clk (1419:1419:1419) (1396:1396:1396))
        (PORT ena (2993:2993:2993) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1396:1396:1396))
        (PORT d[0] (2993:2993:2993) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (853:853:853))
        (PORT datab (714:714:714) (848:848:848))
        (PORT datac (969:969:969) (1113:1113:1113))
        (PORT datad (1035:1035:1035) (1190:1190:1190))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1491:1491:1491))
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (PORT ena (2931:2931:2931) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3492:3492:3492))
        (PORT d[1] (2133:2133:2133) (2489:2489:2489))
        (PORT d[2] (2110:2110:2110) (2418:2418:2418))
        (PORT d[3] (2216:2216:2216) (2561:2561:2561))
        (PORT d[4] (1483:1483:1483) (1727:1727:1727))
        (PORT d[5] (6211:6211:6211) (7045:7045:7045))
        (PORT d[6] (1651:1651:1651) (1922:1922:1922))
        (PORT d[7] (2345:2345:2345) (2691:2691:2691))
        (PORT d[8] (1912:1912:1912) (2208:2208:2208))
        (PORT d[9] (2582:2582:2582) (2977:2977:2977))
        (PORT d[10] (2729:2729:2729) (3133:3133:3133))
        (PORT d[11] (2248:2248:2248) (2610:2610:2610))
        (PORT d[12] (1773:1773:1773) (2072:2072:2072))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT ena (2928:2928:2928) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1758:1758:1758))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT ena (2928:2928:2928) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1713:1713:1713))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT ena (2928:2928:2928) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2126:2126:2126))
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (PORT ena (2931:2931:2931) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (PORT d[0] (2931:2931:2931) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (374:374:374) (430:430:430))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1079:1079:1079) (1041:1041:1041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (802:802:802))
        (PORT d[1] (1344:1344:1344) (1537:1537:1537))
        (PORT d[2] (2241:2241:2241) (2556:2556:2556))
        (PORT d[3] (1295:1295:1295) (1478:1478:1478))
        (PORT d[4] (1770:1770:1770) (2056:2056:2056))
        (PORT d[5] (968:968:968) (1107:1107:1107))
        (PORT d[6] (858:858:858) (989:989:989))
        (PORT d[7] (1010:1010:1010) (1163:1163:1163))
        (PORT d[8] (3224:3224:3224) (3719:3719:3719))
        (PORT d[9] (1729:1729:1729) (1978:1978:1978))
        (PORT d[10] (1459:1459:1459) (1666:1666:1666))
        (PORT d[11] (1308:1308:1308) (1543:1543:1543))
        (PORT d[12] (1310:1310:1310) (1491:1491:1491))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (1076:1076:1076) (1040:1040:1040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1628:1628:1628))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (1076:1076:1076) (1040:1040:1040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1279:1279:1279))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (1076:1076:1076) (1040:1040:1040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1044:1044:1044))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (1079:1079:1079) (1041:1041:1041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT d[0] (1079:1079:1079) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (719:719:719) (853:853:853))
        (PORT datac (994:994:994) (1129:1129:1129))
        (PORT datad (341:341:341) (395:395:395))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1848:1848:1848))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1224:1224:1224))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1357:1357:1357) (1369:1369:1369))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1382:1382:1382))
        (PORT datab (1308:1308:1308) (1543:1543:1543))
        (PORT datad (532:532:532) (616:616:616))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (775:775:775))
        (PORT datab (708:708:708) (817:817:817))
        (PORT datac (1112:1112:1112) (1260:1260:1260))
        (PORT datad (568:568:568) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (386:386:386))
        (PORT datab (633:633:633) (751:751:751))
        (PORT datad (265:265:265) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (302:302:302) (341:341:341))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (945:945:945) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (999:999:999))
        (PORT datab (556:556:556) (657:657:657))
        (PORT datac (731:731:731) (836:836:836))
        (PORT datad (346:346:346) (410:410:410))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (527:527:527))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datad (441:441:441) (501:501:501))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (617:617:617) (685:685:685))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (927:927:927) (1028:1028:1028))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (612:612:612))
        (PORT datab (310:310:310) (371:371:371))
        (PORT datac (504:504:504) (610:610:610))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (687:687:687))
        (PORT datab (702:702:702) (790:790:790))
        (PORT datad (328:328:328) (375:375:375))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (789:789:789) (887:887:887))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (685:685:685))
        (PORT datab (520:520:520) (610:610:610))
        (PORT datac (314:314:314) (376:376:376))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (924:924:924))
        (PORT datab (383:383:383) (446:446:446))
        (PORT datad (202:202:202) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (728:728:728) (786:786:786))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (613:613:613))
        (PORT datab (496:496:496) (588:588:588))
        (PORT datac (505:505:505) (611:611:611))
        (PORT datad (310:310:310) (367:367:367))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (687:687:687))
        (PORT datab (565:565:565) (637:637:637))
        (PORT datad (415:415:415) (467:467:467))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (715:715:715))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1242:1242:1242))
        (PORT datab (256:256:256) (322:322:322))
        (PORT datac (346:346:346) (401:401:401))
        (PORT datad (212:212:212) (247:247:247))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (536:536:536) (601:601:601))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1383:1383:1383))
        (PORT datab (543:543:543) (631:631:631))
        (PORT datad (1188:1188:1188) (1400:1400:1400))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (558:558:558))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (201:201:201))
        (PORT datac (335:335:335) (372:372:372))
        (PORT datad (522:522:522) (613:613:613))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (505:505:505))
        (PORT datab (1094:1094:1094) (1247:1247:1247))
        (PORT datac (1224:1224:1224) (1392:1392:1392))
        (PORT datad (817:817:817) (942:942:942))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1039:1039:1039))
        (PORT datab (231:231:231) (272:272:272))
        (PORT datad (294:294:294) (335:335:335))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (302:302:302) (341:341:341))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (945:945:945) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (817:817:817))
        (PORT datab (317:317:317) (386:386:386))
        (PORT datac (359:359:359) (419:419:419))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[20\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (736:736:736))
        (PORT datac (198:198:198) (236:236:236))
        (PORT datad (356:356:356) (413:413:413))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (621:621:621))
        (PORT datad (757:757:757) (880:880:880))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2135:2135:2135))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT ena (3844:3844:3844) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3145:3145:3145))
        (PORT d[1] (2801:2801:2801) (3258:3258:3258))
        (PORT d[2] (2847:2847:2847) (3254:3254:3254))
        (PORT d[3] (1951:1951:1951) (2233:2233:2233))
        (PORT d[4] (2350:2350:2350) (2716:2716:2716))
        (PORT d[5] (2497:2497:2497) (2804:2804:2804))
        (PORT d[6] (2811:2811:2811) (3265:3265:3265))
        (PORT d[7] (2376:2376:2376) (2725:2725:2725))
        (PORT d[8] (2337:2337:2337) (2673:2673:2673))
        (PORT d[9] (1857:1857:1857) (2131:2131:2131))
        (PORT d[10] (2789:2789:2789) (3178:3178:3178))
        (PORT d[11] (998:998:998) (1172:1172:1172))
        (PORT d[12] (1081:1081:1081) (1260:1260:1260))
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (PORT ena (3841:3841:3841) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2199:2199:2199))
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (PORT ena (3841:3841:3841) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2974:2974:2974))
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (PORT ena (3841:3841:3841) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1786:1786:1786))
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT ena (3844:3844:3844) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1408:1408:1408))
        (PORT d[0] (3844:3844:3844) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (355:355:355) (404:404:404))
        (PORT d[1] (848:848:848) (989:989:989))
        (PORT d[2] (1198:1198:1198) (1349:1349:1349))
        (PORT d[3] (653:653:653) (739:739:739))
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT ena (4442:4442:4442) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3220:3220:3220))
        (PORT d[1] (1644:1644:1644) (1915:1915:1915))
        (PORT d[2] (1607:1607:1607) (1813:1813:1813))
        (PORT d[3] (2144:2144:2144) (2470:2470:2470))
        (PORT d[4] (1683:1683:1683) (1968:1968:1968))
        (PORT d[5] (2751:2751:2751) (3127:3127:3127))
        (PORT d[6] (2278:2278:2278) (2631:2631:2631))
        (PORT d[7] (2592:2592:2592) (2939:2939:2939))
        (PORT d[8] (598:598:598) (671:671:671))
        (PORT d[9] (1875:1875:1875) (2153:2153:2153))
        (PORT d[10] (1098:1098:1098) (1239:1239:1239))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4439:4439:4439) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1115:1115:1115))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4439:4439:4439) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2000:2000:2000))
        (PORT clk (1492:1492:1492) (1474:1474:1474))
        (PORT ena (4439:4439:4439) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1672:1672:1672))
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT ena (4442:4442:4442) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1476:1476:1476))
        (PORT d[0] (4442:4442:4442) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1279:1279:1279))
        (PORT datab (815:815:815) (982:982:982))
        (PORT datac (571:571:571) (643:643:643))
        (PORT datad (943:943:943) (1067:1067:1067))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2158:2158:2158))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT ena (4045:4045:4045) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3332:3332:3332))
        (PORT d[1] (2781:2781:2781) (3229:3229:3229))
        (PORT d[2] (2663:2663:2663) (3070:3070:3070))
        (PORT d[3] (1836:1836:1836) (2112:2112:2112))
        (PORT d[4] (2548:2548:2548) (2943:2943:2943))
        (PORT d[5] (2504:2504:2504) (2808:2808:2808))
        (PORT d[6] (2806:2806:2806) (3255:3255:3255))
        (PORT d[7] (2348:2348:2348) (2695:2695:2695))
        (PORT d[8] (2525:2525:2525) (2886:2886:2886))
        (PORT d[9] (1904:1904:1904) (2199:2199:2199))
        (PORT d[10] (2785:2785:2785) (3172:3172:3172))
        (PORT d[11] (1130:1130:1130) (1322:1322:1322))
        (PORT d[12] (1257:1257:1257) (1459:1459:1459))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (4042:4042:4042) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2632:2632:2632))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (4042:4042:4042) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (3166:3166:3166))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (4042:4042:4042) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2109:2109:2109))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT ena (4045:4045:4045) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT d[0] (4045:4045:4045) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1271:1271:1271))
        (PORT datab (819:819:819) (986:986:986))
        (PORT datad (553:553:553) (619:619:619))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1961:1961:1961))
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT ena (3847:3847:3847) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3144:3144:3144))
        (PORT d[1] (2799:2799:2799) (3255:3255:3255))
        (PORT d[2] (2830:2830:2830) (3233:3233:3233))
        (PORT d[3] (1944:1944:1944) (2226:2226:2226))
        (PORT d[4] (2368:2368:2368) (2736:2736:2736))
        (PORT d[5] (2472:2472:2472) (2771:2771:2771))
        (PORT d[6] (2818:2818:2818) (3275:3275:3275))
        (PORT d[7] (2925:2925:2925) (3352:3352:3352))
        (PORT d[8] (2347:2347:2347) (2686:2686:2686))
        (PORT d[9] (1879:1879:1879) (2161:2161:2161))
        (PORT d[10] (2615:2615:2615) (2981:2981:2981))
        (PORT d[11] (1820:1820:1820) (2097:2097:2097))
        (PORT d[12] (1104:1104:1104) (1289:1289:1289))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (3844:3844:3844) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2918:2918:2918))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (3844:3844:3844) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2977:2977:2977))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (3844:3844:3844) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1963:1963:1963))
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT ena (3847:3847:3847) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT d[0] (3847:3847:3847) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (673:673:673))
        (PORT clk (1468:1468:1468) (1444:1444:1444))
        (PORT ena (1600:1600:1600) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2774:2774:2774))
        (PORT d[1] (3220:3220:3220) (3737:3737:3737))
        (PORT d[2] (1254:1254:1254) (1422:1422:1422))
        (PORT d[3] (2160:2160:2160) (2476:2476:2476))
        (PORT d[4] (1300:1300:1300) (1523:1523:1523))
        (PORT d[5] (2383:2383:2383) (2705:2705:2705))
        (PORT d[6] (1933:1933:1933) (2238:2238:2238))
        (PORT d[7] (2243:2243:2243) (2536:2536:2536))
        (PORT d[8] (1659:1659:1659) (1914:1914:1914))
        (PORT d[9] (935:935:935) (1060:1060:1060))
        (PORT d[10] (2191:2191:2191) (2475:2475:2475))
        (PORT d[11] (1086:1086:1086) (1267:1267:1267))
        (PORT d[12] (2416:2416:2416) (2795:2795:2795))
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT ena (1597:1597:1597) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1278:1278:1278))
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT ena (1597:1597:1597) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1763:1763:1763))
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT ena (1597:1597:1597) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1428:1428:1428))
        (PORT clk (1468:1468:1468) (1444:1444:1444))
        (PORT ena (1600:1600:1600) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1444:1444:1444))
        (PORT d[0] (1600:1600:1600) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (956:956:956))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (956:956:956))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1280:1280:1280))
        (PORT datab (815:815:815) (981:981:981))
        (PORT datac (718:718:718) (818:818:818))
        (PORT datad (702:702:702) (782:782:782))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1771:1771:1771))
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (PORT ena (3644:3644:3644) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3555:3555:3555))
        (PORT d[1] (1878:1878:1878) (2191:2191:2191))
        (PORT d[2] (2499:2499:2499) (2859:2859:2859))
        (PORT d[3] (1622:1622:1622) (1863:1863:1863))
        (PORT d[4] (2188:2188:2188) (2533:2533:2533))
        (PORT d[5] (2452:2452:2452) (2748:2748:2748))
        (PORT d[6] (2631:2631:2631) (3055:3055:3055))
        (PORT d[7] (2759:2759:2759) (3168:3168:3168))
        (PORT d[8] (2144:2144:2144) (2455:2455:2455))
        (PORT d[9] (2937:2937:2937) (3377:3377:3377))
        (PORT d[10] (2548:2548:2548) (2887:2887:2887))
        (PORT d[11] (1647:1647:1647) (1904:1904:1904))
        (PORT d[12] (1106:1106:1106) (1285:1285:1285))
        (PORT clk (1398:1398:1398) (1377:1377:1377))
        (PORT ena (3641:3641:3641) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1826:1826:1826))
        (PORT clk (1398:1398:1398) (1377:1377:1377))
        (PORT ena (3641:3641:3641) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2786:2786:2786))
        (PORT clk (1398:1398:1398) (1377:1377:1377))
        (PORT ena (3641:3641:3641) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1980:1980:1980))
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (PORT ena (3644:3644:3644) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
        (PORT d[0] (3644:3644:3644) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1954:1954:1954))
        (PORT clk (1413:1413:1413) (1391:1391:1391))
        (PORT ena (3841:3841:3841) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3123:3123:3123))
        (PORT d[1] (2623:2623:2623) (3048:3048:3048))
        (PORT d[2] (2680:2680:2680) (3066:3066:3066))
        (PORT d[3] (1813:1813:1813) (2078:2078:2078))
        (PORT d[4] (1524:1524:1524) (1764:1764:1764))
        (PORT d[5] (2323:2323:2323) (2602:2602:2602))
        (PORT d[6] (2624:2624:2624) (3044:3044:3044))
        (PORT d[7] (2953:2953:2953) (3393:3393:3393))
        (PORT d[8] (2153:2153:2153) (2464:2464:2464))
        (PORT d[9] (2932:2932:2932) (3366:3366:3366))
        (PORT d[10] (2595:2595:2595) (2954:2954:2954))
        (PORT d[11] (1663:1663:1663) (1927:1927:1927))
        (PORT d[12] (1091:1091:1091) (1270:1270:1270))
        (PORT clk (1411:1411:1411) (1389:1389:1389))
        (PORT ena (3838:3838:3838) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2842:2842:2842))
        (PORT clk (1411:1411:1411) (1389:1389:1389))
        (PORT ena (3838:3838:3838) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2944:2944:2944))
        (PORT clk (1411:1411:1411) (1389:1389:1389))
        (PORT ena (3838:3838:3838) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1831:1831:1831))
        (PORT clk (1413:1413:1413) (1391:1391:1391))
        (PORT ena (3841:3841:3841) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1391:1391:1391))
        (PORT d[0] (3841:3841:3841) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1270:1270:1270))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (892:892:892) (1016:1016:1016))
        (PORT datad (744:744:744) (848:848:848))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1284:1284:1284))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (837:837:837) (970:970:970))
        (PORT datac (1251:1251:1251) (1418:1418:1418))
        (PORT datad (713:713:713) (801:801:801))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (336:336:336))
        (PORT datab (355:355:355) (400:400:400))
        (PORT datad (612:612:612) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (303:303:303) (343:343:343))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (1182:1182:1182) (1337:1337:1337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (612:612:612))
        (PORT datab (308:308:308) (365:365:365))
        (PORT datac (503:503:503) (609:609:609))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (685:685:685))
        (PORT datab (283:283:283) (315:315:315))
        (PORT datad (566:566:566) (636:636:636))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (756:756:756) (838:838:838))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (694:694:694))
        (PORT datab (147:147:147) (190:190:190))
        (PORT datac (506:506:506) (596:596:596))
        (PORT datad (292:292:292) (347:347:347))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (698:698:698))
        (PORT datac (358:358:358) (409:409:409))
        (PORT datad (300:300:300) (344:344:344))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1208:1208:1208))
        (PORT datad (504:504:504) (583:583:583))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1164:1164:1164))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (1182:1182:1182) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2952:2952:2952))
        (PORT d[1] (1617:1617:1617) (1886:1886:1886))
        (PORT d[2] (830:830:830) (931:931:931))
        (PORT d[3] (2118:2118:2118) (2435:2435:2435))
        (PORT d[4] (1305:1305:1305) (1519:1519:1519))
        (PORT d[5] (2580:2580:2580) (2932:2932:2932))
        (PORT d[6] (2101:2101:2101) (2429:2429:2429))
        (PORT d[7] (2419:2419:2419) (2738:2738:2738))
        (PORT d[8] (1864:1864:1864) (2146:2146:2146))
        (PORT d[9] (2046:2046:2046) (2347:2347:2347))
        (PORT d[10] (951:951:951) (1080:1080:1080))
        (PORT d[11] (1457:1457:1457) (1692:1692:1692))
        (PORT d[12] (1159:1159:1159) (1331:1331:1331))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1179:1179:1179) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (685:685:685) (711:711:711))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1179:1179:1179) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1983:1983:1983))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1179:1179:1179) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1464:1464:1464))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (1182:1182:1182) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT d[0] (1182:1182:1182) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (925:925:925))
        (PORT datab (759:759:759) (860:860:860))
        (PORT datac (888:888:888) (1047:1047:1047))
        (PORT datad (446:446:446) (499:499:499))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1946:1946:1946))
        (PORT clk (1448:1448:1448) (1426:1426:1426))
        (PORT ena (3385:3385:3385) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3030:3030:3030))
        (PORT d[1] (3113:3113:3113) (3603:3603:3603))
        (PORT d[2] (3137:3137:3137) (3612:3612:3612))
        (PORT d[3] (2175:2175:2175) (2496:2496:2496))
        (PORT d[4] (1490:1490:1490) (1735:1735:1735))
        (PORT d[5] (2871:2871:2871) (3231:3231:3231))
        (PORT d[6] (3133:3133:3133) (3626:3626:3626))
        (PORT d[7] (2723:2723:2723) (3124:3124:3124))
        (PORT d[8] (1936:1936:1936) (2212:2212:2212))
        (PORT d[9] (2248:2248:2248) (2587:2587:2587))
        (PORT d[10] (2498:2498:2498) (2853:2853:2853))
        (PORT d[11] (1487:1487:1487) (1731:1731:1731))
        (PORT d[12] (874:874:874) (1015:1015:1015))
        (PORT clk (1446:1446:1446) (1424:1424:1424))
        (PORT ena (3382:3382:3382) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2223:2223:2223))
        (PORT clk (1446:1446:1446) (1424:1424:1424))
        (PORT ena (3382:3382:3382) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2084:2084:2084))
        (PORT clk (1446:1446:1446) (1424:1424:1424))
        (PORT ena (3382:3382:3382) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2322:2322:2322))
        (PORT clk (1448:1448:1448) (1426:1426:1426))
        (PORT ena (3385:3385:3385) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1426:1426:1426))
        (PORT d[0] (3385:3385:3385) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (922:922:922))
        (PORT datac (892:892:892) (1051:1051:1051))
        (PORT datad (564:564:564) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (1250:1250:1250) (1446:1446:1446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1210:1210:1210))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1343:1343:1343) (1356:1356:1356))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (507:507:507))
        (PORT datab (449:449:449) (512:512:512))
        (PORT datac (341:341:341) (389:389:389))
        (PORT datad (1000:1000:1000) (1162:1162:1162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (296:296:296) (332:332:332))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1516:1516:1516))
        (PORT datab (1103:1103:1103) (1256:1256:1256))
        (PORT datad (544:544:544) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (497:497:497) (554:554:554))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (949:949:949))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (503:503:503) (589:589:589))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1286:1286:1286))
        (PORT datab (847:847:847) (973:973:973))
        (PORT datac (685:685:685) (787:787:787))
        (PORT datad (337:337:337) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (310:310:310))
        (PORT datab (357:357:357) (402:402:402))
        (PORT datad (612:612:612) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (301:301:301) (340:340:340))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (1182:1182:1182) (1337:1337:1337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[19\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (588:588:588))
        (PORT datab (312:312:312) (376:376:376))
        (PORT datac (808:808:808) (931:931:931))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (840:840:840))
        (PORT datac (794:794:794) (913:913:913))
        (PORT datad (517:517:517) (595:595:595))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (1302:1302:1302) (1508:1508:1508))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (768:768:768))
        (PORT datac (656:656:656) (759:759:759))
        (PORT datad (342:342:342) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (505:505:505))
        (PORT datab (470:470:470) (545:545:545))
        (PORT datac (340:340:340) (388:388:388))
        (PORT datad (1001:1001:1001) (1163:1163:1163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT asdata (678:678:678) (763:763:763))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1193:1193:1193))
        (PORT datab (544:544:544) (618:618:618))
        (PORT datac (122:122:122) (161:161:161))
        (PORT datad (1279:1279:1279) (1485:1485:1485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (720:720:720))
        (PORT datac (425:425:425) (490:490:490))
        (PORT datad (789:789:789) (911:911:911))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (397:397:397))
        (PORT datac (959:959:959) (1074:1074:1074))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1044:1044:1044))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (288:288:288) (334:334:334))
        (PORT datad (1521:1521:1521) (1714:1714:1714))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT ena (1164:1164:1164) (1273:1273:1273))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[14\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (781:781:781))
        (PORT datab (499:499:499) (588:588:588))
        (PORT datac (487:487:487) (561:561:561))
        (PORT datad (945:945:945) (1091:1091:1091))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (513:513:513) (621:621:621))
        (PORT datac (369:369:369) (450:450:450))
        (PORT datad (605:605:605) (710:710:710))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (637:637:637))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datad (271:271:271) (308:308:308))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (760:760:760) (842:842:842))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (1137:1137:1137) (1296:1296:1296))
        (PORT sload (784:784:784) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (367:367:367))
        (PORT datab (817:817:817) (957:957:957))
        (PORT datac (634:634:634) (762:762:762))
        (PORT datad (506:506:506) (594:594:594))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1200:1200:1200))
        (PORT clk (1415:1415:1415) (1397:1397:1397))
        (PORT ena (3499:3499:3499) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3556:3556:3556))
        (PORT d[1] (2502:2502:2502) (2918:2918:2918))
        (PORT d[2] (3309:3309:3309) (3823:3823:3823))
        (PORT d[3] (2793:2793:2793) (3218:3218:3218))
        (PORT d[4] (1735:1735:1735) (2030:2030:2030))
        (PORT d[5] (5223:5223:5223) (5918:5918:5918))
        (PORT d[6] (2473:2473:2473) (2875:2875:2875))
        (PORT d[7] (3606:3606:3606) (4167:4167:4167))
        (PORT d[8] (1796:1796:1796) (2060:2060:2060))
        (PORT d[9] (2250:2250:2250) (2579:2579:2579))
        (PORT d[10] (2989:2989:2989) (3421:3421:3421))
        (PORT d[11] (1543:1543:1543) (1791:1791:1791))
        (PORT d[12] (1878:1878:1878) (2177:2177:2177))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT ena (3496:3496:3496) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1712:1712:1712))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT ena (3496:3496:3496) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3173:3173:3173))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
        (PORT ena (3496:3496:3496) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2699:2699:2699))
        (PORT clk (1415:1415:1415) (1397:1397:1397))
        (PORT ena (3499:3499:3499) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1397:1397:1397))
        (PORT d[0] (3499:3499:3499) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1387:1387:1387))
        (PORT datab (1166:1166:1166) (1372:1372:1372))
        (PORT datac (784:784:784) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1249:1249:1249))
        (PORT clk (1432:1432:1432) (1410:1410:1410))
        (PORT ena (3583:3583:3583) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (3171:3171:3171))
        (PORT d[1] (2446:2446:2446) (2848:2848:2848))
        (PORT d[2] (3090:3090:3090) (3567:3567:3567))
        (PORT d[3] (2681:2681:2681) (3078:3078:3078))
        (PORT d[4] (2237:2237:2237) (2585:2585:2585))
        (PORT d[5] (4786:4786:4786) (5406:5406:5406))
        (PORT d[6] (2630:2630:2630) (3048:3048:3048))
        (PORT d[7] (3243:3243:3243) (3743:3743:3743))
        (PORT d[8] (1416:1416:1416) (1615:1615:1615))
        (PORT d[9] (2331:2331:2331) (2681:2681:2681))
        (PORT d[10] (2782:2782:2782) (3183:3183:3183))
        (PORT d[11] (979:979:979) (1141:1141:1141))
        (PORT d[12] (1867:1867:1867) (2159:2159:2159))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT ena (3580:3580:3580) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3075:3075:3075))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT ena (3580:3580:3580) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2501:2501:2501))
        (PORT clk (1430:1430:1430) (1408:1408:1408))
        (PORT ena (3580:3580:3580) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2562:2562:2562))
        (PORT clk (1432:1432:1432) (1410:1410:1410))
        (PORT ena (3583:3583:3583) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1410:1410:1410))
        (PORT d[0] (3583:3583:3583) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1450:1450:1450))
        (PORT clk (1392:1392:1392) (1373:1373:1373))
        (PORT ena (3371:3371:3371) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3348:3348:3348))
        (PORT d[1] (2278:2278:2278) (2657:2657:2657))
        (PORT d[2] (3239:3239:3239) (3729:3729:3729))
        (PORT d[3] (2557:2557:2557) (2941:2941:2941))
        (PORT d[4] (1908:1908:1908) (2215:2215:2215))
        (PORT d[5] (5113:5113:5113) (5773:5773:5773))
        (PORT d[6] (2380:2380:2380) (2766:2766:2766))
        (PORT d[7] (3247:3247:3247) (3748:3748:3748))
        (PORT d[8] (1579:1579:1579) (1799:1799:1799))
        (PORT d[9] (2334:2334:2334) (2684:2684:2684))
        (PORT d[10] (2890:2890:2890) (3302:3302:3302))
        (PORT d[11] (1157:1157:1157) (1345:1345:1345))
        (PORT d[12] (1499:1499:1499) (1743:1743:1743))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
        (PORT ena (3368:3368:3368) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2189:2189:2189))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
        (PORT ena (3368:3368:3368) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2540:2540:2540))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
        (PORT ena (3368:3368:3368) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2470:2470:2470))
        (PORT clk (1392:1392:1392) (1373:1373:1373))
        (PORT ena (3371:3371:3371) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1373:1373:1373))
        (PORT d[0] (3371:3371:3371) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1398:1398:1398))
        (PORT clk (1461:1461:1461) (1439:1439:1439))
        (PORT ena (3152:3152:3152) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3055:3055:3055))
        (PORT d[1] (2807:2807:2807) (3256:3256:3256))
        (PORT d[2] (3653:3653:3653) (4210:4210:4210))
        (PORT d[3] (2741:2741:2741) (3145:3145:3145))
        (PORT d[4] (1722:1722:1722) (2013:2013:2013))
        (PORT d[5] (5475:5475:5475) (6186:6186:6186))
        (PORT d[6] (2983:2983:2983) (3451:3451:3451))
        (PORT d[7] (3605:3605:3605) (4154:4154:4154))
        (PORT d[8] (1544:1544:1544) (1757:1757:1757))
        (PORT d[9] (2313:2313:2313) (2660:2660:2660))
        (PORT d[10] (2912:2912:2912) (3335:3335:3335))
        (PORT d[11] (1110:1110:1110) (1292:1292:1292))
        (PORT d[12] (1287:1287:1287) (1499:1499:1499))
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT ena (3149:3149:3149) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3550:3550:3550))
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT ena (3149:3149:3149) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2343:2343:2343))
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT ena (3149:3149:3149) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2794:2794:2794))
        (PORT clk (1461:1461:1461) (1439:1439:1439))
        (PORT ena (3152:3152:3152) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1439:1439:1439))
        (PORT d[0] (3152:3152:3152) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (951:951:951))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1300:1300:1300))
        (PORT datab (1165:1165:1165) (1371:1371:1371))
        (PORT datac (1140:1140:1140) (1358:1358:1358))
        (PORT datad (662:662:662) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1210:1210:1210))
        (PORT clk (1486:1486:1486) (1469:1469:1469))
        (PORT ena (4065:4065:4065) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (4290:4290:4290))
        (PORT d[1] (1894:1894:1894) (2207:2207:2207))
        (PORT d[2] (4123:4123:4123) (4746:4746:4746))
        (PORT d[3] (2450:2450:2450) (2817:2817:2817))
        (PORT d[4] (1509:1509:1509) (1769:1769:1769))
        (PORT d[5] (5014:5014:5014) (5675:5675:5675))
        (PORT d[6] (3170:3170:3170) (3675:3675:3675))
        (PORT d[7] (3796:3796:3796) (4381:4381:4381))
        (PORT d[8] (1610:1610:1610) (1848:1848:1848))
        (PORT d[9] (2073:2073:2073) (2378:2378:2378))
        (PORT d[10] (3726:3726:3726) (4258:4258:4258))
        (PORT d[11] (1744:1744:1744) (2025:2025:2025))
        (PORT d[12] (1918:1918:1918) (2231:2231:2231))
        (PORT clk (1484:1484:1484) (1467:1467:1467))
        (PORT ena (4062:4062:4062) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1431:1431:1431))
        (PORT clk (1484:1484:1484) (1467:1467:1467))
        (PORT ena (4062:4062:4062) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3733:3733:3733))
        (PORT clk (1484:1484:1484) (1467:1467:1467))
        (PORT ena (4062:4062:4062) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3474:3474:3474))
        (PORT clk (1486:1486:1486) (1469:1469:1469))
        (PORT ena (4065:4065:4065) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1469:1469:1469))
        (PORT d[0] (4065:4065:4065) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (962:962:962))
        (PORT datab (1172:1172:1172) (1377:1377:1377))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (618:618:618) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1567:1567:1567))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT ena (3771:3771:3771) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (3053:3053:3053))
        (PORT d[1] (2453:2453:2453) (2853:2853:2853))
        (PORT d[2] (3294:3294:3294) (3804:3804:3804))
        (PORT d[3] (2414:2414:2414) (2774:2774:2774))
        (PORT d[4] (2337:2337:2337) (2691:2691:2691))
        (PORT d[5] (5116:5116:5116) (5783:5783:5783))
        (PORT d[6] (2622:2622:2622) (3040:3040:3040))
        (PORT d[7] (3263:3263:3263) (3769:3769:3769))
        (PORT d[8] (1578:1578:1578) (1798:1798:1798))
        (PORT d[9] (2350:2350:2350) (2708:2708:2708))
        (PORT d[10] (2945:2945:2945) (3362:3362:3362))
        (PORT d[11] (963:963:963) (1125:1125:1125))
        (PORT d[12] (1843:1843:1843) (2131:2131:2131))
        (PORT clk (1438:1438:1438) (1417:1417:1417))
        (PORT ena (3768:3768:3768) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2083:2083:2083))
        (PORT clk (1438:1438:1438) (1417:1417:1417))
        (PORT ena (3768:3768:3768) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2539:2539:2539))
        (PORT clk (1438:1438:1438) (1417:1417:1417))
        (PORT ena (3768:3768:3768) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2422:2422:2422))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT ena (3771:3771:3771) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT d[0] (3771:3771:3771) (3391:3391:3391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (947:947:947))
        (PORT datab (1168:1168:1168) (1373:1373:1373))
        (PORT datac (1144:1144:1144) (1362:1362:1362))
        (PORT datad (774:774:774) (879:879:879))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (1331:1331:1331) (1547:1547:1547))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1467:1467:1467))
        (PORT datab (1105:1105:1105) (1258:1258:1258))
        (PORT datad (545:545:545) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (602:602:602))
        (PORT datac (822:822:822) (928:928:928))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (765:765:765))
        (PORT datab (692:692:692) (790:790:790))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1498:1498:1498) (1699:1699:1699))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1040:1040:1040))
        (PORT datab (230:230:230) (271:271:271))
        (PORT datad (433:433:433) (486:486:486))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (481:481:481) (525:525:525))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (945:945:945) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (936:936:936))
        (PORT datab (647:647:647) (761:761:761))
        (PORT datac (366:366:366) (447:447:447))
        (PORT datad (390:390:390) (476:476:476))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (142:142:142))
        (PORT datab (692:692:692) (811:811:811))
        (PORT datad (444:444:444) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (703:703:703))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (880:880:880) (1012:1012:1012))
        (PORT sload (687:687:687) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (259:259:259))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datac (523:523:523) (634:634:634))
        (PORT datad (727:727:727) (855:855:855))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (414:414:414))
        (PORT datab (465:465:465) (543:543:543))
        (PORT datac (936:936:936) (1090:1090:1090))
        (PORT datad (340:340:340) (400:400:400))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (616:616:616))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (557:557:557))
        (PORT datac (798:798:798) (925:925:925))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (509:509:509))
        (PORT datab (372:372:372) (429:429:429))
        (PORT datad (533:533:533) (632:632:632))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (552:552:552) (631:631:631))
        (PORT sload (512:512:512) (570:570:570))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (424:424:424))
        (PORT datab (139:139:139) (184:184:184))
        (PORT datac (803:803:803) (929:929:929))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (381:381:381) (450:450:450))
        (PORT datac (659:659:659) (753:753:753))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1226:1226:1226))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (918:918:918) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (463:463:463))
        (PORT datab (413:413:413) (490:490:490))
        (PORT datac (300:300:300) (345:345:345))
        (PORT datad (630:630:630) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (845:845:845))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (604:604:604))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (423:423:423))
        (PORT datac (510:510:510) (599:599:599))
        (PORT datad (957:957:957) (1118:1118:1118))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (390:390:390))
        (PORT datab (548:548:548) (636:636:636))
        (PORT datad (539:539:539) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (616:616:616))
        (PORT sload (893:893:893) (995:995:995))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1219:1219:1219))
        (PORT datad (204:204:204) (256:256:256))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (868:868:868))
        (PORT datac (785:785:785) (899:899:899))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (725:725:725))
        (PORT datab (383:383:383) (438:438:438))
        (PORT datac (371:371:371) (417:417:417))
        (PORT datad (857:857:857) (1013:1013:1013))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT asdata (677:677:677) (754:754:754))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (708:708:708))
        (PORT datab (1160:1160:1160) (1370:1370:1370))
        (PORT datad (805:805:805) (918:918:918))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (595:595:595))
        (PORT datab (693:693:693) (798:798:798))
        (PORT datac (171:171:171) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (332:332:332))
        (PORT datab (230:230:230) (272:272:272))
        (PORT datac (614:614:614) (727:727:727))
        (PORT datad (931:931:931) (1055:1055:1055))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1059:1059:1059) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (301:301:301) (339:339:339))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (945:945:945) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (367:367:367))
        (PORT datab (574:574:574) (681:681:681))
        (PORT datac (942:942:942) (1085:1085:1085))
        (PORT datad (624:624:624) (725:725:725))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (1148:1148:1148))
        (PORT datac (352:352:352) (399:399:399))
        (PORT datad (449:449:449) (519:519:519))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (602:602:602))
        (PORT datad (745:745:745) (866:866:866))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (234:234:234))
        (PORT datac (156:156:156) (208:208:208))
        (PORT datad (231:231:231) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (635:635:635))
        (PORT datab (517:517:517) (592:592:592))
        (PORT datad (541:541:541) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT asdata (304:304:304) (343:343:343))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (485:485:485))
        (PORT datab (409:409:409) (492:492:492))
        (PORT datac (368:368:368) (438:438:438))
        (PORT datad (492:492:492) (580:580:580))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (551:551:551))
        (PORT datac (793:793:793) (908:908:908))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (490:490:490))
        (PORT datab (640:640:640) (736:736:736))
        (PORT datac (196:196:196) (240:240:240))
        (PORT datad (345:345:345) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (562:562:562))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (620:620:620))
        (PORT sload (893:893:893) (995:995:995))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (615:615:615))
        (PORT datac (660:660:660) (777:777:777))
        (PORT datad (949:949:949) (1109:1109:1109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (458:458:458))
        (PORT datab (410:410:410) (487:487:487))
        (PORT datac (194:194:194) (228:228:228))
        (PORT datad (503:503:503) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (845:845:845))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (926:926:926))
        (PORT datac (1207:1207:1207) (1414:1414:1414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (439:439:439))
        (PORT datab (706:706:706) (835:835:835))
        (PORT datad (945:945:945) (1106:1106:1106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (960:960:960))
        (PORT datab (169:169:169) (225:225:225))
        (PORT datac (390:390:390) (451:451:451))
        (PORT datad (378:378:378) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (479:479:479))
        (PORT datab (508:508:508) (612:612:612))
        (PORT datac (441:441:441) (518:518:518))
        (PORT datad (335:335:335) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (461:461:461))
        (PORT datac (925:925:925) (1074:1074:1074))
        (PORT datad (445:445:445) (522:522:522))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (369:369:369) (433:433:433))
        (PORT datac (131:131:131) (169:169:169))
        (PORT datad (626:626:626) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT asdata (301:301:301) (340:340:340))
        (PORT ena (1107:1107:1107) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (586:586:586))
        (PORT datab (378:378:378) (444:444:444))
        (PORT datac (512:512:512) (602:602:602))
        (PORT datad (388:388:388) (463:463:463))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (489:489:489))
        (PORT datab (521:521:521) (627:627:627))
        (PORT datac (378:378:378) (442:442:442))
        (PORT datad (496:496:496) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1096:1096:1096))
        (PORT datab (802:802:802) (933:933:933))
        (PORT datac (348:348:348) (408:408:408))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (532:532:532))
        (PORT datab (359:359:359) (421:421:421))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (526:526:526) (619:619:619))
        (PORT datac (450:450:450) (518:518:518))
        (PORT datad (390:390:390) (465:465:465))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (475:475:475))
        (PORT datab (521:521:521) (629:629:629))
        (PORT datac (496:496:496) (595:595:595))
        (PORT datad (393:393:393) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (255:255:255))
        (PORT datab (837:837:837) (968:968:968))
        (PORT datad (346:346:346) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (207:207:207))
        (PORT datab (630:630:630) (717:717:717))
        (PORT datac (541:541:541) (618:618:618))
        (PORT datad (479:479:479) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1234:1234:1234))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (445:445:445))
        (PORT datab (510:510:510) (606:606:606))
        (PORT datac (390:390:390) (470:470:470))
        (PORT datad (376:376:376) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (435:435:435))
        (PORT datac (349:349:349) (420:420:420))
        (PORT datad (820:820:820) (946:946:946))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (191:191:191))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (546:546:546) (623:623:623))
        (PORT datad (617:617:617) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1234:1234:1234))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (284:284:284))
        (PORT datab (527:527:527) (621:621:621))
        (PORT datac (360:360:360) (414:414:414))
        (PORT datad (389:389:389) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1300:1300:1300) (1506:1506:1506))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1150:1150:1150))
        (PORT datab (635:635:635) (733:733:733))
        (PORT datad (692:692:692) (811:811:811))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1227:1227:1227))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (358:358:358) (412:412:412))
        (PORT datad (365:365:365) (419:419:419))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1258:1258:1258))
        (PORT asdata (537:537:537) (612:612:612))
        (PORT clrn (1252:1252:1252) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1394:1394:1394))
        (PORT datab (826:826:826) (940:940:940))
        (PORT datad (1077:1077:1077) (1215:1215:1215))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (618:618:618))
        (PORT datac (779:779:779) (872:872:872))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1122:1122:1122))
        (PORT clk (1403:1403:1403) (1379:1379:1379))
        (PORT ena (3579:3579:3579) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1524:1524:1524))
        (PORT d[1] (2886:2886:2886) (3358:3358:3358))
        (PORT d[2] (1788:1788:1788) (2040:2040:2040))
        (PORT d[3] (1361:1361:1361) (1547:1547:1547))
        (PORT d[4] (1938:1938:1938) (2272:2272:2272))
        (PORT d[5] (1596:1596:1596) (1820:1820:1820))
        (PORT d[6] (2977:2977:2977) (3445:3445:3445))
        (PORT d[7] (1945:1945:1945) (2221:2221:2221))
        (PORT d[8] (2328:2328:2328) (2697:2697:2697))
        (PORT d[9] (2468:2468:2468) (2854:2854:2854))
        (PORT d[10] (3664:3664:3664) (4198:4198:4198))
        (PORT d[11] (1895:1895:1895) (2198:2198:2198))
        (PORT d[12] (2105:2105:2105) (2451:2451:2451))
        (PORT clk (1401:1401:1401) (1377:1377:1377))
        (PORT ena (3576:3576:3576) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2912:2912:2912))
        (PORT clk (1401:1401:1401) (1377:1377:1377))
        (PORT ena (3576:3576:3576) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (3121:3121:3121))
        (PORT clk (1401:1401:1401) (1377:1377:1377))
        (PORT ena (3576:3576:3576) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1787:1787:1787))
        (PORT clk (1403:1403:1403) (1379:1379:1379))
        (PORT ena (3579:3579:3579) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1379:1379:1379))
        (PORT d[0] (3579:3579:3579) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1055:1055:1055))
        (PORT datab (1020:1020:1020) (1197:1197:1197))
        (PORT datac (609:609:609) (688:688:688))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1838:1838:1838))
        (PORT clk (1365:1365:1365) (1341:1341:1341))
        (PORT ena (3354:3354:3354) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3276:3276:3276))
        (PORT d[1] (2332:2332:2332) (2714:2714:2714))
        (PORT d[2] (1813:1813:1813) (2076:2076:2076))
        (PORT d[3] (2467:2467:2467) (2853:2853:2853))
        (PORT d[4] (1523:1523:1523) (1776:1776:1776))
        (PORT d[5] (5677:5677:5677) (6439:6439:6439))
        (PORT d[6] (2000:2000:2000) (2310:2310:2310))
        (PORT d[7] (2314:2314:2314) (2641:2641:2641))
        (PORT d[8] (2245:2245:2245) (2585:2585:2585))
        (PORT d[9] (2270:2270:2270) (2616:2616:2616))
        (PORT d[10] (3128:3128:3128) (3590:3590:3590))
        (PORT d[11] (1724:1724:1724) (2012:2012:2012))
        (PORT d[12] (1593:1593:1593) (1862:1862:1862))
        (PORT clk (1363:1363:1363) (1339:1339:1339))
        (PORT ena (3351:3351:3351) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1502:1502:1502))
        (PORT clk (1363:1363:1363) (1339:1339:1339))
        (PORT ena (3351:3351:3351) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2818:2818:2818))
        (PORT clk (1363:1363:1363) (1339:1339:1339))
        (PORT ena (3351:3351:3351) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1975:1975:1975))
        (PORT clk (1365:1365:1365) (1341:1341:1341))
        (PORT ena (3354:3354:3354) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1341:1341:1341))
        (PORT d[0] (3354:3354:3354) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1297:1297:1297))
        (PORT clk (1423:1423:1423) (1399:1399:1399))
        (PORT ena (3763:3763:3763) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1707:1707:1707))
        (PORT d[1] (2906:2906:2906) (3380:3380:3380))
        (PORT d[2] (1745:1745:1745) (1993:1993:1993))
        (PORT d[3] (1121:1121:1121) (1277:1277:1277))
        (PORT d[4] (1933:1933:1933) (2268:2268:2268))
        (PORT d[5] (1443:1443:1443) (1646:1646:1646))
        (PORT d[6] (1351:1351:1351) (1554:1554:1554))
        (PORT d[7] (2091:2091:2091) (2394:2394:2394))
        (PORT d[8] (2505:2505:2505) (2901:2901:2901))
        (PORT d[9] (2645:2645:2645) (3055:3055:3055))
        (PORT d[10] (3813:3813:3813) (4367:4367:4367))
        (PORT d[11] (2052:2052:2052) (2370:2370:2370))
        (PORT d[12] (2109:2109:2109) (2451:2451:2451))
        (PORT clk (1421:1421:1421) (1397:1397:1397))
        (PORT ena (3760:3760:3760) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1660:1660:1660))
        (PORT clk (1421:1421:1421) (1397:1397:1397))
        (PORT ena (3760:3760:3760) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3128:3128:3128))
        (PORT clk (1421:1421:1421) (1397:1397:1397))
        (PORT ena (3760:3760:3760) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1936:1936:1936))
        (PORT clk (1423:1423:1423) (1399:1399:1399))
        (PORT ena (3763:3763:3763) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1399:1399:1399))
        (PORT d[0] (3763:3763:3763) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2000:2000:2000))
        (PORT clk (1380:1380:1380) (1356:1356:1356))
        (PORT ena (3182:3182:3182) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3261:3261:3261))
        (PORT d[1] (2344:2344:2344) (2732:2732:2732))
        (PORT d[2] (1828:1828:1828) (2097:2097:2097))
        (PORT d[3] (2651:2651:2651) (3063:3063:3063))
        (PORT d[4] (1526:1526:1526) (1783:1783:1783))
        (PORT d[5] (5845:5845:5845) (6633:6633:6633))
        (PORT d[6] (2006:2006:2006) (2320:2320:2320))
        (PORT d[7] (2147:2147:2147) (2455:2455:2455))
        (PORT d[8] (2258:2258:2258) (2600:2600:2600))
        (PORT d[9] (2275:2275:2275) (2623:2623:2623))
        (PORT d[10] (2973:2973:2973) (3413:3413:3413))
        (PORT d[11] (1886:1886:1886) (2196:2196:2196))
        (PORT d[12] (1565:1565:1565) (1828:1828:1828))
        (PORT clk (1378:1378:1378) (1354:1354:1354))
        (PORT ena (3179:3179:3179) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2343:2343:2343))
        (PORT clk (1378:1378:1378) (1354:1354:1354))
        (PORT ena (3179:3179:3179) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2826:2826:2826))
        (PORT clk (1378:1378:1378) (1354:1354:1354))
        (PORT ena (3179:3179:3179) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1744:1744:1744))
        (PORT clk (1380:1380:1380) (1356:1356:1356))
        (PORT ena (3182:3182:3182) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1356:1356:1356))
        (PORT d[0] (3182:3182:3182) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2334:2334:2334))
        (PORT clk (1404:1404:1404) (1383:1383:1383))
        (PORT ena (2991:2991:2991) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3482:3482:3482))
        (PORT d[1] (2501:2501:2501) (2912:2912:2912))
        (PORT d[2] (1924:1924:1924) (2195:2195:2195))
        (PORT d[3] (2824:2824:2824) (3257:3257:3257))
        (PORT d[4] (1499:1499:1499) (1751:1751:1751))
        (PORT d[5] (6049:6049:6049) (6869:6869:6869))
        (PORT d[6] (1832:1832:1832) (2126:2126:2126))
        (PORT d[7] (2330:2330:2330) (2670:2670:2670))
        (PORT d[8] (2404:2404:2404) (2765:2765:2765))
        (PORT d[9] (2375:2375:2375) (2735:2735:2735))
        (PORT d[10] (3263:3263:3263) (3739:3739:3739))
        (PORT d[11] (2080:2080:2080) (2423:2423:2423))
        (PORT d[12] (1595:1595:1595) (1868:1868:1868))
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (PORT ena (2988:2988:2988) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2080:2080:2080))
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (PORT ena (2988:2988:2988) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3041:3041:3041))
        (PORT clk (1402:1402:1402) (1381:1381:1381))
        (PORT ena (2988:2988:2988) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1946:1946:1946))
        (PORT clk (1404:1404:1404) (1383:1383:1383))
        (PORT ena (2991:2991:2991) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1383:1383:1383))
        (PORT d[0] (2991:2991:2991) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1051:1051:1051))
        (PORT datab (1026:1026:1026) (1204:1204:1204))
        (PORT datac (937:937:937) (1074:1074:1074))
        (PORT datad (988:988:988) (1105:1105:1105))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1298:1298:1298))
        (PORT datab (1025:1025:1025) (1202:1202:1202))
        (PORT datac (355:355:355) (406:406:406))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2318:2318:2318))
        (PORT clk (1399:1399:1399) (1376:1376:1376))
        (PORT ena (3162:3162:3162) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3481:3481:3481))
        (PORT d[1] (2500:2500:2500) (2911:2911:2911))
        (PORT d[2] (1917:1917:1917) (2194:2194:2194))
        (PORT d[3] (2806:2806:2806) (3236:3236:3236))
        (PORT d[4] (1508:1508:1508) (1754:1754:1754))
        (PORT d[5] (6029:6029:6029) (6843:6843:6843))
        (PORT d[6] (1839:1839:1839) (2133:2133:2133))
        (PORT d[7] (2348:2348:2348) (2693:2693:2693))
        (PORT d[8] (2409:2409:2409) (2773:2773:2773))
        (PORT d[9] (2349:2349:2349) (2704:2704:2704))
        (PORT d[10] (3269:3269:3269) (3750:3750:3750))
        (PORT d[11] (2060:2060:2060) (2396:2396:2396))
        (PORT d[12] (1610:1610:1610) (1892:1892:1892))
        (PORT clk (1397:1397:1397) (1374:1374:1374))
        (PORT ena (3159:3159:3159) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (2119:2119:2119))
        (PORT clk (1397:1397:1397) (1374:1374:1374))
        (PORT ena (3159:3159:3159) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3014:3014:3014))
        (PORT clk (1397:1397:1397) (1374:1374:1374))
        (PORT ena (3159:3159:3159) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1945:1945:1945))
        (PORT clk (1399:1399:1399) (1376:1376:1376))
        (PORT ena (3162:3162:3162) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1376:1376:1376))
        (PORT d[0] (3162:3162:3162) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1053:1053:1053))
        (PORT datab (707:707:707) (814:814:814))
        (PORT datac (1004:1004:1004) (1179:1179:1179))
        (PORT datad (807:807:807) (911:911:911))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1102:1102:1102))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (451:451:451) (518:518:518))
        (PORT datac (689:689:689) (791:791:791))
        (PORT datad (1074:1074:1074) (1224:1224:1224))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1041:1041:1041))
        (PORT datab (227:227:227) (267:267:267))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (345:345:345))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (945:945:945) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[16\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (745:745:745))
        (PORT datab (210:210:210) (263:263:263))
        (PORT datac (551:551:551) (653:653:653))
        (PORT datad (483:483:483) (565:565:565))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[22\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (936:936:936))
        (PORT datac (620:620:620) (717:717:717))
        (PORT datad (518:518:518) (595:595:595))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (456:456:456))
        (PORT datad (433:433:433) (503:503:503))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1133:1133:1133))
        (PORT clk (1433:1433:1433) (1410:1410:1410))
        (PORT ena (3770:3770:3770) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1341:1341:1341))
        (PORT d[1] (1220:1220:1220) (1411:1411:1411))
        (PORT d[2] (1764:1764:1764) (2016:2016:2016))
        (PORT d[3] (983:983:983) (1123:1123:1123))
        (PORT d[4] (1951:1951:1951) (2287:2287:2287))
        (PORT d[5] (1634:1634:1634) (1866:1866:1866))
        (PORT d[6] (1361:1361:1361) (1570:1570:1570))
        (PORT d[7] (2274:2274:2274) (2606:2606:2606))
        (PORT d[8] (2657:2657:2657) (3077:3077:3077))
        (PORT d[9] (2652:2652:2652) (3060:3060:3060))
        (PORT d[10] (3833:3833:3833) (4391:4391:4391))
        (PORT d[11] (2080:2080:2080) (2403:2403:2403))
        (PORT d[12] (1121:1121:1121) (1274:1274:1274))
        (PORT clk (1431:1431:1431) (1408:1408:1408))
        (PORT ena (3767:3767:3767) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2725:2725:2725))
        (PORT clk (1431:1431:1431) (1408:1408:1408))
        (PORT ena (3767:3767:3767) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3340:3340:3340))
        (PORT clk (1431:1431:1431) (1408:1408:1408))
        (PORT ena (3767:3767:3767) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2126:2126:2126))
        (PORT clk (1433:1433:1433) (1410:1410:1410))
        (PORT ena (3770:3770:3770) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1410:1410:1410))
        (PORT d[0] (3770:3770:3770) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (852:852:852))
        (PORT datab (716:716:716) (850:850:850))
        (PORT datad (688:688:688) (785:785:785))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (602:602:602))
        (PORT clk (1473:1473:1473) (1452:1452:1452))
        (PORT ena (2992:2992:2992) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1173:1173:1173))
        (PORT d[1] (1512:1512:1512) (1735:1735:1735))
        (PORT d[2] (2287:2287:2287) (2608:2608:2608))
        (PORT d[3] (1307:1307:1307) (1493:1493:1493))
        (PORT d[4] (1782:1782:1782) (2071:2071:2071))
        (PORT d[5] (520:520:520) (602:602:602))
        (PORT d[6] (866:866:866) (998:998:998))
        (PORT d[7] (571:571:571) (661:661:661))
        (PORT d[8] (3225:3225:3225) (3720:3720:3720))
        (PORT d[9] (1760:1760:1760) (2018:2018:2018))
        (PORT d[10] (1300:1300:1300) (1485:1485:1485))
        (PORT d[11] (1309:1309:1309) (1544:1544:1544))
        (PORT d[12] (1313:1313:1313) (1496:1496:1496))
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (PORT ena (2989:2989:2989) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1324:1324:1324))
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (PORT ena (2989:2989:2989) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1285:1285:1285))
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (PORT ena (2989:2989:2989) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1013:1013:1013))
        (PORT clk (1473:1473:1473) (1452:1452:1452))
        (PORT ena (2992:2992:2992) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1452:1452:1452))
        (PORT d[0] (2992:2992:2992) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (963:963:963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (852:852:852))
        (PORT datab (716:716:716) (849:849:849))
        (PORT datac (581:581:581) (662:662:662))
        (PORT datad (337:337:337) (388:388:388))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1738:1738:1738))
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT ena (2966:2966:2966) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3658:3658:3658))
        (PORT d[1] (2150:2150:2150) (2513:2513:2513))
        (PORT d[2] (2102:2102:2102) (2407:2407:2407))
        (PORT d[3] (2251:2251:2251) (2608:2608:2608))
        (PORT d[4] (1488:1488:1488) (1741:1741:1741))
        (PORT d[5] (6195:6195:6195) (7032:7032:7032))
        (PORT d[6] (1774:1774:1774) (2055:2055:2055))
        (PORT d[7] (2472:2472:2472) (2837:2837:2837))
        (PORT d[8] (2766:2766:2766) (3181:3181:3181))
        (PORT d[9] (2571:2571:2571) (2960:2960:2960))
        (PORT d[10] (3432:3432:3432) (3929:3929:3929))
        (PORT d[11] (2241:2241:2241) (2603:2603:2603))
        (PORT d[12] (1769:1769:1769) (2064:2064:2064))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2963:2963:2963) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2365:2365:2365))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2963:2963:2963) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1899:1899:1899))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2963:2963:2963) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2339:2339:2339))
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT ena (2966:2966:2966) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT d[0] (2966:2966:2966) (2690:2690:2690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1924:1924:1924))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (2989:2989:2989) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3305:3305:3305))
        (PORT d[1] (2280:2280:2280) (2670:2670:2670))
        (PORT d[2] (2274:2274:2274) (2601:2601:2601))
        (PORT d[3] (2283:2283:2283) (2644:2644:2644))
        (PORT d[4] (1528:1528:1528) (1789:1789:1789))
        (PORT d[5] (6377:6377:6377) (7241:7241:7241))
        (PORT d[6] (1657:1657:1657) (1928:1928:1928))
        (PORT d[7] (2519:2519:2519) (2891:2891:2891))
        (PORT d[8] (1890:1890:1890) (2187:2187:2187))
        (PORT d[9] (2759:2759:2759) (3179:3179:3179))
        (PORT d[10] (2790:2790:2790) (3195:3195:3195))
        (PORT d[11] (2406:2406:2406) (2791:2791:2791))
        (PORT d[12] (1949:1949:1949) (2273:2273:2273))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1761:1761:1761))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1922:1922:1922))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT ena (2986:2986:2986) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2521:2521:2521))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (2989:2989:2989) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT d[0] (2989:2989:2989) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (702:702:702) (806:806:806))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3215:3215:3215) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (795:795:795))
        (PORT d[1] (527:527:527) (612:612:612))
        (PORT d[2] (1059:1059:1059) (1213:1213:1213))
        (PORT d[3] (1190:1190:1190) (1372:1372:1372))
        (PORT d[4] (2406:2406:2406) (2792:2792:2792))
        (PORT d[5] (503:503:503) (583:583:583))
        (PORT d[6] (1050:1050:1050) (1210:1210:1210))
        (PORT d[7] (401:401:401) (474:474:474))
        (PORT d[8] (772:772:772) (877:877:877))
        (PORT d[9] (3120:3120:3120) (3590:3590:3590))
        (PORT d[10] (1466:1466:1466) (1670:1670:1670))
        (PORT d[11] (1646:1646:1646) (1925:1925:1925))
        (PORT d[12] (764:764:764) (872:872:872))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3212:3212:3212) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1144:1144:1144))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3212:3212:3212) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1489:1489:1489))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3212:3212:3212) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (433:433:433))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3215:3215:3215) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT d[0] (3215:3215:3215) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1539:1539:1539))
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (PORT ena (3008:3008:3008) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3685:3685:3685))
        (PORT d[1] (2667:2667:2667) (3098:3098:3098))
        (PORT d[2] (1931:1931:1931) (2213:2213:2213))
        (PORT d[3] (2264:2264:2264) (2618:2618:2618))
        (PORT d[4] (1499:1499:1499) (1752:1752:1752))
        (PORT d[5] (6022:6022:6022) (6836:6836:6836))
        (PORT d[6] (1647:1647:1647) (1913:1913:1913))
        (PORT d[7] (2293:2293:2293) (2632:2632:2632))
        (PORT d[8] (2588:2588:2588) (2979:2979:2979))
        (PORT d[9] (2385:2385:2385) (2746:2746:2746))
        (PORT d[10] (3415:3415:3415) (3911:3911:3911))
        (PORT d[11] (2241:2241:2241) (2602:2602:2602))
        (PORT d[12] (1607:1607:1607) (1816:1816:1816))
        (PORT clk (1413:1413:1413) (1389:1389:1389))
        (PORT ena (3005:3005:3005) (2724:2724:2724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2236:2236:2236))
        (PORT clk (1413:1413:1413) (1389:1389:1389))
        (PORT ena (3005:3005:3005) (2724:2724:2724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1929:1929:1929))
        (PORT clk (1413:1413:1413) (1389:1389:1389))
        (PORT ena (3005:3005:3005) (2724:2724:2724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2138:2138:2138))
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (PORT ena (3008:3008:3008) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (PORT d[0] (3008:3008:3008) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (852:852:852))
        (PORT datab (715:715:715) (848:848:848))
        (PORT datac (523:523:523) (608:608:608))
        (PORT datad (1046:1046:1046) (1200:1200:1200))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (850:850:850))
        (PORT datab (1018:1018:1018) (1147:1147:1147))
        (PORT datac (711:711:711) (811:811:811))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1849:1849:1849))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (706:706:706) (815:815:815))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (812:812:812) (929:929:929))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (464:464:464))
        (PORT datab (359:359:359) (405:405:405))
        (PORT datad (613:613:613) (729:729:729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (302:302:302) (342:342:342))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (1182:1182:1182) (1337:1337:1337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (280:280:280))
        (PORT datab (536:536:536) (633:633:633))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (500:500:500) (551:551:551))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (575:575:575))
        (PORT datab (816:816:816) (956:956:956))
        (PORT datac (646:646:646) (748:748:748))
        (PORT datad (722:722:722) (845:845:845))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1442:1442:1442))
        (PORT datab (323:323:323) (377:377:377))
        (PORT datad (597:597:597) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (577:577:577) (623:623:623))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (461:461:461))
        (PORT datab (624:624:624) (736:736:736))
        (PORT datac (635:635:635) (748:748:748))
        (PORT datad (441:441:441) (538:538:538))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (636:636:636))
        (PORT datab (286:286:286) (331:331:331))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (547:547:547))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (1137:1137:1137) (1296:1296:1296))
        (PORT sload (784:784:784) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (831:831:831))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (849:849:849) (980:980:980))
        (PORT datad (488:488:488) (587:587:587))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (396:396:396))
        (PORT datab (1059:1059:1059) (1234:1234:1234))
        (PORT datad (368:368:368) (428:428:428))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (746:746:746) (816:816:816))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (146:146:146) (190:190:190))
        (PORT datac (740:740:740) (853:853:853))
        (PORT datad (583:583:583) (675:675:675))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (142:142:142))
        (PORT datab (280:280:280) (319:319:319))
        (PORT datad (1061:1061:1061) (1212:1212:1212))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (443:443:443))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (861:861:861) (985:985:985))
        (PORT sload (661:661:661) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (755:755:755))
        (PORT datab (396:396:396) (493:493:493))
        (PORT datac (612:612:612) (724:724:724))
        (PORT datad (1022:1022:1022) (1207:1207:1207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1577:1577:1577))
        (PORT clk (1407:1407:1407) (1383:1383:1383))
        (PORT ena (3366:3366:3366) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1927:1927:1927))
        (PORT d[1] (2702:2702:2702) (3151:3151:3151))
        (PORT d[2] (1784:1784:1784) (2039:2039:2039))
        (PORT d[3] (2544:2544:2544) (2932:2932:2932))
        (PORT d[4] (1933:1933:1933) (2264:2264:2264))
        (PORT d[5] (1565:1565:1565) (1781:1781:1781))
        (PORT d[6] (2806:2806:2806) (3257:3257:3257))
        (PORT d[7] (2091:2091:2091) (2391:2391:2391))
        (PORT d[8] (2123:2123:2123) (2460:2460:2460))
        (PORT d[9] (2290:2290:2290) (2645:2645:2645))
        (PORT d[10] (3478:3478:3478) (3987:3987:3987))
        (PORT d[11] (1712:1712:1712) (1990:1990:1990))
        (PORT d[12] (1906:1906:1906) (2224:2224:2224))
        (PORT clk (1405:1405:1405) (1381:1381:1381))
        (PORT ena (3363:3363:3363) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2667:2667:2667))
        (PORT clk (1405:1405:1405) (1381:1381:1381))
        (PORT ena (3363:3363:3363) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2570:2570:2570))
        (PORT clk (1405:1405:1405) (1381:1381:1381))
        (PORT ena (3363:3363:3363) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1789:1789:1789))
        (PORT clk (1407:1407:1407) (1383:1383:1383))
        (PORT ena (3366:3366:3366) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1383:1383:1383))
        (PORT d[0] (3366:3366:3366) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (477:477:477))
        (PORT datad (649:649:649) (750:750:750))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (673:673:673))
        (PORT datad (359:359:359) (429:429:429))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (895:895:895) (1063:1063:1063))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1763:1763:1763))
        (PORT d[1] (1161:1161:1161) (1322:1322:1322))
        (PORT d[2] (1129:1129:1129) (1288:1288:1288))
        (PORT d[3] (1132:1132:1132) (1307:1307:1307))
        (PORT clk (1438:1438:1438) (1414:1414:1414))
        (PORT ena (2739:2739:2739) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1738:1738:1738))
        (PORT d[1] (1219:1219:1219) (1408:1408:1408))
        (PORT d[2] (1754:1754:1754) (2002:2002:2002))
        (PORT d[3] (1266:1266:1266) (1456:1456:1456))
        (PORT d[4] (1878:1878:1878) (2195:2195:2195))
        (PORT d[5] (1800:1800:1800) (2055:2055:2055))
        (PORT d[6] (1511:1511:1511) (1734:1734:1734))
        (PORT d[7] (2268:2268:2268) (2595:2595:2595))
        (PORT d[8] (2678:2678:2678) (3099:3099:3099))
        (PORT d[9] (2666:2666:2666) (3079:3079:3079))
        (PORT d[10] (3831:3831:3831) (4390:4390:4390))
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (PORT ena (2736:2736:2736) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1304:1304:1304))
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (PORT ena (2736:2736:2736) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3315:3315:3315))
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (PORT ena (2736:2736:2736) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1207:1207:1207))
        (PORT clk (1438:1438:1438) (1414:1414:1414))
        (PORT ena (2739:2739:2739) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1414:1414:1414))
        (PORT d[0] (2739:2739:2739) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1053:1053:1053))
        (PORT datab (805:805:805) (914:914:914))
        (PORT datac (1003:1003:1003) (1178:1178:1178))
        (PORT datad (672:672:672) (783:783:783))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1844:1844:1844))
        (PORT clk (1397:1397:1397) (1375:1375:1375))
        (PORT ena (3213:3213:3213) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (3005:3005:3005))
        (PORT d[1] (2277:2277:2277) (2654:2654:2654))
        (PORT d[2] (2469:2469:2469) (2817:2817:2817))
        (PORT d[3] (1947:1947:1947) (2231:2231:2231))
        (PORT d[4] (1837:1837:1837) (2126:2126:2126))
        (PORT d[5] (2502:2502:2502) (2809:2809:2809))
        (PORT d[6] (2287:2287:2287) (2664:2664:2664))
        (PORT d[7] (2872:2872:2872) (3280:3280:3280))
        (PORT d[8] (1780:1780:1780) (2035:2035:2035))
        (PORT d[9] (2572:2572:2572) (2965:2965:2965))
        (PORT d[10] (2431:2431:2431) (2765:2765:2765))
        (PORT d[11] (1339:1339:1339) (1562:1562:1562))
        (PORT d[12] (1329:1329:1329) (1547:1547:1547))
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (PORT ena (3210:3210:3210) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2660:2660:2660))
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (PORT ena (3210:3210:3210) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2720:2720:2720))
        (PORT clk (1395:1395:1395) (1373:1373:1373))
        (PORT ena (3210:3210:3210) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3226:3226:3226))
        (PORT clk (1397:1397:1397) (1375:1375:1375))
        (PORT ena (3213:3213:3213) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1375:1375:1375))
        (PORT d[0] (3213:3213:3213) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1054:1054:1054))
        (PORT datac (1002:1002:1002) (1177:1177:1177))
        (PORT datad (1241:1241:1241) (1417:1417:1417))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1661:1661:1661))
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT ena (3425:3425:3425) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3335:3335:3335))
        (PORT d[1] (2466:2466:2466) (2878:2878:2878))
        (PORT d[2] (2511:2511:2511) (2874:2874:2874))
        (PORT d[3] (1793:1793:1793) (2059:2059:2059))
        (PORT d[4] (2003:2003:2003) (2317:2317:2317))
        (PORT d[5] (2295:2295:2295) (2576:2576:2576))
        (PORT d[6] (2457:2457:2457) (2854:2854:2854))
        (PORT d[7] (2760:2760:2760) (3171:3171:3171))
        (PORT d[8] (1978:1978:1978) (2267:2267:2267))
        (PORT d[9] (2765:2765:2765) (3182:3182:3182))
        (PORT d[10] (2691:2691:2691) (3049:3049:3049))
        (PORT d[11] (1503:1503:1503) (1748:1748:1748))
        (PORT d[12] (1147:1147:1147) (1343:1343:1343))
        (PORT clk (1378:1378:1378) (1353:1353:1353))
        (PORT ena (3422:3422:3422) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2647:2647:2647))
        (PORT clk (1378:1378:1378) (1353:1353:1353))
        (PORT ena (3422:3422:3422) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2734:2734:2734))
        (PORT clk (1378:1378:1378) (1353:1353:1353))
        (PORT ena (3422:3422:3422) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3410:3410:3410))
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT ena (3425:3425:3425) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT d[0] (3425:3425:3425) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1842:1842:1842))
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (PORT ena (3206:3206:3206) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2972:2972:2972))
        (PORT d[1] (2256:2256:2256) (2634:2634:2634))
        (PORT d[2] (1950:1950:1950) (2232:2232:2232))
        (PORT d[3] (1828:1828:1828) (2099:2099:2099))
        (PORT d[4] (1864:1864:1864) (2159:2159:2159))
        (PORT d[5] (2508:2508:2508) (2813:2813:2813))
        (PORT d[6] (2290:2290:2290) (2673:2673:2673))
        (PORT d[7] (2854:2854:2854) (3265:3265:3265))
        (PORT d[8] (1921:1921:1921) (2186:2186:2186))
        (PORT d[9] (2548:2548:2548) (2933:2933:2933))
        (PORT d[10] (2430:2430:2430) (2759:2759:2759))
        (PORT d[11] (1315:1315:1315) (1522:1522:1522))
        (PORT d[12] (1312:1312:1312) (1522:1522:1522))
        (PORT clk (1403:1403:1403) (1380:1380:1380))
        (PORT ena (3203:3203:3203) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2032:2032:2032))
        (PORT clk (1403:1403:1403) (1380:1380:1380))
        (PORT ena (3203:3203:3203) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2766:2766:2766))
        (PORT clk (1403:1403:1403) (1380:1380:1380))
        (PORT ena (3203:3203:3203) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (3046:3046:3046))
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (PORT ena (3206:3206:3206) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (PORT d[0] (3206:3206:3206) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1761:1761:1761))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (3794:3794:3794) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1340:1340:1340))
        (PORT d[1] (1225:1225:1225) (1416:1416:1416))
        (PORT d[2] (1755:1755:1755) (2007:2007:2007))
        (PORT d[3] (1533:1533:1533) (1743:1743:1743))
        (PORT d[4] (1934:1934:1934) (2267:2267:2267))
        (PORT d[5] (1615:1615:1615) (1841:1841:1841))
        (PORT d[6] (1360:1360:1360) (1564:1564:1564))
        (PORT d[7] (2092:2092:2092) (2394:2394:2394))
        (PORT d[8] (2495:2495:2495) (2888:2888:2888))
        (PORT d[9] (2646:2646:2646) (3054:3054:3054))
        (PORT d[10] (3832:3832:3832) (4391:4391:4391))
        (PORT d[11] (2076:2076:2076) (2401:2401:2401))
        (PORT d[12] (1122:1122:1122) (1275:1275:1275))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3791:3791:3791) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1475:1475:1475))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3791:3791:3791) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3308:3308:3308))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3791:3791:3791) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1394:1394:1394))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (3794:3794:3794) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT d[0] (3794:3794:3794) (3404:3404:3404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1995:1995:1995))
        (PORT clk (1390:1390:1390) (1366:1366:1366))
        (PORT ena (3240:3240:3240) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3137:3137:3137))
        (PORT d[1] (2291:2291:2291) (2674:2674:2674))
        (PORT d[2] (2336:2336:2336) (2676:2676:2676))
        (PORT d[3] (1650:1650:1650) (1898:1898:1898))
        (PORT d[4] (1970:1970:1970) (2278:2278:2278))
        (PORT d[5] (2487:2487:2487) (2790:2790:2790))
        (PORT d[6] (2288:2288:2288) (2665:2665:2665))
        (PORT d[7] (2877:2877:2877) (3286:3286:3286))
        (PORT d[8] (1789:1789:1789) (2048:2048:2048))
        (PORT d[9] (2579:2579:2579) (2973:2973:2973))
        (PORT d[10] (2303:2303:2303) (2618:2618:2618))
        (PORT d[11] (1451:1451:1451) (1677:1677:1677))
        (PORT d[12] (1317:1317:1317) (1534:1534:1534))
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT ena (3237:3237:3237) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2236:2236:2236))
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT ena (3237:3237:3237) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2709:2709:2709))
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT ena (3237:3237:3237) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3336:3336:3336))
        (PORT clk (1390:1390:1390) (1366:1366:1366))
        (PORT ena (3240:3240:3240) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1366:1366:1366))
        (PORT d[0] (3240:3240:3240) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1056:1056:1056))
        (PORT datab (521:521:521) (599:599:599))
        (PORT datac (998:998:998) (1173:1173:1173))
        (PORT datad (1180:1180:1180) (1353:1353:1353))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1331:1331:1331))
        (PORT datab (1021:1021:1021) (1198:1198:1198))
        (PORT datac (991:991:991) (1129:1129:1129))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1103:1103:1103))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (898:898:898) (1026:1026:1026))
        (PORT datac (652:652:652) (743:743:743))
        (PORT datad (660:660:660) (764:764:764))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (206:206:206))
        (PORT datab (279:279:279) (313:313:313))
        (PORT datad (405:405:405) (477:477:477))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (500:500:500) (553:553:553))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1191:1191:1191))
        (PORT datab (675:675:675) (794:794:794))
        (PORT datac (542:542:542) (637:637:637))
        (PORT datad (363:363:363) (432:432:432))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (527:527:527))
        (PORT datab (474:474:474) (545:545:545))
        (PORT datad (356:356:356) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (710:710:710) (773:773:773))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (186:186:186))
        (PORT datab (598:598:598) (695:695:695))
        (PORT datac (738:738:738) (850:850:850))
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (362:362:362))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (1070:1070:1070) (1222:1222:1222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (426:426:426))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (861:861:861) (985:985:985))
        (PORT sload (661:661:661) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1190:1190:1190))
        (PORT datab (559:559:559) (657:657:657))
        (PORT datac (364:364:364) (440:440:440))
        (PORT datad (681:681:681) (799:799:799))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (714:714:714))
        (PORT datab (829:829:829) (963:963:963))
        (PORT datad (718:718:718) (818:818:818))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (959:959:959) (1057:1057:1057))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (PORT sload (951:951:951) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (579:579:579))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (480:480:480))
        (PORT datab (473:473:473) (545:545:545))
        (PORT datad (619:619:619) (722:722:722))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2603:2603:2603))
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT ena (3663:3663:3663) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2975:2975:2975))
        (PORT d[1] (2449:2449:2449) (2853:2853:2853))
        (PORT d[2] (2511:2511:2511) (2875:2875:2875))
        (PORT d[3] (1573:1573:1573) (1801:1801:1801))
        (PORT d[4] (1533:1533:1533) (1781:1781:1781))
        (PORT d[5] (2291:2291:2291) (2566:2566:2566))
        (PORT d[6] (2461:2461:2461) (2862:2862:2862))
        (PORT d[7] (2769:2769:2769) (3181:3181:3181))
        (PORT d[8] (1967:1967:1967) (2249:2249:2249))
        (PORT d[9] (2752:2752:2752) (3165:3165:3165))
        (PORT d[10] (2549:2549:2549) (2890:2890:2890))
        (PORT d[11] (1651:1651:1651) (1910:1910:1910))
        (PORT d[12] (1134:1134:1134) (1329:1329:1329))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (3660:3660:3660) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2613:2613:2613))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (3660:3660:3660) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2749:2749:2749))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (3660:3660:3660) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2958:2958:2958))
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT ena (3663:3663:3663) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT d[0] (3663:3663:3663) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2059:2059:2059))
        (PORT clk (1436:1436:1436) (1413:1413:1413))
        (PORT ena (2115:2115:2115) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2361:2361:2361))
        (PORT d[1] (2332:2332:2332) (2722:2722:2722))
        (PORT d[2] (2153:2153:2153) (2465:2465:2465))
        (PORT d[3] (1711:1711:1711) (1938:1938:1938))
        (PORT d[4] (1838:1838:1838) (2135:2135:2135))
        (PORT d[5] (2115:2115:2115) (2382:2382:2382))
        (PORT d[6] (2476:2476:2476) (2891:2891:2891))
        (PORT d[7] (1909:1909:1909) (2156:2156:2156))
        (PORT d[8] (2021:2021:2021) (2315:2315:2315))
        (PORT d[9] (1787:1787:1787) (2019:2019:2019))
        (PORT d[10] (1879:1879:1879) (2121:2121:2121))
        (PORT d[11] (1126:1126:1126) (1310:1310:1310))
        (PORT d[12] (1544:1544:1544) (1797:1797:1797))
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT ena (2112:2112:2112) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1641:1641:1641))
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT ena (2112:2112:2112) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2736:2736:2736))
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT ena (2112:2112:2112) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2319:2319:2319))
        (PORT clk (1436:1436:1436) (1413:1413:1413))
        (PORT ena (2115:2115:2115) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1413:1413:1413))
        (PORT d[0] (2115:2115:2115) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1312:1312:1312))
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT ena (2176:2176:2176) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2586:2586:2586))
        (PORT d[1] (3046:3046:3046) (3541:3541:3541))
        (PORT d[2] (1082:1082:1082) (1220:1220:1220))
        (PORT d[3] (2615:2615:2615) (2971:2971:2971))
        (PORT d[4] (1693:1693:1693) (1975:1975:1975))
        (PORT d[5] (2209:2209:2209) (2505:2505:2505))
        (PORT d[6] (3147:3147:3147) (3644:3644:3644))
        (PORT d[7] (2059:2059:2059) (2332:2332:2332))
        (PORT d[8] (1647:1647:1647) (1889:1889:1889))
        (PORT d[9] (2121:2121:2121) (2407:2407:2407))
        (PORT d[10] (2018:2018:2018) (2280:2280:2280))
        (PORT d[11] (925:925:925) (1082:1082:1082))
        (PORT d[12] (2238:2238:2238) (2591:2591:2591))
        (PORT clk (1455:1455:1455) (1433:1433:1433))
        (PORT ena (2173:2173:2173) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1221:1221:1221))
        (PORT clk (1455:1455:1455) (1433:1433:1433))
        (PORT ena (2173:2173:2173) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1814:1814:1814))
        (PORT clk (1455:1455:1455) (1433:1433:1433))
        (PORT ena (2173:2173:2173) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2531:2531:2531))
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT ena (2176:2176:2176) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT d[0] (2176:2176:2176) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1509:1509:1509))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (1964:1964:1964) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2392:2392:2392))
        (PORT d[1] (2866:2866:2866) (3338:3338:3338))
        (PORT d[2] (1232:1232:1232) (1389:1389:1389))
        (PORT d[3] (2262:2262:2262) (2579:2579:2579))
        (PORT d[4] (1505:1505:1505) (1761:1761:1761))
        (PORT d[5] (2034:2034:2034) (2304:2304:2304))
        (PORT d[6] (2988:2988:2988) (3467:3467:3467))
        (PORT d[7] (1899:1899:1899) (2146:2146:2146))
        (PORT d[8] (2215:2215:2215) (2536:2536:2536))
        (PORT d[9] (1958:1958:1958) (2221:2221:2221))
        (PORT d[10] (1267:1267:1267) (1441:1441:1441))
        (PORT d[11] (1639:1639:1639) (1900:1900:1900))
        (PORT d[12] (2069:2069:2069) (2396:2396:2396))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (1961:1961:1961) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1427:1427:1427))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (1961:1961:1961) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1996:1996:1996))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (1961:1961:1961) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2338:2338:2338))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (1964:1964:1964) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT d[0] (1964:1964:1964) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1362:1362:1362))
        (PORT datab (974:974:974) (1164:1164:1164))
        (PORT datac (497:497:497) (564:564:564))
        (PORT datad (508:508:508) (573:573:573))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1346:1346:1346))
        (PORT datab (970:970:970) (1104:1104:1104))
        (PORT datac (994:994:994) (1132:1132:1132))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2576:2576:2576))
        (PORT clk (1414:1414:1414) (1390:1390:1390))
        (PORT ena (3218:3218:3218) (2901:2901:2901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (3149:3149:3149))
        (PORT d[1] (2105:2105:2105) (2461:2461:2461))
        (PORT d[2] (2157:2157:2157) (2468:2468:2468))
        (PORT d[3] (1818:1818:1818) (2088:2088:2088))
        (PORT d[4] (1844:1844:1844) (2132:2132:2132))
        (PORT d[5] (2521:2521:2521) (2832:2832:2832))
        (PORT d[6] (2277:2277:2277) (2657:2657:2657))
        (PORT d[7] (2716:2716:2716) (3109:3109:3109))
        (PORT d[8] (1622:1622:1622) (1853:1853:1853))
        (PORT d[9] (2400:2400:2400) (2766:2766:2766))
        (PORT d[10] (2447:2447:2447) (2780:2780:2780))
        (PORT d[11] (1193:1193:1193) (1394:1394:1394))
        (PORT d[12] (1325:1325:1325) (1541:1541:1541))
        (PORT clk (1412:1412:1412) (1388:1388:1388))
        (PORT ena (3215:3215:3215) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2789:2789:2789))
        (PORT clk (1412:1412:1412) (1388:1388:1388))
        (PORT ena (3215:3215:3215) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2903:2903:2903))
        (PORT clk (1412:1412:1412) (1388:1388:1388))
        (PORT ena (3215:3215:3215) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2938:2938:2938))
        (PORT clk (1414:1414:1414) (1390:1390:1390))
        (PORT ena (3218:3218:3218) (2901:2901:2901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1390:1390:1390))
        (PORT d[0] (3218:3218:3218) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1024:1024:1024))
        (PORT d[1] (1152:1152:1152) (1290:1290:1290))
        (PORT d[2] (2243:2243:2243) (2505:2505:2505))
        (PORT d[3] (1188:1188:1188) (1341:1341:1341))
        (PORT clk (1471:1471:1471) (1449:1449:1449))
        (PORT ena (1552:1552:1552) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2609:2609:2609))
        (PORT d[1] (3225:3225:3225) (3744:3744:3744))
        (PORT d[2] (1234:1234:1234) (1396:1396:1396))
        (PORT d[3] (1829:1829:1829) (2107:2107:2107))
        (PORT d[4] (1633:1633:1633) (1912:1912:1912))
        (PORT d[5] (2217:2217:2217) (2513:2513:2513))
        (PORT d[6] (1773:1773:1773) (2058:2058:2058))
        (PORT d[7] (2066:2066:2066) (2336:2336:2336))
        (PORT d[8] (2422:2422:2422) (2776:2776:2776))
        (PORT d[9] (1677:1677:1677) (1921:1921:1921))
        (PORT d[10] (2196:2196:2196) (2486:2486:2486))
        (PORT clk (1469:1469:1469) (1447:1447:1447))
        (PORT ena (1549:1549:1549) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1048:1048:1048))
        (PORT clk (1469:1469:1469) (1447:1447:1447))
        (PORT ena (1549:1549:1549) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1792:1792:1792))
        (PORT clk (1469:1469:1469) (1447:1447:1447))
        (PORT ena (1549:1549:1549) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2523:2523:2523))
        (PORT clk (1471:1471:1471) (1449:1449:1449))
        (PORT ena (1552:1552:1552) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1449:1449:1449))
        (PORT d[0] (1552:1552:1552) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1360:1360:1360))
        (PORT datab (1279:1279:1279) (1452:1452:1452))
        (PORT datac (518:518:518) (585:585:585))
        (PORT datad (956:956:956) (1136:1136:1136))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2180:2180:2180))
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT ena (2135:2135:2135) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2507:2507:2507))
        (PORT d[1] (2511:2511:2511) (2935:2935:2935))
        (PORT d[2] (2139:2139:2139) (2449:2449:2449))
        (PORT d[3] (1696:1696:1696) (1921:1921:1921))
        (PORT d[4] (1823:1823:1823) (2120:2120:2120))
        (PORT d[5] (1968:1968:1968) (2221:2221:2221))
        (PORT d[6] (2485:2485:2485) (2896:2896:2896))
        (PORT d[7] (1879:1879:1879) (2119:2119:2119))
        (PORT d[8] (1859:1859:1859) (2135:2135:2135))
        (PORT d[9] (1793:1793:1793) (2030:2030:2030))
        (PORT d[10] (1863:1863:1863) (2104:2104:2104))
        (PORT d[11] (1292:1292:1292) (1504:1504:1504))
        (PORT d[12] (1704:1704:1704) (1978:1978:1978))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (2132:2132:2132) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2737:2737:2737))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (2132:2132:2132) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2719:2719:2719))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (2132:2132:2132) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2307:2307:2307))
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT ena (2135:2135:2135) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT d[0] (2135:2135:2135) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1359:1359:1359))
        (PORT datab (975:975:975) (1165:1165:1165))
        (PORT datac (847:847:847) (969:969:969))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (1097:1097:1097) (1255:1255:1255))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1200:1200:1200))
        (PORT datab (536:536:536) (610:610:610))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (1146:1146:1146) (1339:1339:1339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1236:1236:1236))
        (PORT datac (1050:1050:1050) (1186:1186:1186))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (818:818:818))
        (PORT datac (259:259:259) (287:287:287))
        (PORT datad (356:356:356) (412:412:412))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1016:1016:1016) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1027:1027:1027))
        (PORT datab (369:369:369) (432:432:432))
        (PORT datad (351:351:351) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (828:828:828))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (598:598:598) (695:695:695))
        (PORT datac (738:738:738) (850:850:850))
        (PORT datad (304:304:304) (364:364:364))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (146:146:146))
        (PORT datab (305:305:305) (343:343:343))
        (PORT datad (1070:1070:1070) (1221:1221:1221))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (440:440:440))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (861:861:861) (985:985:985))
        (PORT sload (661:661:661) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (444:444:444))
        (PORT datab (552:552:552) (651:651:651))
        (PORT datac (499:499:499) (594:594:594))
        (PORT datad (611:611:611) (694:694:694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (926:926:926))
        (PORT datab (507:507:507) (600:600:600))
        (PORT datac (788:788:788) (911:911:911))
        (PORT datad (966:966:966) (1098:1098:1098))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1020:1020:1020))
        (PORT datad (769:769:769) (884:884:884))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1704:1704:1704))
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT ena (2871:2871:2871) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3036:3036:3036))
        (PORT d[1] (2647:2647:2647) (3069:3069:3069))
        (PORT d[2] (2830:2830:2830) (3260:3260:3260))
        (PORT d[3] (2830:2830:2830) (3228:3228:3228))
        (PORT d[4] (2584:2584:2584) (2992:2992:2992))
        (PORT d[5] (3691:3691:3691) (4136:4136:4136))
        (PORT d[6] (2206:2206:2206) (2551:2551:2551))
        (PORT d[7] (3175:3175:3175) (3650:3650:3650))
        (PORT d[8] (1232:1232:1232) (1399:1399:1399))
        (PORT d[9] (3305:3305:3305) (3799:3799:3799))
        (PORT d[10] (2679:2679:2679) (3039:3039:3039))
        (PORT d[11] (1540:1540:1540) (1794:1794:1794))
        (PORT d[12] (1358:1358:1358) (1591:1591:1591))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (2868:2868:2868) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1857:1857:1857))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (2868:2868:2868) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2243:2243:2243))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (2868:2868:2868) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2077:2077:2077))
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT ena (2871:2871:2871) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT d[0] (2871:2871:2871) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1072:1072:1072))
        (PORT datab (742:742:742) (839:839:839))
        (PORT datac (938:938:938) (1061:1061:1061))
        (PORT datad (764:764:764) (894:894:894))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1467:1467:1467))
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT ena (3576:3576:3576) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3338:3338:3338))
        (PORT d[1] (2278:2278:2278) (2653:2653:2653))
        (PORT d[2] (3082:3082:3082) (3558:3558:3558))
        (PORT d[3] (2560:2560:2560) (2945:2945:2945))
        (PORT d[4] (1910:1910:1910) (2224:2224:2224))
        (PORT d[5] (4791:4791:4791) (5412:5412:5412))
        (PORT d[6] (2455:2455:2455) (2851:2851:2851))
        (PORT d[7] (3411:3411:3411) (3946:3946:3946))
        (PORT d[8] (1746:1746:1746) (1990:1990:1990))
        (PORT d[9] (2348:2348:2348) (2706:2706:2706))
        (PORT d[10] (2801:2801:2801) (3184:3184:3184))
        (PORT d[11] (995:995:995) (1167:1167:1167))
        (PORT d[12] (1675:1675:1675) (1940:1940:1940))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (3573:3573:3573) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2385:2385:2385))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (3573:3573:3573) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2525:2525:2525))
        (PORT clk (1418:1418:1418) (1396:1396:1396))
        (PORT ena (3573:3573:3573) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2009:2009:2009))
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT ena (3576:3576:3576) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1398:1398:1398))
        (PORT d[0] (3576:3576:3576) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (940:940:940) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (941:941:941) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (921:921:921))
        (PORT datab (1140:1140:1140) (1309:1309:1309))
        (PORT datac (893:893:893) (1052:1052:1052))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1162:1162:1162))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3204:3204:3204) (2888:2888:2888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (3183:3183:3183))
        (PORT d[1] (3289:3289:3289) (3805:3805:3805))
        (PORT d[2] (3314:3314:3314) (3812:3812:3812))
        (PORT d[3] (2345:2345:2345) (2692:2692:2692))
        (PORT d[4] (1669:1669:1669) (1940:1940:1940))
        (PORT d[5] (3050:3050:3050) (3435:3435:3435))
        (PORT d[6] (3297:3297:3297) (3811:3811:3811))
        (PORT d[7] (2876:2876:2876) (3296:3296:3296))
        (PORT d[8] (1761:1761:1761) (2005:2005:2005))
        (PORT d[9] (2242:2242:2242) (2576:2576:2576))
        (PORT d[10] (2672:2672:2672) (3055:3055:3055))
        (PORT d[11] (1662:1662:1662) (1926:1926:1926))
        (PORT d[12] (938:938:938) (1097:1097:1097))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3201:3201:3201) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3778:3778:3778))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3201:3201:3201) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2285:2285:2285))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3201:3201:3201) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2555:2555:2555))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3204:3204:3204) (2888:2888:2888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT d[0] (3204:3204:3204) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1115:1115:1115))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (3159:3159:3159) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3401:3401:3401))
        (PORT d[1] (2814:2814:2814) (3264:3264:3264))
        (PORT d[2] (3630:3630:3630) (4184:4184:4184))
        (PORT d[3] (2896:2896:2896) (3323:3323:3323))
        (PORT d[4] (1709:1709:1709) (1999:1999:1999))
        (PORT d[5] (4622:4622:4622) (5212:5212:5212))
        (PORT d[6] (3142:3142:3142) (3629:3629:3629))
        (PORT d[7] (3765:3765:3765) (4334:4334:4334))
        (PORT d[8] (1577:1577:1577) (1798:1798:1798))
        (PORT d[9] (2318:2318:2318) (2665:2665:2665))
        (PORT d[10] (2909:2909:2909) (3328:3328:3328))
        (PORT d[11] (769:769:769) (896:896:896))
        (PORT d[12] (1291:1291:1291) (1500:1500:1500))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (3156:3156:3156) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1706:1706:1706))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (3156:3156:3156) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2315:2315:2315))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (3156:3156:3156) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2909:2909:2909))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (3159:3159:3159) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT d[0] (3159:3159:3159) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (926:926:926))
        (PORT datab (433:433:433) (501:501:501))
        (PORT datac (887:887:887) (1045:1045:1045))
        (PORT datad (722:722:722) (816:816:816))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1855:1855:1855))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2731:2731:2731) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (3024:3024:3024))
        (PORT d[1] (2636:2636:2636) (3052:3052:3052))
        (PORT d[2] (2833:2833:2833) (3263:3263:3263))
        (PORT d[3] (2649:2649:2649) (3032:3032:3032))
        (PORT d[4] (2400:2400:2400) (2783:2783:2783))
        (PORT d[5] (3511:3511:3511) (3930:3930:3930))
        (PORT d[6] (2175:2175:2175) (2518:2518:2518))
        (PORT d[7] (2980:2980:2980) (3426:3426:3426))
        (PORT d[8] (2487:2487:2487) (2834:2834:2834))
        (PORT d[9] (3126:3126:3126) (3592:3592:3592))
        (PORT d[10] (2496:2496:2496) (2831:2831:2831))
        (PORT d[11] (1354:1354:1354) (1583:1583:1583))
        (PORT d[12] (1534:1534:1534) (1787:1787:1787))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2728:2728:2728) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2182:2182:2182))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2728:2728:2728) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3352:3352:3352))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (2728:2728:2728) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2067:2067:2067))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2731:2731:2731) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT d[0] (2731:2731:2731) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1347:1347:1347))
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT ena (3091:3091:3091) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3039:3039:3039))
        (PORT d[1] (2809:2809:2809) (3258:3258:3258))
        (PORT d[2] (2662:2662:2662) (3070:3070:3070))
        (PORT d[3] (2838:2838:2838) (3249:3249:3249))
        (PORT d[4] (2584:2584:2584) (2993:2993:2993))
        (PORT d[5] (3698:3698:3698) (4144:4144:4144))
        (PORT d[6] (2218:2218:2218) (2568:2568:2568))
        (PORT d[7] (3164:3164:3164) (3632:3632:3632))
        (PORT d[8] (1237:1237:1237) (1403:1403:1403))
        (PORT d[9] (3301:3301:3301) (3790:3790:3790))
        (PORT d[10] (2679:2679:2679) (3040:3040:3040))
        (PORT d[11] (1533:1533:1533) (1782:1782:1782))
        (PORT d[12] (1350:1350:1350) (1583:1583:1583))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (3088:3088:3088) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2650:2650:2650))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (3088:3088:3088) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3544:3544:3544))
        (PORT clk (1464:1464:1464) (1445:1445:1445))
        (PORT ena (3088:3088:3088) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2077:2077:2077))
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT ena (3091:3091:3091) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (PORT d[0] (3091:3091:3091) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (922:922:922))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (952:952:952) (1087:1087:1087))
        (PORT datad (948:948:948) (1073:1073:1073))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (1272:1272:1272) (1474:1474:1474))
        (PORT datac (91:91:91) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (341:341:341) (401:401:401))
        (PORT datac (690:690:690) (793:793:793))
        (PORT datad (1169:1169:1169) (1335:1335:1335))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (202:202:202))
        (PORT datab (284:284:284) (327:327:327))
        (PORT datad (404:404:404) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (419:419:419))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (751:751:751))
        (PORT datab (572:572:572) (678:678:678))
        (PORT datac (125:125:125) (165:165:165))
        (PORT datad (474:474:474) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (700:700:700))
        (PORT datab (628:628:628) (719:719:719))
        (PORT datad (912:912:912) (1040:1040:1040))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1376:1376:1376) (1533:1533:1533))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT sload (813:813:813) (915:915:915))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (528:528:528) (626:626:626))
        (PORT datad (700:700:700) (815:815:815))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1958:1958:1958))
        (PORT clk (1382:1382:1382) (1357:1357:1357))
        (PORT ena (3417:3417:3417) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (3001:3001:3001))
        (PORT d[1] (2278:2278:2278) (2660:2660:2660))
        (PORT d[2] (2336:2336:2336) (2677:2677:2677))
        (PORT d[3] (1816:1816:1816) (2086:2086:2086))
        (PORT d[4] (1994:1994:1994) (2308:2308:2308))
        (PORT d[5] (2314:2314:2314) (2593:2593:2593))
        (PORT d[6] (2463:2463:2463) (2864:2864:2864))
        (PORT d[7] (2572:2572:2572) (2952:2952:2952))
        (PORT d[8] (1778:1778:1778) (2030:2030:2030))
        (PORT d[9] (2568:2568:2568) (2955:2955:2955))
        (PORT d[10] (2389:2389:2389) (2706:2706:2706))
        (PORT d[11] (1333:1333:1333) (1553:1553:1553))
        (PORT d[12] (1144:1144:1144) (1338:1338:1338))
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT ena (3414:3414:3414) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2629:2629:2629))
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT ena (3414:3414:3414) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2704:2704:2704))
        (PORT clk (1380:1380:1380) (1355:1355:1355))
        (PORT ena (3414:3414:3414) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2636:2636:2636))
        (PORT clk (1382:1382:1382) (1357:1357:1357))
        (PORT ena (3417:3417:3417) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1357:1357:1357))
        (PORT d[0] (3417:3417:3417) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1358:1358:1358))
        (PORT datab (975:975:975) (1165:1165:1165))
        (PORT datad (1103:1103:1103) (1246:1246:1246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1939:1939:1939))
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT ena (2141:2141:2141) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2371:2371:2371))
        (PORT d[1] (2498:2498:2498) (2922:2922:2922))
        (PORT d[2] (1985:1985:1985) (2279:2279:2279))
        (PORT d[3] (1735:1735:1735) (1971:1971:1971))
        (PORT d[4] (1858:1858:1858) (2160:2160:2160))
        (PORT d[5] (1970:1970:1970) (2222:2222:2222))
        (PORT d[6] (2477:2477:2477) (2887:2887:2887))
        (PORT d[7] (1903:1903:1903) (2149:2149:2149))
        (PORT d[8] (1870:1870:1870) (2146:2146:2146))
        (PORT d[9] (1786:1786:1786) (2019:2019:2019))
        (PORT d[10] (1874:1874:1874) (2116:2116:2116))
        (PORT d[11] (1470:1470:1470) (1707:1707:1707))
        (PORT d[12] (1828:1828:1828) (2122:2122:2122))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2138:2138:2138) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2371:2371:2371))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2138:2138:2138) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2754:2754:2754))
        (PORT clk (1426:1426:1426) (1403:1403:1403))
        (PORT ena (2138:2138:2138) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2318:2318:2318))
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT ena (2141:2141:2141) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1405:1405:1405))
        (PORT d[0] (2141:2141:2141) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1347:1347:1347))
        (PORT datab (979:979:979) (1169:1169:1169))
        (PORT datac (976:976:976) (1115:1115:1115))
        (PORT datad (517:517:517) (590:590:590))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1625:1625:1625))
        (PORT clk (1404:1404:1404) (1381:1381:1381))
        (PORT ena (1953:1953:1953) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2177:2177:2177))
        (PORT d[1] (2508:2508:2508) (2930:2930:2930))
        (PORT d[2] (2167:2167:2167) (2484:2484:2484))
        (PORT d[3] (1912:1912:1912) (2169:2169:2169))
        (PORT d[4] (2038:2038:2038) (2371:2371:2371))
        (PORT d[5] (1942:1942:1942) (2190:2190:2190))
        (PORT d[6] (2648:2648:2648) (3080:3080:3080))
        (PORT d[7] (1732:1732:1732) (1959:1959:1959))
        (PORT d[8] (1866:1866:1866) (2147:2147:2147))
        (PORT d[9] (1608:1608:1608) (1819:1819:1819))
        (PORT d[10] (1705:1705:1705) (1927:1927:1927))
        (PORT d[11] (1291:1291:1291) (1502:1502:1502))
        (PORT d[12] (1723:1723:1723) (2002:2002:2002))
        (PORT clk (1402:1402:1402) (1379:1379:1379))
        (PORT ena (1950:1950:1950) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1514:1514:1514))
        (PORT clk (1402:1402:1402) (1379:1379:1379))
        (PORT ena (1950:1950:1950) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2713:2713:2713))
        (PORT clk (1402:1402:1402) (1379:1379:1379))
        (PORT ena (1950:1950:1950) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2124:2124:2124))
        (PORT clk (1404:1404:1404) (1381:1381:1381))
        (PORT ena (1953:1953:1953) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1381:1381:1381))
        (PORT d[0] (1953:1953:1953) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1786:1786:1786))
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT ena (1740:1740:1740) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2173:2173:2173))
        (PORT d[1] (2687:2687:2687) (3134:3134:3134))
        (PORT d[2] (2327:2327:2327) (2670:2670:2670))
        (PORT d[3] (2098:2098:2098) (2384:2384:2384))
        (PORT d[4] (1686:1686:1686) (1972:1972:1972))
        (PORT d[5] (1792:1792:1792) (2017:2017:2017))
        (PORT d[6] (2818:2818:2818) (3270:3270:3270))
        (PORT d[7] (1710:1710:1710) (1935:1935:1935))
        (PORT d[8] (2051:2051:2051) (2356:2356:2356))
        (PORT d[9] (1827:1827:1827) (2076:2076:2076))
        (PORT d[10] (1428:1428:1428) (1623:1623:1623))
        (PORT d[11] (1468:1468:1468) (1706:1706:1706))
        (PORT d[12] (1898:1898:1898) (2201:2201:2201))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (1737:1737:1737) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2149:2149:2149))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (1737:1737:1737) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2907:2907:2907))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (1737:1737:1737) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2093:2093:2093))
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT ena (1740:1740:1740) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT d[0] (1740:1740:1740) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2095:2095:2095))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT ena (1934:1934:1934) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2201:2201:2201))
        (PORT d[1] (2866:2866:2866) (3337:3337:3337))
        (PORT d[2] (2494:2494:2494) (2859:2859:2859))
        (PORT d[3] (2279:2279:2279) (2589:2589:2589))
        (PORT d[4] (1713:1713:1713) (2003:2003:2003))
        (PORT d[5] (1854:1854:1854) (2100:2100:2100))
        (PORT d[6] (1897:1897:1897) (2189:2189:2189))
        (PORT d[7] (1888:1888:1888) (2134:2134:2134))
        (PORT d[8] (2074:2074:2074) (2386:2386:2386))
        (PORT d[9] (1952:1952:1952) (2215:2215:2215))
        (PORT d[10] (1685:1685:1685) (1902:1902:1902))
        (PORT d[11] (1653:1653:1653) (1913:1913:1913))
        (PORT d[12] (2087:2087:2087) (2419:2419:2419))
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (PORT ena (1931:1931:1931) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1463:1463:1463))
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (PORT ena (1931:1931:1931) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2952:2952:2952))
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (PORT ena (1931:1931:1931) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2136:2136:2136))
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT ena (1934:1934:1934) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1421:1421:1421))
        (PORT d[0] (1934:1934:1934) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2296:2296:2296))
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (PORT ena (2147:2147:2147) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2410:2410:2410))
        (PORT d[1] (3049:3049:3049) (3547:3547:3547))
        (PORT d[2] (1557:1557:1557) (1768:1768:1768))
        (PORT d[3] (2450:2450:2450) (2786:2786:2786))
        (PORT d[4] (1686:1686:1686) (1967:1967:1967))
        (PORT d[5] (2042:2042:2042) (2312:2312:2312))
        (PORT d[6] (1750:1750:1750) (2029:2029:2029))
        (PORT d[7] (1893:1893:1893) (2135:2135:2135))
        (PORT d[8] (2253:2253:2253) (2587:2587:2587))
        (PORT d[9] (1946:1946:1946) (2210:2210:2210))
        (PORT d[10] (1224:1224:1224) (1386:1386:1386))
        (PORT d[11] (1833:1833:1833) (2121:2121:2121))
        (PORT d[12] (2260:2260:2260) (2614:2614:2614))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2144:2144:2144) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1281:1281:1281))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2144:2144:2144) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1988:1988:1988))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2144:2144:2144) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2330:2330:2330))
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (PORT ena (2147:2147:2147) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1435:1435:1435))
        (PORT d[0] (2147:2147:2147) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1355:1355:1355))
        (PORT datab (976:976:976) (1166:1166:1166))
        (PORT datac (518:518:518) (597:597:597))
        (PORT datad (337:337:337) (380:380:380))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (961:961:961))
        (PORT datab (978:978:978) (1168:1168:1168))
        (PORT datac (674:674:674) (758:758:758))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (1097:1097:1097) (1255:1255:1255))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (1322:1322:1322) (1534:1534:1534))
        (PORT datac (1040:1040:1040) (1181:1181:1181))
        (PORT datad (527:527:527) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (718:718:718))
        (PORT datac (1440:1440:1440) (1656:1656:1656))
        (PORT datad (255:255:255) (285:285:285))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (558:558:558))
        (PORT datac (483:483:483) (569:569:569))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (619:619:619))
        (PORT datab (374:374:374) (439:439:439))
        (PORT datad (897:897:897) (1025:1025:1025))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (549:549:549))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (618:618:618) (676:676:676))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (344:344:344) (418:418:418))
        (PORT datac (442:442:442) (519:519:519))
        (PORT datad (451:451:451) (530:530:530))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (610:610:610))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datad (291:291:291) (327:327:327))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (582:582:582))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sclr (669:669:669) (761:761:761))
        (PORT sload (439:439:439) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1305:1305:1305))
        (PORT datab (856:856:856) (1020:1020:1020))
        (PORT datac (956:956:956) (1110:1110:1110))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (774:774:774))
        (PORT datad (761:761:761) (885:885:885))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (759:759:759))
        (PORT datab (906:906:906) (1051:1051:1051))
        (PORT datac (613:613:613) (725:725:725))
        (PORT datad (915:915:915) (1063:1063:1063))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (186:186:186))
        (PORT datac (132:132:132) (171:171:171))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (278:278:278))
        (PORT datab (145:145:145) (188:188:188))
        (PORT datac (132:132:132) (171:171:171))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (773:773:773))
        (PORT datac (456:456:456) (527:527:527))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (PORT datab (498:498:498) (582:582:582))
        (PORT datac (500:500:500) (594:594:594))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (414:414:414))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (98:98:98) (120:120:120))
        (PORT datad (428:428:428) (489:489:489))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1002:1002:1002))
        (PORT datab (514:514:514) (597:597:597))
        (PORT datac (929:929:929) (1074:1074:1074))
        (PORT datad (779:779:779) (896:896:896))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (748:748:748))
        (PORT datab (483:483:483) (546:546:546))
        (PORT datad (703:703:703) (789:789:789))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (891:891:891))
        (PORT datac (624:624:624) (725:725:725))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (148:148:148))
        (PORT datab (1101:1101:1101) (1249:1249:1249))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (147:147:147))
        (PORT datab (142:142:142) (189:189:189))
        (PORT datac (1083:1083:1083) (1227:1227:1227))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (225:225:225))
        (PORT datab (495:495:495) (561:561:561))
        (PORT datac (136:136:136) (183:183:183))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (398:398:398))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datac (944:944:944) (1103:1103:1103))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (204:204:204))
        (PORT datab (222:222:222) (277:277:277))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (397:397:397))
        (PORT datab (717:717:717) (814:814:814))
        (PORT datac (140:140:140) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (148:148:148))
        (PORT datab (1100:1100:1100) (1249:1249:1249))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (977:977:977))
        (PORT datab (142:142:142) (188:188:188))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (214:214:214))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (139:139:139) (186:186:186))
        (PORT datad (329:329:329) (371:371:371))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (662:662:662) (749:749:749))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (PORT ena (806:806:806) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1434:1434:1434))
        (PORT datab (1123:1123:1123) (1301:1301:1301))
        (PORT datac (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1363:1363:1363) (1375:1375:1375))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1239:1239:1239))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (1572:1572:1572) (1838:1838:1838))
        (PORT datad (526:526:526) (617:617:617))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (724:724:724))
        (PORT datad (726:726:726) (855:855:855))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (986:986:986))
        (PORT datab (406:406:406) (496:496:496))
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1353:1353:1353))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3399:3399:3399) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3662:3662:3662))
        (PORT d[1] (1613:1613:1613) (1859:1859:1859))
        (PORT d[2] (2415:2415:2415) (2777:2777:2777))
        (PORT d[3] (2857:2857:2857) (3308:3308:3308))
        (PORT d[4] (1561:1561:1561) (1802:1802:1802))
        (PORT d[5] (1068:1068:1068) (1226:1226:1226))
        (PORT d[6] (2390:2390:2390) (2780:2780:2780))
        (PORT d[7] (3659:3659:3659) (4228:4228:4228))
        (PORT d[8] (1933:1933:1933) (2216:2216:2216))
        (PORT d[9] (2435:2435:2435) (2814:2814:2814))
        (PORT d[10] (3156:3156:3156) (3610:3610:3610))
        (PORT d[11] (1416:1416:1416) (1659:1659:1659))
        (PORT d[12] (2209:2209:2209) (2568:2568:2568))
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT ena (3396:3396:3396) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1947:1947:1947))
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT ena (3396:3396:3396) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1517:1517:1517))
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT ena (3396:3396:3396) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1605:1605:1605))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3399:3399:3399) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT d[0] (3399:3399:3399) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1983:1983:1983))
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (PORT ena (4066:4066:4066) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (4119:4119:4119))
        (PORT d[1] (2053:2053:2053) (2386:2386:2386))
        (PORT d[2] (4084:4084:4084) (4697:4697:4697))
        (PORT d[3] (2451:2451:2451) (2818:2818:2818))
        (PORT d[4] (1517:1517:1517) (1774:1774:1774))
        (PORT d[5] (2947:2947:2947) (3348:3348:3348))
        (PORT d[6] (3158:3158:3158) (3656:3656:3656))
        (PORT d[7] (3799:3799:3799) (4388:4388:4388))
        (PORT d[8] (1611:1611:1611) (1847:1847:1847))
        (PORT d[9] (2086:2086:2086) (2397:2397:2397))
        (PORT d[10] (3905:3905:3905) (4462:4462:4462))
        (PORT d[11] (1911:1911:1911) (2212:2212:2212))
        (PORT d[12] (1926:1926:1926) (2240:2240:2240))
        (PORT clk (1480:1480:1480) (1459:1459:1459))
        (PORT ena (4063:4063:4063) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1666:1666:1666))
        (PORT clk (1480:1480:1480) (1459:1459:1459))
        (PORT ena (4063:4063:4063) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3743:3743:3743))
        (PORT clk (1480:1480:1480) (1459:1459:1459))
        (PORT ena (4063:4063:4063) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2958:2958:2958))
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (PORT ena (4066:4066:4066) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (PORT d[0] (4066:4066:4066) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (973:973:973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (973:973:973))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (973:973:973))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1789:1789:1789))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT ena (3457:3457:3457) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3358:3358:3358))
        (PORT d[1] (2678:2678:2678) (3114:3114:3114))
        (PORT d[2] (3615:3615:3615) (4168:4168:4168))
        (PORT d[3] (2496:2496:2496) (2882:2882:2882))
        (PORT d[4] (1700:1700:1700) (1986:1986:1986))
        (PORT d[5] (5212:5212:5212) (5899:5899:5899))
        (PORT d[6] (2622:2622:2622) (3049:3049:3049))
        (PORT d[7] (3604:3604:3604) (4162:4162:4162))
        (PORT d[8] (1824:1824:1824) (2099:2099:2099))
        (PORT d[9] (2113:2113:2113) (2430:2430:2430))
        (PORT d[10] (2999:2999:2999) (3434:3434:3434))
        (PORT d[11] (1562:1562:1562) (1815:1815:1815))
        (PORT d[12] (1860:1860:1860) (2155:2155:2155))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (3454:3454:3454) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2204:2204:2204))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (3454:3454:3454) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2984:2984:2984))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (3454:3454:3454) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3359:3359:3359))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT ena (3457:3457:3457) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
        (PORT d[0] (3457:3457:3457) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (978:978:978))
        (PORT datab (614:614:614) (721:721:721))
        (PORT datac (972:972:972) (1126:1126:1126))
        (PORT datad (909:909:909) (1045:1045:1045))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1750:1750:1750))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3776:3776:3776) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (3038:3038:3038))
        (PORT d[1] (1916:1916:1916) (2231:2231:2231))
        (PORT d[2] (3284:3284:3284) (3789:3789:3789))
        (PORT d[3] (2847:2847:2847) (3269:3269:3269))
        (PORT d[4] (2363:2363:2363) (2724:2724:2724))
        (PORT d[5] (5105:5105:5105) (5766:5766:5766))
        (PORT d[6] (2811:2811:2811) (3264:3264:3264))
        (PORT d[7] (3409:3409:3409) (3931:3931:3931))
        (PORT d[8] (1585:1585:1585) (1806:1806:1806))
        (PORT d[9] (2113:2113:2113) (2430:2430:2430))
        (PORT d[10] (2959:2959:2959) (3381:3381:3381))
        (PORT d[11] (974:974:974) (1137:1137:1137))
        (PORT d[12] (1129:1129:1129) (1320:1320:1320))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3773:3773:3773) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3621:3621:3621))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3773:3773:3773) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2314:2314:2314))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3773:3773:3773) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (3051:3051:3051))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3776:3776:3776) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT d[0] (3776:3776:3776) (3396:3396:3396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (778:778:778))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (824:824:824) (956:956:956))
        (PORT datad (1082:1082:1082) (1250:1250:1250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (969:969:969))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (3438:3438:3438) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (4039:4039:4039))
        (PORT d[1] (1588:1588:1588) (1834:1834:1834))
        (PORT d[2] (2640:2640:2640) (3038:3038:3038))
        (PORT d[3] (3026:3026:3026) (3497:3497:3497))
        (PORT d[4] (1777:1777:1777) (2047:2047:2047))
        (PORT d[5] (710:710:710) (820:820:820))
        (PORT d[6] (688:688:688) (792:792:792))
        (PORT d[7] (581:581:581) (672:672:672))
        (PORT d[8] (1597:1597:1597) (1836:1836:1836))
        (PORT d[9] (2890:2890:2890) (3325:3325:3325))
        (PORT d[10] (3314:3314:3314) (3790:3790:3790))
        (PORT d[11] (1702:1702:1702) (1980:1980:1980))
        (PORT d[12] (2386:2386:2386) (2766:2766:2766))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (3435:3435:3435) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2823:2823:2823))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (3435:3435:3435) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1145:1145:1145))
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (PORT ena (3435:3435:3435) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1839:1839:1839))
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT ena (3438:3438:3438) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1451:1451:1451))
        (PORT d[0] (3438:3438:3438) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (963:963:963))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (814:814:814) (912:912:912))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1418:1418:1418) (1653:1653:1653))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (738:738:738))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1418:1418:1418) (1653:1653:1653))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (1084:1084:1084))
        (PORT datac (132:132:132) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (628:628:628) (710:710:710))
        (PORT d[1] (612:612:612) (696:696:696))
        (PORT d[2] (1383:1383:1383) (1593:1593:1593))
        (PORT d[3] (706:706:706) (803:803:803))
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT ena (3593:3593:3593) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (800:800:800))
        (PORT d[1] (1723:1723:1723) (1985:1985:1985))
        (PORT d[2] (2617:2617:2617) (3011:3011:3011))
        (PORT d[3] (2580:2580:2580) (2970:2970:2970))
        (PORT d[4] (1756:1756:1756) (2054:2054:2054))
        (PORT d[5] (713:713:713) (825:825:825))
        (PORT d[6] (2035:2035:2035) (2362:2362:2362))
        (PORT d[7] (562:562:562) (648:648:648))
        (PORT d[8] (1906:1906:1906) (2186:2186:2186))
        (PORT d[9] (2760:2760:2760) (3178:3178:3178))
        (PORT d[10] (3350:3350:3350) (3830:3830:3830))
        (PORT clk (1474:1474:1474) (1452:1452:1452))
        (PORT ena (3590:3590:3590) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1132:1132:1132))
        (PORT clk (1474:1474:1474) (1452:1452:1452))
        (PORT ena (3590:3590:3590) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1275:1275:1275))
        (PORT clk (1474:1474:1474) (1452:1452:1452))
        (PORT ena (3590:3590:3590) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (428:428:428))
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT ena (3593:3593:3593) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT d[0] (3593:3593:3593) (3240:3240:3240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (996:996:996) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (978:978:978))
        (PORT datab (989:989:989) (1147:1147:1147))
        (PORT datac (500:500:500) (562:562:562))
        (PORT datad (352:352:352) (410:410:410))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1596:1596:1596))
        (PORT clk (1436:1436:1436) (1417:1417:1417))
        (PORT ena (3589:3589:3589) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3481:3481:3481))
        (PORT d[1] (2447:2447:2447) (2847:2847:2847))
        (PORT d[2] (3285:3285:3285) (3794:3794:3794))
        (PORT d[3] (2708:2708:2708) (3113:3113:3113))
        (PORT d[4] (2338:2338:2338) (2695:2695:2695))
        (PORT d[5] (4775:4775:4775) (5393:5393:5393))
        (PORT d[6] (2630:2630:2630) (3049:3049:3049))
        (PORT d[7] (3341:3341:3341) (3862:3862:3862))
        (PORT d[8] (1565:1565:1565) (1784:1784:1784))
        (PORT d[9] (2336:2336:2336) (2689:2689:2689))
        (PORT d[10] (2963:2963:2963) (3387:3387:3387))
        (PORT d[11] (997:997:997) (1167:1167:1167))
        (PORT d[12] (1855:1855:1855) (2142:2142:2142))
        (PORT clk (1434:1434:1434) (1415:1415:1415))
        (PORT ena (3586:3586:3586) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2566:2566:2566))
        (PORT clk (1434:1434:1434) (1415:1415:1415))
        (PORT ena (3586:3586:3586) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2537:2537:2537))
        (PORT clk (1434:1434:1434) (1415:1415:1415))
        (PORT ena (3586:3586:3586) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2878:2878:2878))
        (PORT clk (1436:1436:1436) (1417:1417:1417))
        (PORT ena (3589:3589:3589) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1417:1417:1417))
        (PORT d[0] (3589:3589:3589) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (978:978:978))
        (PORT datab (987:987:987) (1145:1145:1145))
        (PORT datac (1335:1335:1335) (1506:1506:1506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (673:673:673) (806:806:806))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (509:509:509))
        (PORT datab (356:356:356) (410:410:410))
        (PORT datac (343:343:343) (392:392:392))
        (PORT datad (998:998:998) (1160:1160:1160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (376:376:376) (426:426:426))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (195:195:195))
        (PORT datab (840:840:840) (961:961:961))
        (PORT datad (540:540:540) (620:620:620))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (112:112:112) (139:139:139))
        (PORT datac (647:647:647) (739:739:739))
        (PORT datad (154:154:154) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (356:356:356) (423:423:423))
        (PORT datac (1098:1098:1098) (1227:1227:1227))
        (PORT datad (131:131:131) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (529:529:529))
        (PORT datac (382:382:382) (458:458:458))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1594:1594:1594) (1782:1782:1782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (586:586:586))
        (PORT datab (576:576:576) (666:666:666))
        (PORT datac (805:805:805) (928:928:928))
        (PORT datad (427:427:427) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT asdata (1128:1128:1128) (1294:1294:1294))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (842:842:842))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (PORT ena (923:923:923) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (926:926:926))
        (PORT datab (984:984:984) (1147:1147:1147))
        (PORT datac (438:438:438) (508:508:508))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1724:1724:1724))
        (PORT datab (822:822:822) (940:940:940))
        (PORT datac (118:118:118) (157:157:157))
        (PORT datad (404:404:404) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1202:1202:1202))
        (PORT ena (650:650:650) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (1253:1253:1253) (1404:1404:1404))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (641:641:641))
        (PORT datac (688:688:688) (791:791:791))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT asdata (1175:1175:1175) (1324:1324:1324))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (853:853:853))
        (PORT datad (461:461:461) (537:537:537))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (780:780:780))
        (PORT datac (532:532:532) (624:624:624))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (765:765:765))
        (PORT datad (387:387:387) (475:475:475))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1127:1127:1127))
        (PORT datac (391:391:391) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (853:853:853))
        (PORT datac (484:484:484) (572:572:572))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (639:639:639) (724:724:724))
        (PORT d[1] (531:531:531) (605:605:605))
        (PORT d[2] (196:196:196) (227:227:227))
        (PORT d[3] (528:528:528) (612:612:612))
        (PORT d[4] (360:360:360) (411:411:411))
        (PORT d[5] (510:510:510) (581:581:581))
        (PORT d[6] (381:381:381) (438:438:438))
        (PORT d[7] (536:536:536) (618:618:618))
        (PORT clk (1465:1465:1465) (1445:1445:1445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (394:394:394) (465:465:465))
        (PORT d[1] (400:400:400) (474:474:474))
        (PORT d[2] (399:399:399) (472:472:472))
        (PORT d[3] (388:388:388) (456:456:456))
        (PORT d[4] (394:394:394) (464:464:464))
        (PORT d[5] (386:386:386) (455:455:455))
        (PORT clk (1463:1463:1463) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (850:850:850))
        (PORT clk (1463:1463:1463) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1445:1445:1445))
        (PORT d[0] (1070:1070:1070) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (383:383:383) (450:450:450))
        (PORT d[1] (389:389:389) (457:457:457))
        (PORT d[2] (504:504:504) (584:584:584))
        (PORT d[3] (384:384:384) (451:451:451))
        (PORT d[4] (406:406:406) (479:479:479))
        (PORT d[5] (403:403:403) (475:475:475))
        (PORT clk (1422:1422:1422) (1404:1404:1404))
        (PORT ena (994:994:994) (1045:1045:1045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1404:1404:1404))
        (PORT d[0] (994:994:994) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (PORT ena (811:811:811) (835:835:835))
        (PORT aclr (1397:1397:1397) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (302:302:302))
        (PORT datab (672:672:672) (778:778:778))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT sclr (800:800:800) (765:765:765))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (300:300:300))
        (PORT datac (516:516:516) (599:599:599))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (193:193:193))
        (PORT datab (307:307:307) (368:368:368))
        (PORT datac (339:339:339) (394:394:394))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (606:606:606))
        (PORT datab (398:398:398) (477:477:477))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (303:303:303))
        (PORT datab (141:141:141) (186:186:186))
        (PORT datac (637:637:637) (737:737:737))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (608:608:608))
        (PORT datab (396:396:396) (475:475:475))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (171:171:171) (196:196:196))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (358:358:358))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (748:748:748) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT asdata (502:502:502) (552:552:552))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (748:748:748) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT asdata (177:177:177) (175:175:175))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (748:748:748) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (532:532:532) (613:613:613))
        (PORT d[1] (537:537:537) (624:624:624))
        (PORT d[2] (558:558:558) (650:650:650))
        (PORT d[3] (599:599:599) (693:693:693))
        (PORT d[4] (504:504:504) (585:585:585))
        (PORT d[5] (569:569:569) (663:663:663))
        (PORT d[6] (582:582:582) (680:680:680))
        (PORT d[7] (529:529:529) (613:613:613))
        (PORT clk (1468:1468:1468) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (393:393:393) (462:462:462))
        (PORT d[1] (396:396:396) (465:465:465))
        (PORT d[2] (392:392:392) (461:461:461))
        (PORT d[3] (708:708:708) (824:824:824))
        (PORT d[4] (394:394:394) (464:464:464))
        (PORT d[5] (408:408:408) (480:480:480))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (650:650:650) (668:668:668))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1448:1448:1448))
        (PORT d[0] (934:934:934) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (455:455:455))
        (PORT d[1] (399:399:399) (471:471:471))
        (PORT d[2] (496:496:496) (578:578:578))
        (PORT d[3] (390:390:390) (458:458:458))
        (PORT d[4] (532:532:532) (618:618:618))
        (PORT d[5] (414:414:414) (490:490:490))
        (PORT clk (1425:1425:1425) (1407:1407:1407))
        (PORT ena (1041:1041:1041) (1084:1084:1084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1407:1407:1407))
        (PORT d[0] (1041:1041:1041) (1084:1084:1084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (629:629:629))
        (PORT datac (540:540:540) (633:633:633))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (601:601:601))
        (PORT datab (485:485:485) (557:557:557))
        (PORT datad (341:341:341) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1598:1598:1598))
        (PORT clk (1487:1487:1487) (1468:1468:1468))
        (PORT ena (3175:3175:3175) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (513:513:513) (594:594:594))
        (PORT d[1] (1751:1751:1751) (2018:2018:2018))
        (PORT d[2] (887:887:887) (1020:1020:1020))
        (PORT d[3] (3379:3379:3379) (3901:3901:3901))
        (PORT d[4] (2089:2089:2089) (2435:2435:2435))
        (PORT d[5] (522:522:522) (605:605:605))
        (PORT d[6] (519:519:519) (603:603:603))
        (PORT d[7] (509:509:509) (584:584:584))
        (PORT d[8] (2236:2236:2236) (2565:2565:2565))
        (PORT d[9] (2929:2929:2929) (3370:3370:3370))
        (PORT d[10] (1650:1650:1650) (1882:1882:1882))
        (PORT d[11] (1774:1774:1774) (2068:2068:2068))
        (PORT d[12] (794:794:794) (904:904:904))
        (PORT clk (1485:1485:1485) (1466:1466:1466))
        (PORT ena (3172:3172:3172) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1110:1110:1110))
        (PORT clk (1485:1485:1485) (1466:1466:1466))
        (PORT ena (3172:3172:3172) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1479:1479:1479))
        (PORT clk (1485:1485:1485) (1466:1466:1466))
        (PORT ena (3172:3172:3172) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (212:212:212) (240:240:240))
        (PORT clk (1487:1487:1487) (1468:1468:1468))
        (PORT ena (3175:3175:3175) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1468:1468:1468))
        (PORT d[0] (3175:3175:3175) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (979:979:979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (980:980:980))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (980:980:980))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (859:859:859) (1009:1009:1009))
        (PORT datac (842:842:842) (992:992:992))
        (PORT datad (354:354:354) (408:408:408))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1130:1130:1130))
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (PORT ena (3507:3507:3507) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3699:3699:3699))
        (PORT d[1] (2309:2309:2309) (2692:2692:2692))
        (PORT d[2] (3296:3296:3296) (3810:3810:3810))
        (PORT d[3] (2771:2771:2771) (3185:3185:3185))
        (PORT d[4] (1871:1871:1871) (2181:2181:2181))
        (PORT d[5] (5062:5062:5062) (5733:5733:5733))
        (PORT d[6] (2635:2635:2635) (3066:3066:3066))
        (PORT d[7] (3436:3436:3436) (3970:3970:3970))
        (PORT d[8] (1804:1804:1804) (2072:2072:2072))
        (PORT d[9] (2227:2227:2227) (2551:2551:2551))
        (PORT d[10] (3175:3175:3175) (3633:3633:3633))
        (PORT d[11] (1531:1531:1531) (1778:1778:1778))
        (PORT d[12] (2050:2050:2050) (2376:2376:2376))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
        (PORT ena (3504:3504:3504) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2069:2069:2069))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
        (PORT ena (3504:3504:3504) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (3148:3148:3148))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
        (PORT ena (3504:3504:3504) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3383:3383:3383))
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (PORT ena (3507:3507:3507) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
        (PORT d[0] (3507:3507:3507) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1422:1422:1422))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3148:3148:3148) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (3247:3247:3247))
        (PORT d[1] (2984:2984:2984) (3455:3455:3455))
        (PORT d[2] (3817:3817:3817) (4395:4395:4395))
        (PORT d[3] (2904:2904:2904) (3330:3330:3330))
        (PORT d[4] (1843:1843:1843) (2137:2137:2137))
        (PORT d[5] (3237:3237:3237) (3650:3650:3650))
        (PORT d[6] (3158:3158:3158) (3653:3653:3653))
        (PORT d[7] (2897:2897:2897) (3324:3324:3324))
        (PORT d[8] (1935:1935:1935) (2205:2205:2205))
        (PORT d[9] (2425:2425:2425) (2782:2782:2782))
        (PORT d[10] (2687:2687:2687) (3066:3066:3066))
        (PORT d[11] (1685:1685:1685) (1951:1951:1951))
        (PORT d[12] (1125:1125:1125) (1312:1312:1312))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3145:3145:3145) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1677:1677:1677))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3145:3145:3145) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2306:2306:2306))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3145:3145:3145) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2627:2627:2627))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3148:3148:3148) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT d[0] (3148:3148:3148) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1380:1380:1380))
        (PORT clk (1385:1385:1385) (1365:1365:1365))
        (PORT ena (3185:3185:3185) (2878:2878:2878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (3175:3175:3175))
        (PORT d[1] (2272:2272:2272) (2643:2643:2643))
        (PORT d[2] (3085:3085:3085) (3559:3559:3559))
        (PORT d[3] (2398:2398:2398) (2757:2757:2757))
        (PORT d[4] (1919:1919:1919) (2228:2228:2228))
        (PORT d[5] (5125:5125:5125) (5792:5792:5792))
        (PORT d[6] (2434:2434:2434) (2824:2824:2824))
        (PORT d[7] (3400:3400:3400) (3917:3917:3917))
        (PORT d[8] (1756:1756:1756) (2002:2002:2002))
        (PORT d[9] (2333:2333:2333) (2683:2683:2683))
        (PORT d[10] (2749:2749:2749) (3141:3141:3141))
        (PORT d[11] (1158:1158:1158) (1346:1346:1346))
        (PORT d[12] (1479:1479:1479) (1716:1716:1716))
        (PORT clk (1383:1383:1383) (1363:1363:1363))
        (PORT ena (3182:3182:3182) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1883:1883:1883))
        (PORT clk (1383:1383:1383) (1363:1363:1363))
        (PORT ena (3182:3182:3182) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2577:2577:2577))
        (PORT clk (1383:1383:1383) (1363:1363:1363))
        (PORT ena (3182:3182:3182) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2854:2854:2854))
        (PORT clk (1385:1385:1385) (1365:1365:1365))
        (PORT ena (3185:3185:3185) (2878:2878:2878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1365:1365:1365))
        (PORT d[0] (3185:3185:3185) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1366:1366:1366))
        (PORT clk (1454:1454:1454) (1437:1437:1437))
        (PORT ena (3778:3778:3778) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (3031:3031:3031))
        (PORT d[1] (2625:2625:2625) (3052:3052:3052))
        (PORT d[2] (3468:3468:3468) (4002:4002:4002))
        (PORT d[3] (2863:2863:2863) (3288:3288:3288))
        (PORT d[4] (1548:1548:1548) (1808:1808:1808))
        (PORT d[5] (5258:5258:5258) (5936:5936:5936))
        (PORT d[6] (2801:2801:2801) (3246:3246:3246))
        (PORT d[7] (3421:3421:3421) (3945:3945:3945))
        (PORT d[8] (1586:1586:1586) (1807:1807:1807))
        (PORT d[9] (2090:2090:2090) (2406:2406:2406))
        (PORT d[10] (2549:2549:2549) (2909:2909:2909))
        (PORT d[11] (1152:1152:1152) (1341:1341:1341))
        (PORT d[12] (2033:2033:2033) (2346:2346:2346))
        (PORT clk (1452:1452:1452) (1435:1435:1435))
        (PORT ena (3775:3775:3775) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3599:3599:3599))
        (PORT clk (1452:1452:1452) (1435:1435:1435))
        (PORT ena (3775:3775:3775) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2309:2309:2309))
        (PORT clk (1452:1452:1452) (1435:1435:1435))
        (PORT ena (3775:3775:3775) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (3073:3073:3073))
        (PORT clk (1454:1454:1454) (1437:1437:1437))
        (PORT ena (3778:3778:3778) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1437:1437:1437))
        (PORT d[0] (3778:3778:3778) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1353:1353:1353))
        (PORT datab (1168:1168:1168) (1373:1373:1373))
        (PORT datac (1144:1144:1144) (1362:1362:1362))
        (PORT datad (667:667:667) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1259:1259:1259))
        (PORT datab (1166:1166:1166) (1371:1371:1371))
        (PORT datac (816:816:816) (916:916:916))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1176:1176:1176))
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (PORT ena (3427:3427:3427) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3646:3646:3646))
        (PORT d[1] (1739:1739:1739) (1994:1994:1994))
        (PORT d[2] (2618:2618:2618) (3004:3004:3004))
        (PORT d[3] (2843:2843:2843) (3292:3292:3292))
        (PORT d[4] (1412:1412:1412) (1632:1632:1632))
        (PORT d[5] (1063:1063:1063) (1219:1219:1219))
        (PORT d[6] (2396:2396:2396) (2787:2787:2787))
        (PORT d[7] (3647:3647:3647) (4215:4215:4215))
        (PORT d[8] (1934:1934:1934) (2221:2221:2221))
        (PORT d[9] (2411:2411:2411) (2783:2783:2783))
        (PORT d[10] (3170:3170:3170) (3620:3620:3620))
        (PORT d[11] (1409:1409:1409) (1653:1653:1653))
        (PORT d[12] (2221:2221:2221) (2588:2588:2588))
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT ena (3424:3424:3424) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2626:2626:2626))
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT ena (3424:3424:3424) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1503:1503:1503))
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT ena (3424:3424:3424) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1400:1400:1400))
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (PORT ena (3427:3427:3427) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (PORT d[0] (3427:3427:3427) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (575:575:575))
        (PORT datab (856:856:856) (1006:1006:1006))
        (PORT datac (843:843:843) (993:993:993))
        (PORT datad (653:653:653) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (688:688:688) (815:815:815))
        (PORT datac (695:695:695) (819:819:819))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (601:601:601))
        (PORT datab (488:488:488) (556:556:556))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (693:693:693))
        (PORT datab (363:363:363) (431:431:431))
        (PORT datac (1102:1102:1102) (1232:1232:1232))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1594:1594:1594) (1782:1782:1782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (258:258:258))
        (PORT datab (375:375:375) (439:439:439))
        (PORT datac (519:519:519) (629:629:629))
        (PORT datad (743:743:743) (882:882:882))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (956:956:956) (1066:1066:1066))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (485:485:485) (575:575:575))
        (PORT datad (839:839:839) (992:992:992))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (470:470:470))
        (PORT datab (525:525:525) (617:617:617))
        (PORT datac (503:503:503) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (796:796:796))
        (PORT datab (358:358:358) (423:423:423))
        (PORT datac (355:355:355) (419:419:419))
        (PORT datad (541:541:541) (642:642:642))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (459:459:459))
        (PORT datab (1115:1115:1115) (1284:1284:1284))
        (PORT datad (620:620:620) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (781:781:781))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (366:366:366) (430:430:430))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (540:540:540) (609:609:609))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (786:786:786))
        (PORT datab (358:358:358) (423:423:423))
        (PORT datac (479:479:479) (564:564:564))
        (PORT datad (383:383:383) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (949:949:949))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (371:371:371))
        (PORT datab (380:380:380) (450:450:450))
        (PORT datac (649:649:649) (761:761:761))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (649:649:649) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1229:1229:1229))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (796:796:796))
        (PORT datab (559:559:559) (669:669:669))
        (PORT datac (355:355:355) (419:419:419))
        (PORT datad (355:355:355) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (826:826:826))
        (PORT datad (928:928:928) (1070:1070:1070))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (544:544:544))
        (PORT datac (490:490:490) (572:572:572))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (678:678:678) (775:775:775))
        (PORT datad (540:540:540) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (842:842:842) (941:941:941))
        (PORT sload (893:893:893) (995:995:995))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (669:669:669))
        (PORT datad (139:139:139) (179:179:179))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (783:783:783))
        (PORT datac (502:502:502) (582:582:582))
        (PORT datad (944:944:944) (1104:1104:1104))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (593:593:593))
        (PORT datab (551:551:551) (656:656:656))
        (PORT datad (428:428:428) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (614:614:614))
        (PORT sload (512:512:512) (570:570:570))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (672:672:672))
        (PORT datad (139:139:139) (179:179:179))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (577:577:577))
        (PORT datac (336:336:336) (397:397:397))
        (PORT datad (499:499:499) (576:576:576))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (513:513:513))
        (PORT datab (778:778:778) (876:876:876))
        (PORT datad (529:529:529) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (600:600:600))
        (PORT sload (512:512:512) (570:570:570))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (553:553:553))
        (PORT datac (786:786:786) (908:908:908))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (364:364:364))
        (PORT datab (158:158:158) (201:201:201))
        (PORT datad (355:355:355) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1070:1070:1070))
        (PORT datab (349:349:349) (419:419:419))
        (PORT datac (356:356:356) (420:420:420))
        (PORT datad (538:538:538) (639:639:639))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (177:177:177))
        (PORT datad (484:484:484) (579:579:579))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1151:1151:1151))
        (PORT datac (822:822:822) (955:955:955))
        (PORT datad (513:513:513) (605:605:605))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (511:511:511))
        (PORT datab (541:541:541) (625:625:625))
        (PORT datad (531:531:531) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (604:604:604))
        (PORT sload (512:512:512) (570:570:570))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (668:668:668))
        (PORT datab (701:701:701) (822:822:822))
        (PORT datad (381:381:381) (453:453:453))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (784:784:784))
        (PORT datab (560:560:560) (670:670:670))
        (PORT datac (355:355:355) (418:418:418))
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (447:447:447))
        (PORT datab (644:644:644) (741:741:741))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1275:1275:1275))
        (PORT datab (452:452:452) (560:560:560))
        (PORT datac (371:371:371) (435:435:435))
        (PORT datad (381:381:381) (451:451:451))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (674:674:674) (764:764:764))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (893:893:893))
        (PORT datab (1601:1601:1601) (1857:1857:1857))
        (PORT datac (497:497:497) (573:573:573))
        (PORT datad (582:582:582) (672:672:672))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (667:667:667))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datad (343:343:343) (409:409:409))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (332:332:332) (381:381:381))
        (PORT datac (473:473:473) (537:537:537))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (811:811:811))
        (PORT datab (592:592:592) (667:667:667))
        (PORT datac (485:485:485) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (564:564:564))
        (PORT datab (191:191:191) (225:225:225))
        (PORT datac (1076:1076:1076) (1227:1227:1227))
        (PORT datad (289:289:289) (330:330:330))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (959:959:959) (1126:1126:1126))
        (PORT datac (128:128:128) (171:171:171))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (604:604:604))
        (PORT datab (625:625:625) (717:717:717))
        (PORT datac (717:717:717) (807:807:807))
        (PORT datad (685:685:685) (771:771:771))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (952:952:952))
        (PORT datab (876:876:876) (1037:1037:1037))
        (PORT datac (477:477:477) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (184:184:184))
        (PORT datad (563:563:563) (665:665:665))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1039:1039:1039))
        (PORT datab (315:315:315) (368:368:368))
        (PORT datac (362:362:362) (413:413:413))
        (PORT datad (590:590:590) (695:695:695))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (616:616:616) (674:674:674))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1695:1695:1695))
        (PORT datab (789:789:789) (897:897:897))
        (PORT datad (472:472:472) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (774:774:774) (889:889:889))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (518:518:518) (594:594:594))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1323:1323:1323))
        (PORT clk (1410:1410:1410) (1387:1387:1387))
        (PORT ena (3580:3580:3580) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1560:1560:1560))
        (PORT d[1] (2887:2887:2887) (3357:3357:3357))
        (PORT d[2] (1775:1775:1775) (2027:2027:2027))
        (PORT d[3] (1147:1147:1147) (1310:1310:1310))
        (PORT d[4] (1928:1928:1928) (2261:2261:2261))
        (PORT d[5] (1436:1436:1436) (1637:1637:1637))
        (PORT d[6] (1202:1202:1202) (1384:1384:1384))
        (PORT d[7] (2070:2070:2070) (2369:2369:2369))
        (PORT d[8] (2489:2489:2489) (2884:2884:2884))
        (PORT d[9] (2476:2476:2476) (2862:2862:2862))
        (PORT d[10] (3665:3665:3665) (4199:4199:4199))
        (PORT d[11] (1902:1902:1902) (2202:2202:2202))
        (PORT d[12] (2135:2135:2135) (2491:2491:2491))
        (PORT clk (1408:1408:1408) (1385:1385:1385))
        (PORT ena (3577:3577:3577) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2195:2195:2195))
        (PORT clk (1408:1408:1408) (1385:1385:1385))
        (PORT ena (3577:3577:3577) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3153:3153:3153))
        (PORT clk (1408:1408:1408) (1385:1385:1385))
        (PORT ena (3577:3577:3577) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1762:1762:1762))
        (PORT clk (1410:1410:1410) (1387:1387:1387))
        (PORT ena (3580:3580:3580) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1387:1387:1387))
        (PORT d[0] (3580:3580:3580) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1268:1268:1268))
        (PORT datab (1002:1002:1002) (1180:1180:1180))
        (PORT datac (684:684:684) (785:785:785))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1319:1319:1319))
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT ena (3375:3375:3375) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1722:1722:1722))
        (PORT d[1] (2712:2712:2712) (3159:3159:3159))
        (PORT d[2] (1770:1770:1770) (2014:2014:2014))
        (PORT d[3] (1290:1290:1290) (1464:1464:1464))
        (PORT d[4] (1940:1940:1940) (2274:2274:2274))
        (PORT d[5] (1417:1417:1417) (1613:1613:1613))
        (PORT d[6] (2962:2962:2962) (3429:3429:3429))
        (PORT d[7] (2073:2073:2073) (2368:2368:2368))
        (PORT d[8] (2330:2330:2330) (2700:2700:2700))
        (PORT d[9] (2295:2295:2295) (2657:2657:2657))
        (PORT d[10] (3499:3499:3499) (4015:4015:4015))
        (PORT d[11] (1720:1720:1720) (2000:2000:2000))
        (PORT d[12] (1952:1952:1952) (2284:2284:2284))
        (PORT clk (1386:1386:1386) (1362:1362:1362))
        (PORT ena (3372:3372:3372) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2899:2899:2899))
        (PORT clk (1386:1386:1386) (1362:1362:1362))
        (PORT ena (3372:3372:3372) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2968:2968:2968))
        (PORT clk (1386:1386:1386) (1362:1362:1362))
        (PORT ena (3372:3372:3372) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1782:1782:1782))
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT ena (3375:3375:3375) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1364:1364:1364))
        (PORT d[0] (3375:3375:3375) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1276:1276:1276))
        (PORT datab (1009:1009:1009) (1189:1189:1189))
        (PORT datac (673:673:673) (759:759:759))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1488:1488:1488))
        (PORT clk (1452:1452:1452) (1428:1428:1428))
        (PORT ena (2894:2894:2894) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1155:1155:1155))
        (PORT d[1] (1050:1050:1050) (1215:1215:1215))
        (PORT d[2] (2076:2076:2076) (2365:2365:2365))
        (PORT d[3] (819:819:819) (932:932:932))
        (PORT d[4] (2064:2064:2064) (2400:2400:2400))
        (PORT d[5] (1963:1963:1963) (2232:2232:2232))
        (PORT d[6] (1543:1543:1543) (1775:1775:1775))
        (PORT d[7] (2406:2406:2406) (2747:2747:2747))
        (PORT d[8] (2821:2821:2821) (3261:3261:3261))
        (PORT d[9] (1250:1250:1250) (1430:1430:1430))
        (PORT d[10] (955:955:955) (1088:1088:1088))
        (PORT d[11] (2508:2508:2508) (2879:2879:2879))
        (PORT d[12] (1105:1105:1105) (1258:1258:1258))
        (PORT clk (1450:1450:1450) (1426:1426:1426))
        (PORT ena (2891:2891:2891) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1432:1432:1432))
        (PORT clk (1450:1450:1450) (1426:1426:1426))
        (PORT ena (2891:2891:2891) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1339:1339:1339))
        (PORT clk (1450:1450:1450) (1426:1426:1426))
        (PORT ena (2891:2891:2891) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1184:1184:1184))
        (PORT clk (1452:1452:1452) (1428:1428:1428))
        (PORT ena (2894:2894:2894) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1428:1428:1428))
        (PORT d[0] (2894:2894:2894) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1468:1468:1468))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (2728:2728:2728) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1547:1547:1547))
        (PORT d[1] (1321:1321:1321) (1519:1519:1519))
        (PORT d[2] (1920:1920:1920) (2193:2193:2193))
        (PORT d[3] (1266:1266:1266) (1448:1448:1448))
        (PORT d[4] (1735:1735:1735) (2033:2033:2033))
        (PORT d[5] (1799:1799:1799) (2049:2049:2049))
        (PORT d[6] (1534:1534:1534) (1762:1762:1762))
        (PORT d[7] (2269:2269:2269) (2596:2596:2596))
        (PORT d[8] (2679:2679:2679) (3100:3100:3100))
        (PORT d[9] (1099:1099:1099) (1259:1259:1259))
        (PORT d[10] (3971:3971:3971) (4545:4545:4545))
        (PORT d[11] (2331:2331:2331) (2681:2681:2681))
        (PORT d[12] (1114:1114:1114) (1269:1269:1269))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (2725:2725:2725) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1356:1356:1356))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (2725:2725:2725) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1483:1483:1483))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (2725:2725:2725) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1206:1206:1206))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (2728:2728:2728) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT d[0] (2728:2728:2728) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1662:1662:1662))
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (PORT ena (2881:2881:2881) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1183:1183:1183))
        (PORT d[1] (1045:1045:1045) (1207:1207:1207))
        (PORT d[2] (1926:1926:1926) (2198:2198:2198))
        (PORT d[3] (807:807:807) (921:921:921))
        (PORT d[4] (2065:2065:2065) (2401:2401:2401))
        (PORT d[5] (1972:1972:1972) (2242:2242:2242))
        (PORT d[6] (1402:1402:1402) (1627:1627:1627))
        (PORT d[7] (2428:2428:2428) (2774:2774:2774))
        (PORT d[8] (2863:2863:2863) (3311:3311:3311))
        (PORT d[9] (1258:1258:1258) (1439:1439:1439))
        (PORT d[10] (1096:1096:1096) (1250:1250:1250))
        (PORT d[11] (2509:2509:2509) (2880:2880:2880))
        (PORT d[12] (1140:1140:1140) (1305:1305:1305))
        (PORT clk (1452:1452:1452) (1429:1429:1429))
        (PORT ena (2878:2878:2878) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1665:1665:1665))
        (PORT clk (1452:1452:1452) (1429:1429:1429))
        (PORT ena (2878:2878:2878) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1308:1308:1308))
        (PORT clk (1452:1452:1452) (1429:1429:1429))
        (PORT ena (2878:2878:2878) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (997:997:997))
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (PORT ena (2881:2881:2881) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (PORT d[0] (2881:2881:2881) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1482:1482:1482))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2744:2744:2744) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1548:1548:1548))
        (PORT d[1] (1057:1057:1057) (1223:1223:1223))
        (PORT d[2] (1942:1942:1942) (2222:2222:2222))
        (PORT d[3] (1278:1278:1278) (1453:1453:1453))
        (PORT d[4] (1740:1740:1740) (2038:2038:2038))
        (PORT d[5] (1818:1818:1818) (2075:2075:2075))
        (PORT d[6] (1542:1542:1542) (1769:1769:1769))
        (PORT d[7] (2257:2257:2257) (2580:2580:2580))
        (PORT d[8] (2822:2822:2822) (3265:3265:3265))
        (PORT d[9] (1249:1249:1249) (1434:1434:1434))
        (PORT d[10] (3988:3988:3988) (4567:4567:4567))
        (PORT d[11] (2514:2514:2514) (2891:2891:2891))
        (PORT d[12] (1216:1216:1216) (1372:1372:1372))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2741:2741:2741) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1658:1658:1658))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2741:2741:2741) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1315:1315:1315))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (2741:2741:2741) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1198:1198:1198))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (2744:2744:2744) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT d[0] (2744:2744:2744) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1269:1269:1269))
        (PORT datab (1003:1003:1003) (1182:1182:1182))
        (PORT datac (501:501:501) (562:562:562))
        (PORT datad (509:509:509) (584:584:584))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (619:619:619))
        (PORT datab (1008:1008:1008) (1187:1187:1187))
        (PORT datac (487:487:487) (546:546:546))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (1041:1041:1041) (1191:1191:1191))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (525:525:525))
        (PORT datab (837:837:837) (970:970:970))
        (PORT datac (803:803:803) (922:922:922))
        (PORT datad (713:713:713) (800:800:800))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (207:207:207))
        (PORT datab (309:309:309) (355:355:355))
        (PORT datad (405:405:405) (477:477:477))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1248:1248:1248) (1434:1434:1434))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (615:615:615))
        (PORT datad (522:522:522) (605:605:605))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1274:1274:1274))
        (PORT datab (455:455:455) (563:563:563))
        (PORT datac (345:345:345) (386:386:386))
        (PORT datad (380:380:380) (449:449:449))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (533:533:533) (593:593:593))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (637:637:637))
        (PORT datab (371:371:371) (427:427:427))
        (PORT datad (507:507:507) (581:581:581))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1396:1396:1396))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT ena (3397:3397:3397) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3357:3357:3357))
        (PORT d[1] (2519:2519:2519) (2935:2935:2935))
        (PORT d[2] (3316:3316:3316) (3832:3832:3832))
        (PORT d[3] (2776:2776:2776) (3204:3204:3204))
        (PORT d[4] (1710:1710:1710) (1996:1996:1996))
        (PORT d[5] (5240:5240:5240) (5936:5936:5936))
        (PORT d[6] (2645:2645:2645) (3076:3076:3076))
        (PORT d[7] (3610:3610:3610) (4168:4168:4168))
        (PORT d[8] (1807:1807:1807) (2074:2074:2074))
        (PORT d[9] (2243:2243:2243) (2568:2568:2568))
        (PORT d[10] (3245:3245:3245) (3703:3703:3703))
        (PORT d[11] (1549:1549:1549) (1798:1798:1798))
        (PORT d[12] (1847:1847:1847) (2141:2141:2141))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3394:3394:3394) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1815:1815:1815))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3394:3394:3394) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2979:2979:2979))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3394:3394:3394) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3347:3347:3347))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT ena (3397:3397:3397) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT d[0] (3397:3397:3397) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1218:1218:1218))
        (PORT datab (1171:1171:1171) (1376:1376:1376))
        (PORT datac (1147:1147:1147) (1366:1366:1366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1450:1450:1450))
        (PORT clk (1425:1425:1425) (1404:1404:1404))
        (PORT ena (3457:3457:3457) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3530:3530:3530))
        (PORT d[1] (1665:1665:1665) (1923:1923:1923))
        (PORT d[2] (2274:2274:2274) (2612:2612:2612))
        (PORT d[3] (2676:2676:2676) (3084:3084:3084))
        (PORT d[4] (1680:1680:1680) (1951:1951:1951))
        (PORT d[5] (5287:5287:5287) (5984:5984:5984))
        (PORT d[6] (2189:2189:2189) (2537:2537:2537))
        (PORT d[7] (2579:2579:2579) (2954:2954:2954))
        (PORT d[8] (2287:2287:2287) (2639:2639:2639))
        (PORT d[9] (2265:2265:2265) (2606:2606:2606))
        (PORT d[10] (3636:3636:3636) (4187:4187:4187))
        (PORT d[11] (1416:1416:1416) (1662:1662:1662))
        (PORT d[12] (2169:2169:2169) (2522:2522:2522))
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (PORT ena (3454:3454:3454) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1935:1935:1935))
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (PORT ena (3454:3454:3454) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1792:1792:1792))
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (PORT ena (3454:3454:3454) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1384:1384:1384))
        (PORT clk (1425:1425:1425) (1404:1404:1404))
        (PORT ena (3457:3457:3457) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1404:1404:1404))
        (PORT d[0] (3457:3457:3457) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1394:1394:1394))
        (PORT datab (1173:1173:1173) (1378:1378:1378))
        (PORT datac (1093:1093:1093) (1270:1270:1270))
        (PORT datad (851:851:851) (950:950:950))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1586:1586:1586))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT ena (3378:3378:3378) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (3183:3183:3183))
        (PORT d[1] (2123:2123:2123) (2479:2479:2479))
        (PORT d[2] (3193:3193:3193) (3679:3679:3679))
        (PORT d[3] (2564:2564:2564) (2954:2954:2954))
        (PORT d[4] (1891:1891:1891) (2197:2197:2197))
        (PORT d[5] (5095:5095:5095) (5751:5751:5751))
        (PORT d[6] (2458:2458:2458) (2860:2860:2860))
        (PORT d[7] (3246:3246:3246) (3747:3747:3747))
        (PORT d[8] (1592:1592:1592) (1820:1820:1820))
        (PORT d[9] (2314:2314:2314) (2660:2660:2660))
        (PORT d[10] (2750:2750:2750) (3143:3143:3143))
        (PORT d[11] (1163:1163:1163) (1355:1355:1355))
        (PORT d[12] (1488:1488:1488) (1725:1725:1725))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3375:3375:3375) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (3059:3059:3059))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3375:3375:3375) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2559:2559:2559))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
        (PORT ena (3375:3375:3375) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2865:2865:2865))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT ena (3378:3378:3378) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
        (PORT d[0] (3378:3378:3378) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1398:1398:1398))
        (PORT clk (1390:1390:1390) (1370:1370:1370))
        (PORT ena (3436:3436:3436) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3158:3158:3158))
        (PORT d[1] (2513:2513:2513) (2932:2932:2932))
        (PORT d[2] (3460:3460:3460) (3994:3994:3994))
        (PORT d[3] (2491:2491:2491) (2876:2876:2876))
        (PORT d[4] (1716:1716:1716) (2001:2001:2001))
        (PORT d[5] (5240:5240:5240) (5937:5937:5937))
        (PORT d[6] (2638:2638:2638) (3064:3064:3064))
        (PORT d[7] (3611:3611:3611) (4169:4169:4169))
        (PORT d[8] (1820:1820:1820) (2092:2092:2092))
        (PORT d[9] (2100:2100:2100) (2408:2408:2408))
        (PORT d[10] (2979:2979:2979) (3405:3405:3405))
        (PORT d[11] (1556:1556:1556) (1811:1811:1811))
        (PORT d[12] (1695:1695:1695) (1968:1968:1968))
        (PORT clk (1388:1388:1388) (1368:1368:1368))
        (PORT ena (3433:3433:3433) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2210:2210:2210))
        (PORT clk (1388:1388:1388) (1368:1368:1368))
        (PORT ena (3433:3433:3433) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2944:2944:2944))
        (PORT clk (1388:1388:1388) (1368:1368:1368))
        (PORT ena (3433:3433:3433) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (3200:3200:3200))
        (PORT clk (1390:1390:1390) (1370:1370:1370))
        (PORT ena (3436:3436:3436) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1370:1370:1370))
        (PORT d[0] (3436:3436:3436) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1391:1391:1391))
        (PORT datab (1169:1169:1169) (1374:1374:1374))
        (PORT datac (831:831:831) (945:945:945))
        (PORT datad (1230:1230:1230) (1387:1387:1387))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (882:882:882))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3678:3678:3678) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (4074:4074:4074))
        (PORT d[1] (2873:2873:2873) (3342:3342:3342))
        (PORT d[2] (3766:3766:3766) (4337:4337:4337))
        (PORT d[3] (2673:2673:2673) (3089:3089:3089))
        (PORT d[4] (1530:1530:1530) (1791:1791:1791))
        (PORT d[5] (5036:5036:5036) (5699:5699:5699))
        (PORT d[6] (2805:2805:2805) (3256:3256:3256))
        (PORT d[7] (3455:3455:3455) (3998:3998:3998))
        (PORT d[8] (1804:1804:1804) (2076:2076:2076))
        (PORT d[9] (2463:2463:2463) (2828:2828:2828))
        (PORT d[10] (3368:3368:3368) (3856:3856:3856))
        (PORT d[11] (1536:1536:1536) (1787:1787:1787))
        (PORT d[12] (2263:2263:2263) (2618:2618:2618))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3675:3675:3675) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1635:1635:1635))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3675:3675:3675) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3355:3355:3355))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3675:3675:3675) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2961:2961:2961))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3678:3678:3678) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT d[0] (3678:3678:3678) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2117:2117:2117))
        (PORT clk (1462:1462:1462) (1445:1445:1445))
        (PORT ena (2985:2985:2985) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (3203:3203:3203))
        (PORT d[1] (2634:2634:2634) (3059:3059:3059))
        (PORT d[2] (3461:3461:3461) (3992:3992:3992))
        (PORT d[3] (2733:2733:2733) (3138:3138:3138))
        (PORT d[4] (1877:1877:1877) (2185:2185:2185))
        (PORT d[5] (5286:5286:5286) (5971:5971:5971))
        (PORT d[6] (2989:2989:2989) (3464:3464:3464))
        (PORT d[7] (3597:3597:3597) (4147:4147:4147))
        (PORT d[8] (1767:1767:1767) (2010:2010:2010))
        (PORT d[9] (2236:2236:2236) (2570:2570:2570))
        (PORT d[10] (2715:2715:2715) (3103:3103:3103))
        (PORT d[11] (953:953:953) (1118:1118:1118))
        (PORT d[12] (1298:1298:1298) (1509:1509:1509))
        (PORT clk (1460:1460:1460) (1443:1443:1443))
        (PORT ena (2982:2982:2982) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3412:3412:3412))
        (PORT clk (1460:1460:1460) (1443:1443:1443))
        (PORT ena (2982:2982:2982) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2325:2325:2325))
        (PORT clk (1460:1460:1460) (1443:1443:1443))
        (PORT ena (2982:2982:2982) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3259:3259:3259))
        (PORT clk (1462:1462:1462) (1445:1445:1445))
        (PORT ena (2985:2985:2985) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1445:1445:1445))
        (PORT d[0] (2985:2985:2985) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1393:1393:1393))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (781:781:781) (883:883:883))
        (PORT datad (654:654:654) (741:741:741))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (176:176:176) (204:204:204))
        (PORT datac (1333:1333:1333) (1549:1549:1549))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1361:1361:1361) (1373:1373:1373))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (PORT ena (914:914:914) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (923:923:923))
        (PORT datab (982:982:982) (1145:1145:1145))
        (PORT datad (472:472:472) (560:560:560))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (625:625:625) (677:677:677))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (648:648:648))
        (PORT datab (936:936:936) (1065:1065:1065))
        (PORT datac (1460:1460:1460) (1674:1674:1674))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (805:805:805) (937:937:937))
        (PORT datac (168:168:168) (198:198:198))
        (PORT datad (884:884:884) (1005:1005:1005))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (575:575:575))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (429:429:429) (483:483:483))
        (PORT datad (607:607:607) (695:695:695))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (PORT ena (906:906:906) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (557:557:557) (658:658:658))
        (PORT datac (847:847:847) (978:978:978))
        (PORT datad (723:723:723) (835:835:835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (519:519:519))
        (PORT datab (479:479:479) (559:559:559))
        (PORT datad (558:558:558) (639:639:639))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1098:1098:1098) (1251:1251:1251))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT sload (413:413:413) (457:457:457))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (842:842:842))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2399:2399:2399))
        (PORT clk (1402:1402:1402) (1380:1380:1380))
        (PORT ena (3166:3166:3166) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2983:2983:2983))
        (PORT d[1] (1943:1943:1943) (2271:2271:2271))
        (PORT d[2] (2552:2552:2552) (2931:2931:2931))
        (PORT d[3] (2003:2003:2003) (2297:2297:2297))
        (PORT d[4] (1893:1893:1893) (2204:2204:2204))
        (PORT d[5] (2819:2819:2819) (3140:3140:3140))
        (PORT d[6] (1991:1991:1991) (2306:2306:2306))
        (PORT d[7] (2749:2749:2749) (3157:3157:3157))
        (PORT d[8] (1766:1766:1766) (2011:2011:2011))
        (PORT d[9] (2441:2441:2441) (2814:2814:2814))
        (PORT d[10] (2177:2177:2177) (2479:2479:2479))
        (PORT d[11] (1194:1194:1194) (1393:1393:1393))
        (PORT d[12] (1366:1366:1366) (1600:1600:1600))
        (PORT clk (1400:1400:1400) (1378:1378:1378))
        (PORT ena (3163:3163:3163) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (3030:3030:3030))
        (PORT clk (1400:1400:1400) (1378:1378:1378))
        (PORT ena (3163:3163:3163) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2576:2576:2576))
        (PORT clk (1400:1400:1400) (1378:1378:1378))
        (PORT ena (3163:3163:3163) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2943:2943:2943))
        (PORT clk (1402:1402:1402) (1380:1380:1380))
        (PORT ena (3166:3166:3166) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1380:1380:1380))
        (PORT d[0] (3166:3166:3166) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2448:2448:2448))
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT ena (3173:3173:3173) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2814:2814:2814))
        (PORT d[1] (1950:1950:1950) (2276:2276:2276))
        (PORT d[2] (2573:2573:2573) (2958:2958:2958))
        (PORT d[3] (1992:1992:1992) (2282:2282:2282))
        (PORT d[4] (2055:2055:2055) (2373:2373:2373))
        (PORT d[5] (2983:2983:2983) (3323:3323:3323))
        (PORT d[6] (2054:2054:2054) (2388:2388:2388))
        (PORT d[7] (2592:2592:2592) (2982:2982:2982))
        (PORT d[8] (1774:1774:1774) (2020:2020:2020))
        (PORT d[9] (2460:2460:2460) (2841:2841:2841))
        (PORT d[10] (2185:2185:2185) (2488:2488:2488))
        (PORT d[11] (1144:1144:1144) (1338:1338:1338))
        (PORT d[12] (1518:1518:1518) (1769:1769:1769))
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (PORT ena (3170:3170:3170) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2099:2099:2099))
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (PORT ena (3170:3170:3170) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2766:2766:2766))
        (PORT clk (1411:1411:1411) (1390:1390:1390))
        (PORT ena (3170:3170:3170) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2935:2935:2935))
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT ena (3173:3173:3173) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (PORT d[0] (3173:3173:3173) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2948:2948:2948))
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT ena (1946:1946:1946) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2184:2184:2184))
        (PORT d[1] (2678:2678:2678) (3125:3125:3125))
        (PORT d[2] (2156:2156:2156) (2477:2477:2477))
        (PORT d[3] (1913:1913:1913) (2170:2170:2170))
        (PORT d[4] (2050:2050:2050) (2386:2386:2386))
        (PORT d[5] (1948:1948:1948) (2200:2200:2200))
        (PORT d[6] (2654:2654:2654) (3086:3086:3086))
        (PORT d[7] (1725:1725:1725) (1950:1950:1950))
        (PORT d[8] (1890:1890:1890) (2176:2176:2176))
        (PORT d[9] (1616:1616:1616) (1832:1832:1832))
        (PORT d[10] (1698:1698:1698) (1919:1919:1919))
        (PORT d[11] (1491:1491:1491) (1738:1738:1738))
        (PORT d[12] (1875:1875:1875) (2175:2175:2175))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (1943:1943:1943) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1943:1943:1943))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (1943:1943:1943) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2726:2726:2726))
        (PORT clk (1392:1392:1392) (1369:1369:1369))
        (PORT ena (1943:1943:1943) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2117:2117:2117))
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT ena (1946:1946:1946) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1371:1371:1371))
        (PORT d[0] (1946:1946:1946) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2220:2220:2220))
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT ena (2961:2961:2961) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2807:2807:2807))
        (PORT d[1] (2257:2257:2257) (2612:2612:2612))
        (PORT d[2] (2712:2712:2712) (3112:3112:3112))
        (PORT d[3] (2142:2142:2142) (2445:2445:2445))
        (PORT d[4] (1889:1889:1889) (2200:2200:2200))
        (PORT d[5] (2990:2990:2990) (3330:3330:3330))
        (PORT d[6] (1844:1844:1844) (2145:2145:2145))
        (PORT d[7] (2584:2584:2584) (2973:2973:2973))
        (PORT d[8] (1969:1969:1969) (2249:2249:2249))
        (PORT d[9] (2626:2626:2626) (3024:3024:3024))
        (PORT d[10] (2349:2349:2349) (2671:2671:2671))
        (PORT d[11] (1316:1316:1316) (1525:1525:1525))
        (PORT d[12] (1537:1537:1537) (1792:1792:1792))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (2958:2958:2958) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2002:2002:2002))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (2958:2958:2958) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2965:2965:2965))
        (PORT clk (1422:1422:1422) (1400:1400:1400))
        (PORT ena (2958:2958:2958) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (3131:3131:3131))
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT ena (2961:2961:2961) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1402:1402:1402))
        (PORT d[0] (2961:2961:2961) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1268:1268:1268))
        (PORT datab (1002:1002:1002) (1180:1180:1180))
        (PORT datac (939:939:939) (1088:1088:1088))
        (PORT datad (1238:1238:1238) (1419:1419:1419))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1497:1497:1497))
        (PORT datab (1233:1233:1233) (1432:1432:1432))
        (PORT datac (1088:1088:1088) (1249:1249:1249))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2791:2791:2791))
        (PORT clk (1399:1399:1399) (1374:1374:1374))
        (PORT ena (3374:3374:3374) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1735:1735:1735))
        (PORT d[1] (2704:2704:2704) (3151:3151:3151))
        (PORT d[2] (2081:2081:2081) (2381:2381:2381))
        (PORT d[3] (1305:1305:1305) (1486:1486:1486))
        (PORT d[4] (1956:1956:1956) (2293:2293:2293))
        (PORT d[5] (1427:1427:1427) (1623:1623:1623))
        (PORT d[6] (2799:2799:2799) (3246:3246:3246))
        (PORT d[7] (2463:2463:2463) (2802:2802:2802))
        (PORT d[8] (2303:2303:2303) (2668:2668:2668))
        (PORT d[9] (2269:2269:2269) (2620:2620:2620))
        (PORT d[10] (3498:3498:3498) (4014:4014:4014))
        (PORT d[11] (1718:1718:1718) (1994:1994:1994))
        (PORT d[12] (1931:1931:1931) (2254:2254:2254))
        (PORT clk (1397:1397:1397) (1372:1372:1372))
        (PORT ena (3371:3371:3371) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2668:2668:2668))
        (PORT clk (1397:1397:1397) (1372:1372:1372))
        (PORT ena (3371:3371:3371) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2932:2932:2932))
        (PORT clk (1397:1397:1397) (1372:1372:1372))
        (PORT ena (3371:3371:3371) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1695:1695:1695))
        (PORT clk (1399:1399:1399) (1374:1374:1374))
        (PORT ena (3374:3374:3374) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1374:1374:1374))
        (PORT d[0] (3374:3374:3374) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1113:1113:1113))
        (PORT d[1] (701:701:701) (801:801:801))
        (PORT d[2] (812:812:812) (923:923:923))
        (PORT d[3] (1078:1078:1078) (1220:1220:1220))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (2888:2888:2888) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1335:1335:1335))
        (PORT d[1] (1154:1154:1154) (1331:1331:1331))
        (PORT d[2] (2082:2082:2082) (2378:2378:2378))
        (PORT d[3] (941:941:941) (1074:1074:1074))
        (PORT d[4] (1466:1466:1466) (1715:1715:1715))
        (PORT d[5] (815:815:815) (936:936:936))
        (PORT d[6] (850:850:850) (978:978:978))
        (PORT d[7] (858:858:858) (989:989:989))
        (PORT d[8] (2985:2985:2985) (3447:3447:3447))
        (PORT d[9] (1259:1259:1259) (1440:1440:1440))
        (PORT d[10] (1121:1121:1121) (1283:1283:1283))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2885:2885:2885) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1100:1100:1100))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2885:2885:2885) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1295:1295:1295))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2885:2885:2885) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (970:970:970))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (2888:2888:2888) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT d[0] (2888:2888:2888) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1269:1269:1269))
        (PORT datab (1003:1003:1003) (1181:1181:1181))
        (PORT datac (709:709:709) (813:813:813))
        (PORT datad (666:666:666) (752:752:752))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2703:2703:2703))
        (PORT clk (1371:1371:1371) (1348:1348:1348))
        (PORT ena (3424:3424:3424) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (3358:3358:3358))
        (PORT d[1] (2455:2455:2455) (2862:2862:2862))
        (PORT d[2] (2482:2482:2482) (2838:2838:2838))
        (PORT d[3] (1662:1662:1662) (1915:1915:1915))
        (PORT d[4] (2002:2002:2002) (2316:2316:2316))
        (PORT d[5] (2296:2296:2296) (2571:2571:2571))
        (PORT d[6] (2457:2457:2457) (2854:2854:2854))
        (PORT d[7] (2855:2855:2855) (3266:3266:3266))
        (PORT d[8] (1981:1981:1981) (2272:2272:2272))
        (PORT d[9] (2745:2745:2745) (3156:3156:3156))
        (PORT d[10] (2518:2518:2518) (2853:2853:2853))
        (PORT d[11] (1469:1469:1469) (1699:1699:1699))
        (PORT d[12] (1131:1131:1131) (1318:1318:1318))
        (PORT clk (1369:1369:1369) (1346:1346:1346))
        (PORT ena (3421:3421:3421) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2644:2644:2644))
        (PORT clk (1369:1369:1369) (1346:1346:1346))
        (PORT ena (3421:3421:3421) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2556:2556:2556))
        (PORT clk (1369:1369:1369) (1346:1346:1346))
        (PORT ena (3421:3421:3421) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2952:2952:2952))
        (PORT clk (1371:1371:1371) (1348:1348:1348))
        (PORT ena (3424:3424:3424) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1348:1348:1348))
        (PORT d[0] (3424:3424:3424) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1272:1272:1272))
        (PORT datab (1005:1005:1005) (1184:1184:1184))
        (PORT datad (836:836:836) (972:972:972))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (1036:1036:1036) (1186:1186:1186))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1191:1191:1191))
        (PORT datab (1350:1350:1350) (1588:1588:1588))
        (PORT datac (650:650:650) (731:731:731))
        (PORT datad (187:187:187) (227:227:227))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (921:921:921))
        (PORT datab (840:840:840) (970:970:970))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[29\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (436:436:436))
        (PORT datac (715:715:715) (795:795:795))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1016:1016:1016) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (640:640:640))
        (PORT datab (338:338:338) (399:399:399))
        (PORT datad (598:598:598) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (574:574:574))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (658:658:658) (729:729:729))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (637:637:637))
        (PORT datab (496:496:496) (573:573:573))
        (PORT datac (789:789:789) (904:904:904))
        (PORT datad (528:528:528) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (234:234:234))
        (PORT datab (492:492:492) (558:558:558))
        (PORT datac (379:379:379) (467:467:467))
        (PORT datad (234:234:234) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (331:331:331))
        (PORT datab (127:127:127) (156:156:156))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (429:429:429) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (783:783:783) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (867:867:867))
        (PORT datab (471:471:471) (557:557:557))
        (PORT datac (533:533:533) (631:631:631))
        (PORT datad (575:575:575) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (592:592:592))
        (PORT datad (452:452:452) (533:533:533))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (906:906:906))
        (PORT datab (109:109:109) (134:134:134))
        (PORT datac (603:603:603) (696:696:696))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src3_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (746:746:746) (849:849:849))
        (PORT datad (476:476:476) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (271:271:271))
        (PORT datab (323:323:323) (393:393:393))
        (PORT datac (339:339:339) (397:397:397))
        (PORT datad (351:351:351) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (344:344:344))
        (PORT datac (291:291:291) (336:336:336))
        (PORT datad (184:184:184) (211:211:211))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (542:542:542))
        (PORT datab (153:153:153) (203:203:203))
        (PORT datad (174:174:174) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (456:456:456))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datac (371:371:371) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (204:204:204))
        (PORT datad (135:135:135) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (143:143:143))
        (PORT datab (309:309:309) (347:347:347))
        (PORT datac (297:297:297) (343:343:343))
        (PORT datad (181:181:181) (207:207:207))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (202:202:202))
        (PORT datac (375:375:375) (447:447:447))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (196:196:196))
        (PORT datac (374:374:374) (445:445:445))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (204:204:204))
        (PORT datac (372:372:372) (443:443:443))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (196:196:196))
        (PORT datac (367:367:367) (437:437:437))
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (460:460:460))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (641:641:641) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (462:462:462))
        (PORT datab (119:119:119) (142:142:142))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (767:767:767))
        (PORT datac (553:553:553) (659:659:659))
        (PORT datad (712:712:712) (824:824:824))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (385:385:385))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (135:135:135))
        (PORT datab (301:301:301) (335:335:335))
        (PORT datac (466:466:466) (544:544:544))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT asdata (467:467:467) (495:495:495))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (PORT datab (760:760:760) (852:852:852))
        (PORT datac (325:325:325) (370:370:370))
        (PORT datad (633:633:633) (742:742:742))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (907:907:907))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1277:1277:1277) (1238:1238:1238))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (880:880:880))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (877:877:877))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT asdata (361:361:361) (391:391:391))
        (PORT ena (1067:1067:1067) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[58\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (178:178:178))
        (PORT datab (572:572:572) (682:682:682))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (881:881:881) (1011:1011:1011))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (490:490:490))
        (PORT datad (147:147:147) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (234:234:234))
        (PORT datad (236:236:236) (282:282:282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (640:640:640))
        (PORT datab (512:512:512) (591:591:591))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (651:651:651))
        (PORT datac (156:156:156) (200:200:200))
        (PORT datad (163:163:163) (212:212:212))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (489:489:489))
        (PORT datab (384:384:384) (455:455:455))
        (PORT datac (176:176:176) (208:208:208))
        (PORT datad (154:154:154) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (567:567:567))
        (PORT datab (107:107:107) (130:130:130))
        (PORT datac (1836:1836:1836) (2129:2129:2129))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_rnw)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (618:618:618))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (638:638:638))
        (PORT datab (523:523:523) (614:614:614))
        (PORT datac (536:536:536) (634:634:634))
        (PORT datad (353:353:353) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (620:620:620))
        (PORT datab (341:341:341) (391:391:391))
        (PORT datac (538:538:538) (636:636:636))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT sclr (814:814:814) (772:772:772))
        (PORT ena (406:406:406) (426:426:426))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (170:170:170) (225:225:225))
        (PORT datac (430:430:430) (538:538:538))
        (PORT datad (497:497:497) (571:571:571))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (404:404:404))
        (PORT datab (165:165:165) (219:219:219))
        (PORT datac (423:423:423) (529:529:529))
        (PORT datad (355:355:355) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (822:822:822))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (927:927:927) (1059:1059:1059))
        (PORT datad (330:330:330) (381:381:381))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (414:414:414))
        (PORT datab (172:172:172) (228:228:228))
        (PORT datac (435:435:435) (543:543:543))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (642:642:642))
        (PORT datab (513:513:513) (594:594:594))
        (PORT datac (420:420:420) (525:525:525))
        (PORT datad (356:356:356) (422:422:422))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (562:562:562))
        (PORT datab (382:382:382) (453:453:453))
        (PORT datac (178:178:178) (209:209:209))
        (PORT datad (395:395:395) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (405:405:405))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (PORT ena (653:653:653) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (195:195:195))
        (PORT datad (151:151:151) (199:199:199))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (422:422:422))
        (PORT datab (238:238:238) (294:294:294))
        (PORT datad (341:341:341) (396:396:396))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (351:351:351) (418:418:418))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (308:308:308))
        (PORT datab (554:554:554) (654:654:654))
        (PORT datac (390:390:390) (477:477:477))
        (PORT datad (162:162:162) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (587:587:587))
        (PORT datab (378:378:378) (449:449:449))
        (PORT datac (103:103:103) (128:128:128))
        (PORT datad (414:414:414) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (699:699:699))
        (PORT datab (556:556:556) (656:656:656))
        (PORT datac (391:391:391) (478:478:478))
        (PORT datad (118:118:118) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (650:650:650))
        (PORT datab (572:572:572) (679:679:679))
        (PORT datac (139:139:139) (183:183:183))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (351:351:351) (416:416:416))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (451:451:451))
        (PORT datac (350:350:350) (417:417:417))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (573:573:573))
        (PORT datab (375:375:375) (452:452:452))
        (PORT datac (317:317:317) (365:365:365))
        (PORT datad (344:344:344) (405:405:405))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datab (227:227:227) (286:286:286))
        (PORT datac (128:128:128) (171:171:171))
        (PORT datad (144:144:144) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (477:477:477))
        (PORT datab (151:151:151) (197:197:197))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (196:196:196))
        (PORT datab (156:156:156) (207:207:207))
        (PORT datac (385:385:385) (455:455:455))
        (PORT datad (661:661:661) (772:772:772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datac (224:224:224) (275:275:275))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (572:572:572))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (344:344:344) (405:405:405))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (199:199:199))
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (138:138:138) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datab (110:110:110) (135:135:135))
        (PORT datac (584:584:584) (679:679:679))
        (PORT datad (344:344:344) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (480:480:480))
        (PORT datab (158:158:158) (209:209:209))
        (PORT datac (135:135:135) (176:176:176))
        (PORT datad (662:662:662) (772:772:772))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datad (173:173:173) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (275:275:275))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (157:157:157) (208:208:208))
        (PORT datac (386:386:386) (456:456:456))
        (PORT datad (662:662:662) (772:772:772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (652:652:652))
        (PORT datac (483:483:483) (567:567:567))
        (PORT datad (364:364:364) (436:436:436))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (816:816:816))
        (PORT datab (415:415:415) (505:505:505))
        (PORT datac (348:348:348) (407:407:407))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (233:233:233))
        (PORT datab (562:562:562) (664:664:664))
        (PORT datac (156:156:156) (200:200:200))
        (PORT datad (136:136:136) (178:178:178))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (185:185:185) (253:253:253))
        (PORT datac (238:238:238) (293:293:293))
        (PORT datad (348:348:348) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (131:131:131))
        (PORT datad (232:232:232) (285:285:285))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (428:428:428))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (483:483:483) (567:567:567))
        (PORT datad (687:687:687) (793:793:793))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (735:735:735))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (158:158:158) (184:184:184))
        (PORT datad (151:151:151) (199:199:199))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (144:144:144))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datad (152:152:152) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (818:818:818))
        (PORT datab (413:413:413) (501:501:501))
        (PORT datac (338:338:338) (394:394:394))
        (PORT datad (365:365:365) (438:438:438))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (416:416:416) (505:505:505))
        (PORT datac (106:106:106) (125:125:125))
        (PORT datad (626:626:626) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (183:183:183))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1242:1242:1242))
        (PORT asdata (642:642:642) (725:725:725))
        (PORT clrn (1265:1265:1265) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (521:521:521) (616:616:616))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|za_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (364:364:364))
        (PORT datab (150:150:150) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (199:199:199))
        (PORT datab (156:156:156) (205:205:205))
        (PORT datad (364:364:364) (435:435:435))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (PORT datab (453:453:453) (520:520:520))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (455:455:455))
        (PORT datac (378:378:378) (456:456:456))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (421:421:421) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (261:261:261))
        (PORT datac (458:458:458) (531:531:531))
        (PORT datad (180:180:180) (219:219:219))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (596:596:596))
        (PORT datac (364:364:364) (428:428:428))
        (PORT datad (202:202:202) (244:244:244))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (265:265:265))
        (PORT datac (458:458:458) (532:532:532))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (457:457:457))
        (PORT datab (156:156:156) (206:206:206))
        (PORT datac (381:381:381) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (469:469:469) (492:492:492))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (443:443:443))
        (PORT datac (451:451:451) (522:522:522))
        (PORT datad (466:466:466) (538:538:538))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (449:449:449))
        (PORT datab (541:541:541) (649:649:649))
        (PORT datad (372:372:372) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (477:477:477) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (450:450:450))
        (PORT datab (475:475:475) (547:547:547))
        (PORT datad (189:189:189) (232:232:232))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (652:652:652))
        (PORT datac (363:363:363) (440:440:440))
        (PORT datad (375:375:375) (446:446:446))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (547:547:547))
        (PORT datac (366:366:366) (444:444:444))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (650:650:650))
        (PORT datad (373:373:373) (444:444:444))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (406:406:406) (427:427:427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (656:656:656))
        (PORT datab (487:487:487) (569:569:569))
        (PORT datad (520:520:520) (607:607:607))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (553:553:553))
        (PORT datab (159:159:159) (210:210:210))
        (PORT datac (827:827:827) (952:952:952))
        (PORT datad (136:136:136) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1253:1253:1253))
        (PORT asdata (695:695:695) (788:788:788))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1549:1549:1549))
        (PORT datab (122:122:122) (148:148:148))
        (PORT datad (353:353:353) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1258:1258:1258))
        (PORT asdata (692:692:692) (760:760:760))
        (PORT clrn (1250:1250:1250) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (541:541:541))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (711:711:711) (821:821:821))
        (PORT datac (860:860:860) (973:973:973))
        (PORT datad (686:686:686) (772:772:772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (207:207:207))
        (PORT datab (276:276:276) (312:312:312))
        (PORT datad (405:405:405) (477:477:477))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (506:506:506) (559:559:559))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1273:1273:1273))
        (PORT datab (457:457:457) (566:566:566))
        (PORT datac (942:942:942) (1064:1064:1064))
        (PORT datad (378:378:378) (447:447:447))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (662:662:662) (745:745:745))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (898:898:898))
        (PORT datad (508:508:508) (586:586:586))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (602:602:602))
        (PORT datab (484:484:484) (556:556:556))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1566:1566:1566))
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT ena (3421:3421:3421) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3538:3538:3538))
        (PORT d[1] (1683:1683:1683) (1952:1952:1952))
        (PORT d[2] (2400:2400:2400) (2755:2755:2755))
        (PORT d[3] (2661:2661:2661) (3066:3066:3066))
        (PORT d[4] (1693:1693:1693) (1965:1965:1965))
        (PORT d[5] (5460:5460:5460) (6183:6183:6183))
        (PORT d[6] (2051:2051:2051) (2384:2384:2384))
        (PORT d[7] (2566:2566:2566) (2936:2936:2936))
        (PORT d[8] (2374:2374:2374) (2731:2731:2731))
        (PORT d[9] (2424:2424:2424) (2794:2794:2794))
        (PORT d[10] (3627:3627:3627) (4177:4177:4177))
        (PORT d[11] (1559:1559:1559) (1825:1825:1825))
        (PORT d[12] (2168:2168:2168) (2521:2521:2521))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (PORT ena (3418:3418:3418) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2270:2270:2270))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (PORT ena (3418:3418:3418) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1805:1805:1805))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
        (PORT ena (3418:3418:3418) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1342:1342:1342))
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT ena (3421:3421:3421) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1410:1410:1410))
        (PORT d[0] (3421:3421:3421) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1054:1054:1054))
        (PORT datab (856:856:856) (1007:1007:1007))
        (PORT datac (843:843:843) (993:993:993))
        (PORT datad (189:189:189) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1589:1589:1589))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3448:3448:3448) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3770:3770:3770))
        (PORT d[1] (1684:1684:1684) (1954:1954:1954))
        (PORT d[2] (2261:2261:2261) (2589:2589:2589))
        (PORT d[3] (2847:2847:2847) (3288:3288:3288))
        (PORT d[4] (1669:1669:1669) (1940:1940:1940))
        (PORT d[5] (5660:5660:5660) (6418:6418:6418))
        (PORT d[6] (1888:1888:1888) (2202:2202:2202))
        (PORT d[7] (2555:2555:2555) (2928:2928:2928))
        (PORT d[8] (2096:2096:2096) (2423:2423:2423))
        (PORT d[9] (2587:2587:2587) (2977:2977:2977))
        (PORT d[10] (3649:3649:3649) (4207:4207:4207))
        (PORT d[11] (1909:1909:1909) (2224:2224:2224))
        (PORT d[12] (2157:2157:2157) (2509:2509:2509))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3445:3445:3445) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3049:3049:3049))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3445:3445:3445) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1586:1586:1586))
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (PORT ena (3445:3445:3445) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1549:1549:1549))
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT ena (3448:3448:3448) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1425:1425:1425))
        (PORT d[0] (3448:3448:3448) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (937:937:937))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (1012:1012:1012))
        (PORT datac (1032:1032:1032) (1185:1185:1185))
        (PORT datad (842:842:842) (986:986:986))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (709:709:709))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (3415:3415:3415) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (4005:4005:4005))
        (PORT d[1] (1465:1465:1465) (1696:1696:1696))
        (PORT d[2] (2623:2623:2623) (3015:3015:3015))
        (PORT d[3] (3027:3027:3027) (3502:3502:3502))
        (PORT d[4] (1603:1603:1603) (1853:1853:1853))
        (PORT d[5] (886:886:886) (1019:1019:1019))
        (PORT d[6] (2555:2555:2555) (2964:2964:2964))
        (PORT d[7] (3836:3836:3836) (4427:4427:4427))
        (PORT d[8] (2096:2096:2096) (2397:2397:2397))
        (PORT d[9] (2584:2584:2584) (2978:2978:2978))
        (PORT d[10] (3173:3173:3173) (3630:3630:3630))
        (PORT d[11] (1432:1432:1432) (1681:1681:1681))
        (PORT d[12] (2381:2381:2381) (2763:2763:2763))
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (PORT ena (3412:3412:3412) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2274:2274:2274))
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (PORT ena (3412:3412:3412) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1301:1301:1301))
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (PORT ena (3412:3412:3412) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1664:1664:1664))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (3415:3415:3415) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT d[0] (3415:3415:3415) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (651:651:651) (745:745:745))
        (PORT clk (1479:1479:1479) (1459:1459:1459))
        (PORT ena (3616:3616:3616) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (519:519:519) (600:600:600))
        (PORT d[1] (1750:1750:1750) (2016:2016:2016))
        (PORT d[2] (875:875:875) (1006:1006:1006))
        (PORT d[3] (3189:3189:3189) (3679:3679:3679))
        (PORT d[4] (1913:1913:1913) (2234:2234:2234))
        (PORT d[5] (683:683:683) (787:787:787))
        (PORT d[6] (521:521:521) (608:608:608))
        (PORT d[7] (410:410:410) (480:480:480))
        (PORT d[8] (1915:1915:1915) (2200:2200:2200))
        (PORT d[9] (2933:2933:2933) (3377:3377:3377))
        (PORT d[10] (1651:1651:1651) (1883:1883:1883))
        (PORT d[11] (1767:1767:1767) (2061:2061:2061))
        (PORT d[12] (801:801:801) (911:911:911))
        (PORT clk (1477:1477:1477) (1457:1457:1457))
        (PORT ena (3613:3613:3613) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2440:2440:2440))
        (PORT clk (1477:1477:1477) (1457:1457:1457))
        (PORT ena (3613:3613:3613) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1309:1309:1309))
        (PORT clk (1477:1477:1477) (1457:1457:1457))
        (PORT ena (3613:3613:3613) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (428:428:428))
        (PORT clk (1479:1479:1479) (1459:1459:1459))
        (PORT ena (3616:3616:3616) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1459:1459:1459))
        (PORT d[0] (3616:3616:3616) (3260:3260:3260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (971:971:971))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (971:971:971))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (922:922:922))
        (PORT clk (1478:1478:1478) (1456:1456:1456))
        (PORT ena (3620:3620:3620) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (793:793:793))
        (PORT d[1] (807:807:807) (922:922:922))
        (PORT d[2] (710:710:710) (808:808:808))
        (PORT d[3] (3208:3208:3208) (3707:3707:3707))
        (PORT d[4] (1919:1919:1919) (2236:2236:2236))
        (PORT d[5] (700:700:700) (810:810:810))
        (PORT d[6] (2535:2535:2535) (2935:2935:2935))
        (PORT d[7] (551:551:551) (636:636:636))
        (PORT d[8] (1919:1919:1919) (2201:2201:2201))
        (PORT d[9] (2773:2773:2773) (3197:3197:3197))
        (PORT d[10] (3467:3467:3467) (3958:3958:3958))
        (PORT d[11] (1755:1755:1755) (2048:2048:2048))
        (PORT d[12] (812:812:812) (926:926:926))
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT ena (3617:3617:3617) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1171:1171:1171))
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT ena (3617:3617:3617) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1283:1283:1283))
        (PORT clk (1476:1476:1476) (1454:1454:1454))
        (PORT ena (3617:3617:3617) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (373:373:373) (422:422:422))
        (PORT clk (1478:1478:1478) (1456:1456:1456))
        (PORT ena (3620:3620:3620) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1456:1456:1456))
        (PORT d[0] (3620:3620:3620) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (998:998:998) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (968:968:968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1573:1573:1573))
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (PORT ena (3456:3456:3456) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3533:3533:3533))
        (PORT d[1] (1676:1676:1676) (1937:1937:1937))
        (PORT d[2] (2417:2417:2417) (2773:2773:2773))
        (PORT d[3] (2661:2661:2661) (3069:3069:3069))
        (PORT d[4] (1675:1675:1675) (1951:1951:1951))
        (PORT d[5] (5640:5640:5640) (6390:6390:6390))
        (PORT d[6] (2021:2021:2021) (2346:2346:2346))
        (PORT d[7] (2562:2562:2562) (2935:2935:2935))
        (PORT d[8] (2127:2127:2127) (2461:2461:2461))
        (PORT d[9] (2445:2445:2445) (2817:2817:2817))
        (PORT d[10] (3644:3644:3644) (4198:4198:4198))
        (PORT d[11] (1589:1589:1589) (1861:1861:1861))
        (PORT d[12] (2312:2312:2312) (2686:2686:2686))
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (PORT ena (3453:3453:3453) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2077:2077:2077))
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (PORT ena (3453:3453:3453) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1608:1608:1608))
        (PORT clk (1436:1436:1436) (1416:1416:1416))
        (PORT ena (3453:3453:3453) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1373:1373:1373))
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (PORT ena (3456:3456:3456) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (PORT d[0] (3456:3456:3456) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (542:542:542))
        (PORT datab (860:860:860) (1012:1012:1012))
        (PORT datac (1000:1000:1000) (1117:1117:1117))
        (PORT datad (842:842:842) (986:986:986))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (747:747:747))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datac (843:843:843) (993:993:993))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (715:715:715) (855:855:855))
        (PORT datac (91:91:91) (111:111:111))
        (PORT datad (404:404:404) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1214:1214:1214))
        (PORT ena (914:914:914) (994:994:994))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (985:985:985) (1148:1148:1148))
        (PORT datac (776:776:776) (901:901:901))
        (PORT datad (451:451:451) (526:526:526))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1826:1826:1826))
        (PORT datab (823:823:823) (940:940:940))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (406:406:406) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (697:697:697))
        (PORT datab (789:789:789) (906:906:906))
        (PORT datac (579:579:579) (651:651:651))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (253:253:253))
        (PORT datab (628:628:628) (728:728:728))
        (PORT datac (1336:1336:1336) (1501:1501:1501))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (432:432:432) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (868:868:868))
        (PORT datab (781:781:781) (911:911:911))
        (PORT datac (647:647:647) (749:749:749))
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (661:661:661))
        (PORT datab (469:469:469) (548:548:548))
        (PORT datad (500:500:500) (578:578:578))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1112:1112:1112) (1263:1263:1263))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT sload (413:413:413) (457:457:457))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (857:857:857) (1000:1000:1000))
        (PORT datad (636:636:636) (745:745:745))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (677:677:677))
        (PORT clk (1476:1476:1476) (1457:1457:1457))
        (PORT ena (1601:1601:1601) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2770:2770:2770))
        (PORT d[1] (1626:1626:1626) (1890:1890:1890))
        (PORT d[2] (1424:1424:1424) (1606:1606:1606))
        (PORT d[3] (1992:1992:1992) (2290:2290:2290))
        (PORT d[4] (1462:1462:1462) (1706:1706:1706))
        (PORT d[5] (2403:2403:2403) (2732:2732:2732))
        (PORT d[6] (1928:1928:1928) (2231:2231:2231))
        (PORT d[7] (2249:2249:2249) (2548:2548:2548))
        (PORT d[8] (1684:1684:1684) (1943:1943:1943))
        (PORT d[9] (900:900:900) (1016:1016:1016))
        (PORT d[10] (2437:2437:2437) (2745:2745:2745))
        (PORT d[11] (1284:1284:1284) (1499:1499:1499))
        (PORT d[12] (2590:2590:2590) (2993:2993:2993))
        (PORT clk (1474:1474:1474) (1455:1455:1455))
        (PORT ena (1598:1598:1598) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (876:876:876))
        (PORT clk (1474:1474:1474) (1455:1455:1455))
        (PORT ena (1598:1598:1598) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1774:1774:1774))
        (PORT clk (1474:1474:1474) (1455:1455:1455))
        (PORT ena (1598:1598:1598) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2681:2681:2681))
        (PORT clk (1476:1476:1476) (1457:1457:1457))
        (PORT ena (1601:1601:1601) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1457:1457:1457))
        (PORT d[0] (1601:1601:1601) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (996:996:996) (968:968:968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (969:969:969))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (969:969:969))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1312:1312:1312))
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT ena (1572:1572:1572) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2764:2764:2764))
        (PORT d[1] (3220:3220:3220) (3737:3737:3737))
        (PORT d[2] (1257:1257:1257) (1416:1416:1416))
        (PORT d[3] (1976:1976:1976) (2273:2273:2273))
        (PORT d[4] (1465:1465:1465) (1707:1707:1707))
        (PORT d[5] (2202:2202:2202) (2497:2497:2497))
        (PORT d[6] (1774:1774:1774) (2059:2059:2059))
        (PORT d[7] (2233:2233:2233) (2525:2525:2525))
        (PORT d[8] (2423:2423:2423) (2777:2777:2777))
        (PORT d[9] (917:917:917) (1034:1034:1034))
        (PORT d[10] (2190:2190:2190) (2474:2474:2474))
        (PORT d[11] (1096:1096:1096) (1280:1280:1280))
        (PORT d[12] (2423:2423:2423) (2801:2801:2801))
        (PORT clk (1464:1464:1464) (1440:1440:1440))
        (PORT ena (1569:1569:1569) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1094:1094:1094))
        (PORT clk (1464:1464:1464) (1440:1440:1440))
        (PORT ena (1569:1569:1569) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1640:1640:1640))
        (PORT clk (1464:1464:1464) (1440:1440:1440))
        (PORT ena (1569:1569:1569) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2529:2529:2529))
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT ena (1572:1572:1572) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1442:1442:1442))
        (PORT d[0] (1572:1572:1572) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (939:939:939))
        (PORT clk (1453:1453:1453) (1430:1430:1430))
        (PORT ena (2175:2175:2175) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2399:2399:2399))
        (PORT d[1] (3045:3045:3045) (3541:3541:3541))
        (PORT d[2] (2655:2655:2655) (3040:3040:3040))
        (PORT d[3] (2448:2448:2448) (2791:2791:2791))
        (PORT d[4] (1682:1682:1682) (1960:1960:1960))
        (PORT d[5] (2020:2020:2020) (2289:2289:2289))
        (PORT d[6] (1599:1599:1599) (1857:1857:1857))
        (PORT d[7] (1886:1886:1886) (2129:2129:2129))
        (PORT d[8] (2253:2253:2253) (2587:2587:2587))
        (PORT d[9] (1659:1659:1659) (1899:1899:1899))
        (PORT d[10] (1097:1097:1097) (1243:1243:1243))
        (PORT d[11] (1823:1823:1823) (2107:2107:2107))
        (PORT d[12] (2261:2261:2261) (2614:2614:2614))
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (PORT ena (2172:2172:2172) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1448:1448:1448))
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (PORT ena (2172:2172:2172) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1788:1788:1788))
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (PORT ena (2172:2172:2172) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2331:2331:2331))
        (PORT clk (1453:1453:1453) (1430:1430:1430))
        (PORT ena (2175:2175:2175) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1430:1430:1430))
        (PORT d[0] (2175:2175:2175) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1950:1950:1950))
        (PORT clk (1395:1395:1395) (1374:1374:1374))
        (PORT ena (2964:2964:2964) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2993:2993:2993))
        (PORT d[1] (1919:1919:1919) (2238:2238:2238))
        (PORT d[2] (2427:2427:2427) (2796:2796:2796))
        (PORT d[3] (1975:1975:1975) (2263:2263:2263))
        (PORT d[4] (1883:1883:1883) (2193:2193:2193))
        (PORT d[5] (2777:2777:2777) (3088:3088:3088))
        (PORT d[6] (2027:2027:2027) (2351:2351:2351))
        (PORT d[7] (2935:2935:2935) (3369:3369:3369))
        (PORT d[8] (1753:1753:1753) (1996:1996:1996))
        (PORT d[9] (2441:2441:2441) (2819:2819:2819))
        (PORT d[10] (2165:2165:2165) (2465:2465:2465))
        (PORT d[11] (1212:1212:1212) (1415:1415:1415))
        (PORT d[12] (1357:1357:1357) (1589:1589:1589))
        (PORT clk (1393:1393:1393) (1372:1372:1372))
        (PORT ena (2961:2961:2961) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2692:2692:2692))
        (PORT clk (1393:1393:1393) (1372:1372:1372))
        (PORT ena (2961:2961:2961) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2575:2575:2575))
        (PORT clk (1393:1393:1393) (1372:1372:1372))
        (PORT ena (2961:2961:2961) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3078:3078:3078))
        (PORT clk (1395:1395:1395) (1374:1374:1374))
        (PORT ena (2964:2964:2964) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1374:1374:1374))
        (PORT d[0] (2964:2964:2964) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1354:1354:1354))
        (PORT datab (976:976:976) (1166:1166:1166))
        (PORT datac (585:585:585) (660:660:660))
        (PORT datad (1174:1174:1174) (1348:1348:1348))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (761:761:761))
        (PORT datab (978:978:978) (1168:1168:1168))
        (PORT datac (769:769:769) (863:863:863))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1899:1899:1899))
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT ena (3846:3846:3846) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (3137:3137:3137))
        (PORT d[1] (2615:2615:2615) (3040:3040:3040))
        (PORT d[2] (2652:2652:2652) (3033:3033:3033))
        (PORT d[3] (1811:1811:1811) (2071:2071:2071))
        (PORT d[4] (2368:2368:2368) (2736:2736:2736))
        (PORT d[5] (2323:2323:2323) (2603:2603:2603))
        (PORT d[6] (2806:2806:2806) (3261:3261:3261))
        (PORT d[7] (2941:2941:2941) (3376:3376:3376))
        (PORT d[8] (1442:1442:1442) (1651:1651:1651))
        (PORT d[9] (1875:1875:1875) (2153:2153:2153))
        (PORT d[10] (2581:2581:2581) (2933:2933:2933))
        (PORT d[11] (1822:1822:1822) (2098:2098:2098))
        (PORT d[12] (1096:1096:1096) (1276:1276:1276))
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (PORT ena (3843:3843:3843) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2232:2232:2232))
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (PORT ena (3843:3843:3843) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2976:2976:2976))
        (PORT clk (1416:1416:1416) (1396:1396:1396))
        (PORT ena (3843:3843:3843) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3159:3159:3159))
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT ena (3846:3846:3846) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1398:1398:1398))
        (PORT d[0] (3846:3846:3846) (3452:3452:3452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1363:1363:1363))
        (PORT datab (974:974:974) (1163:1163:1163))
        (PORT datac (774:774:774) (868:868:868))
        (PORT datad (505:505:505) (575:575:575))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1510:1510:1510))
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2176:2176:2176))
        (PORT d[1] (2857:2857:2857) (3329:3329:3329))
        (PORT d[2] (2328:2328:2328) (2672:2672:2672))
        (PORT d[3] (2080:2080:2080) (2356:2356:2356))
        (PORT d[4] (1503:1503:1503) (1754:1754:1754))
        (PORT d[5] (1845:1845:1845) (2090:2090:2090))
        (PORT d[6] (2818:2818:2818) (3271:3271:3271))
        (PORT d[7] (1723:1723:1723) (1949:1949:1949))
        (PORT d[8] (2076:2076:2076) (2390:2390:2390))
        (PORT d[9] (1815:1815:1815) (2059:2059:2059))
        (PORT d[10] (1678:1678:1678) (1895:1895:1895))
        (PORT d[11] (1669:1669:1669) (1938:1938:1938))
        (PORT d[12] (2081:2081:2081) (2414:2414:2414))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (1750:1750:1750) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2651:2651:2651))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (1750:1750:1750) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2919:2919:2919))
        (PORT clk (1428:1428:1428) (1407:1407:1407))
        (PORT ena (1750:1750:1750) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2108:2108:2108))
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT ena (1753:1753:1753) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1409:1409:1409))
        (PORT d[0] (1753:1753:1753) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1357:1357:1357))
        (PORT datab (976:976:976) (1165:1165:1165))
        (PORT datac (651:651:651) (731:731:731))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (1098:1098:1098) (1256:1256:1256))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1194:1194:1194))
        (PORT datab (1284:1284:1284) (1515:1515:1515))
        (PORT datac (526:526:526) (597:597:597))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1377:1377:1377))
        (PORT datac (1050:1050:1050) (1185:1185:1185))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[28\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datac (316:316:316) (364:364:364))
        (PORT datad (712:712:712) (806:806:806))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (896:896:896) (968:968:968))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (854:854:854))
        (PORT datab (367:367:367) (431:431:431))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1011:1011:1011) (1118:1118:1118))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT sload (642:642:642) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (601:601:601))
        (PORT datab (130:130:130) (160:160:160))
        (PORT datac (417:417:417) (464:464:464))
        (PORT datad (224:224:224) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (377:377:377) (465:465:465))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (783:783:783) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (865:865:865))
        (PORT datab (609:609:609) (699:699:699))
        (PORT datac (603:603:603) (670:670:670))
        (PORT datad (315:315:315) (351:351:351))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT ena (697:697:697) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (718:718:718))
        (PORT datac (349:349:349) (419:419:419))
        (PORT datad (527:527:527) (622:622:622))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1134:1134:1134))
        (PORT datab (971:971:971) (1115:1115:1115))
        (PORT datac (1238:1238:1238) (1443:1443:1443))
        (PORT datad (1051:1051:1051) (1215:1215:1215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (437:437:437))
        (PORT datac (299:299:299) (351:351:351))
        (PORT datad (314:314:314) (375:375:375))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (575:575:575))
        (PORT datab (494:494:494) (589:589:589))
        (PORT datac (715:715:715) (818:818:818))
        (PORT datad (762:762:762) (881:881:881))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (396:396:396))
        (PORT datab (210:210:210) (251:251:251))
        (PORT datac (90:90:90) (109:109:109))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (351:351:351))
        (PORT datab (748:748:748) (851:851:851))
        (PORT datac (108:108:108) (129:129:129))
        (PORT datad (777:777:777) (902:902:902))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (550:550:550))
        (PORT datac (109:109:109) (130:130:130))
        (PORT datad (648:648:648) (767:767:767))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (430:430:430))
        (PORT datab (478:478:478) (546:546:546))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT asdata (445:445:445) (474:474:474))
        (PORT clrn (1245:1245:1245) (1209:1209:1209))
        (PORT ena (489:489:489) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (828:828:828))
        (PORT datad (391:391:391) (478:478:478))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (720:720:720))
        (PORT datab (208:208:208) (252:252:252))
        (PORT datad (228:228:228) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT sclr (800:800:800) (765:765:765))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (360:360:360))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (794:794:794) (882:882:882))
        (PORT ena (735:735:735) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (386:386:386))
        (PORT datab (390:390:390) (473:473:473))
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (422:422:422))
        (PORT datac (266:266:266) (297:297:297))
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (192:192:192))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datac (125:125:125) (166:166:166))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT asdata (286:286:286) (305:305:305))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (196:196:196))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (303:303:303))
        (PORT datab (553:553:553) (649:649:649))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (605:605:605))
        (PORT datab (399:399:399) (478:478:478))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (872:872:872))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (826:826:826) (958:958:958))
        (PORT datad (363:363:363) (410:410:410))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (244:244:244))
        (PORT datab (529:529:529) (618:618:618))
        (PORT datad (540:540:540) (635:635:635))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (627:627:627))
        (PORT datab (1585:1585:1585) (1856:1856:1856))
        (PORT datac (120:120:120) (158:158:158))
        (PORT datad (723:723:723) (810:810:810))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1336:1336:1336))
        (PORT datab (494:494:494) (561:561:561))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (815:815:815))
        (PORT datac (481:481:481) (567:567:567))
        (PORT datad (404:404:404) (454:454:454))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (604:604:604))
        (PORT datab (302:302:302) (351:351:351))
        (PORT datac (737:737:737) (840:840:840))
        (PORT datad (170:170:170) (198:198:198))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (1129:1129:1129))
        (PORT datac (132:132:132) (176:176:176))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (523:523:523))
        (PORT datab (229:229:229) (293:293:293))
        (PORT datac (128:128:128) (172:172:172))
        (PORT datad (308:308:308) (370:370:370))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (619:619:619))
        (PORT datab (344:344:344) (401:401:401))
        (PORT datad (446:446:446) (511:511:511))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (605:605:605))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (522:522:522))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (325:325:325) (393:393:393))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (383:383:383))
        (PORT datab (439:439:439) (501:501:501))
        (PORT datad (514:514:514) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (625:625:625))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (652:652:652))
        (PORT datab (140:140:140) (187:187:187))
        (PORT datac (476:476:476) (562:562:562))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (535:535:535))
        (PORT datad (384:384:384) (449:449:449))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (453:453:453))
        (PORT datad (103:103:103) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (163:163:163))
        (PORT datab (146:146:146) (189:189:189))
        (PORT datac (232:232:232) (289:289:289))
        (PORT datad (136:136:136) (159:159:159))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (188:188:188))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (843:843:843))
        (PORT sload (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (683:683:683) (776:776:776))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (601:601:601))
        (PORT datab (371:371:371) (427:427:427))
        (PORT datad (506:506:506) (581:581:581))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (430:430:430))
        (PORT datad (961:961:961) (1106:1106:1106))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1646:1646:1646))
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT ena (3158:3158:3158) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (3043:3043:3043))
        (PORT d[1] (2814:2814:2814) (3263:3263:3263))
        (PORT d[2] (3643:3643:3643) (4196:4196:4196))
        (PORT d[3] (2732:2732:2732) (3136:3136:3136))
        (PORT d[4] (1539:1539:1539) (1808:1808:1808))
        (PORT d[5] (5463:5463:5463) (6170:6170:6170))
        (PORT d[6] (2983:2983:2983) (3451:3451:3451))
        (PORT d[7] (3619:3619:3619) (4173:4173:4173))
        (PORT d[8] (1568:1568:1568) (1786:1786:1786))
        (PORT d[9] (2311:2311:2311) (2660:2660:2660))
        (PORT d[10] (2895:2895:2895) (3309:3309:3309))
        (PORT d[11] (967:967:967) (1132:1132:1132))
        (PORT d[12] (1296:1296:1296) (1508:1508:1508))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3155:3155:3155) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1831:1831:1831))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3155:3155:3155) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2305:2305:2305))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3155:3155:3155) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2779:2779:2779))
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT ena (3158:3158:3158) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT d[0] (3158:3158:3158) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (819:819:819))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (457:457:457))
        (PORT datad (531:531:531) (617:617:617))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (842:842:842))
        (PORT datad (338:338:338) (409:409:409))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (974:974:974))
        (PORT d[1] (495:495:495) (566:566:566))
        (PORT d[2] (522:522:522) (601:601:601))
        (PORT d[3] (507:507:507) (581:581:581))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3198:3198:3198) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (760:760:760))
        (PORT d[1] (692:692:692) (799:799:799))
        (PORT d[2] (2277:2277:2277) (2594:2594:2594))
        (PORT d[3] (816:816:816) (932:932:932))
        (PORT d[4] (1454:1454:1454) (1700:1700:1700))
        (PORT d[5] (520:520:520) (601:601:601))
        (PORT d[6] (867:867:867) (1003:1003:1003))
        (PORT d[7] (419:419:419) (494:494:494))
        (PORT d[8] (3209:3209:3209) (3701:3701:3701))
        (PORT d[9] (1748:1748:1748) (2000:2000:2000))
        (PORT d[10] (1473:1473:1473) (1681:1681:1681))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3195:3195:3195) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (843:843:843) (905:905:905))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3195:3195:3195) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1496:1496:1496))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3195:3195:3195) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (602:602:602) (699:699:699))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3198:3198:3198) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT d[0] (3198:3198:3198) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1278:1278:1278))
        (PORT datab (816:816:816) (983:983:983))
        (PORT datac (1087:1087:1087) (1234:1234:1234))
        (PORT datad (1264:1264:1264) (1411:1411:1411))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1809:1809:1809))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT ena (3353:3353:3353) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3145:3145:3145))
        (PORT d[1] (2437:2437:2437) (2815:2815:2815))
        (PORT d[2] (2599:2599:2599) (2978:2978:2978))
        (PORT d[3] (2309:2309:2309) (2643:2643:2643))
        (PORT d[4] (2229:2229:2229) (2588:2588:2588))
        (PORT d[5] (3189:3189:3189) (3570:3570:3570))
        (PORT d[6] (1852:1852:1852) (2153:2153:2153))
        (PORT d[7] (2615:2615:2615) (3012:3012:3012))
        (PORT d[8] (2120:2120:2120) (2415:2415:2415))
        (PORT d[9] (2809:2809:2809) (3235:3235:3235))
        (PORT d[10] (2528:2528:2528) (2871:2871:2871))
        (PORT d[11] (1252:1252:1252) (1454:1454:1454))
        (PORT d[12] (1680:1680:1680) (1946:1946:1946))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT ena (3350:3350:3350) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2429:2429:2429))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT ena (3350:3350:3350) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3160:3160:3160))
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (PORT ena (3350:3350:3350) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2817:2817:2817))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT ena (3353:3353:3353) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT d[0] (3353:3353:3353) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1281:1281:1281))
        (PORT datab (836:836:836) (967:967:967))
        (PORT datad (795:795:795) (953:953:953))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2011:2011:2011))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (3150:3150:3150) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2961:2961:2961))
        (PORT d[1] (2266:2266:2266) (2622:2622:2622))
        (PORT d[2] (2744:2744:2744) (3151:3151:3151))
        (PORT d[3] (2147:2147:2147) (2463:2463:2463))
        (PORT d[4] (1912:1912:1912) (2229:2229:2229))
        (PORT d[5] (3007:3007:3007) (3359:3359:3359))
        (PORT d[6] (1976:1976:1976) (2289:2289:2289))
        (PORT d[7] (2572:2572:2572) (2959:2959:2959))
        (PORT d[8] (1959:1959:1959) (2236:2236:2236))
        (PORT d[9] (2640:2640:2640) (3043:3043:3043))
        (PORT d[10] (2342:2342:2342) (2660:2660:2660))
        (PORT d[11] (1319:1319:1319) (1527:1527:1527))
        (PORT d[12] (1527:1527:1527) (1775:1775:1775))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3147:3147:3147) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2003:2003:2003))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3147:3147:3147) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2943:2943:2943))
        (PORT clk (1426:1426:1426) (1404:1404:1404))
        (PORT ena (3147:3147:3147) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2504:2504:2504))
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT ena (3150:3150:3150) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1406:1406:1406))
        (PORT d[0] (3150:3150:3150) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1429:1429:1429) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1829:1829:1829))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3196:3196:3196) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (3129:3129:3129))
        (PORT d[1] (2285:2285:2285) (2659:2659:2659))
        (PORT d[2] (2454:2454:2454) (2827:2827:2827))
        (PORT d[3] (2314:2314:2314) (2652:2652:2652))
        (PORT d[4] (2070:2070:2070) (2409:2409:2409))
        (PORT d[5] (3165:3165:3165) (3536:3536:3536))
        (PORT d[6] (1833:1833:1833) (2129:2129:2129))
        (PORT d[7] (2608:2608:2608) (3004:3004:3004))
        (PORT d[8] (2139:2139:2139) (2439:2439:2439))
        (PORT d[9] (2796:2796:2796) (3217:3217:3217))
        (PORT d[10] (2514:2514:2514) (2853:2853:2853))
        (PORT d[11] (1160:1160:1160) (1357:1357:1357))
        (PORT d[12] (1707:1707:1707) (1985:1985:1985))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3193:3193:3193) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3418:3418:3418))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3193:3193:3193) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2963:2963:2963))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3193:3193:3193) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2830:2830:2830))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3196:3196:3196) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT d[0] (3196:3196:3196) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1284:1284:1284))
        (PORT datab (813:813:813) (979:979:979))
        (PORT datac (947:947:947) (1074:1074:1074))
        (PORT datad (770:770:770) (905:905:905))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1148:1148:1148))
        (PORT clk (1484:1484:1484) (1462:1462:1462))
        (PORT ena (4276:4276:4276) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (4294:4294:4294))
        (PORT d[1] (1690:1690:1690) (1977:1977:1977))
        (PORT d[2] (4281:4281:4281) (4920:4920:4920))
        (PORT d[3] (2608:2608:2608) (3004:3004:3004))
        (PORT d[4] (1508:1508:1508) (1763:1763:1763))
        (PORT d[5] (2959:2959:2959) (3365:3365:3365))
        (PORT d[6] (3164:3164:3164) (3662:3662:3662))
        (PORT d[7] (2743:2743:2743) (3103:3103:3103))
        (PORT d[8] (1617:1617:1617) (1854:1854:1854))
        (PORT d[9] (1902:1902:1902) (2189:2189:2189))
        (PORT d[10] (3899:3899:3899) (4451:4451:4451))
        (PORT d[11] (1929:1929:1929) (2233:2233:2233))
        (PORT d[12] (1926:1926:1926) (2241:2241:2241))
        (PORT clk (1482:1482:1482) (1460:1460:1460))
        (PORT ena (4273:4273:4273) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1276:1276:1276))
        (PORT clk (1482:1482:1482) (1460:1460:1460))
        (PORT ena (4273:4273:4273) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3745:3745:3745))
        (PORT clk (1482:1482:1482) (1460:1460:1460))
        (PORT ena (4273:4273:4273) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2969:2969:2969))
        (PORT clk (1484:1484:1484) (1462:1462:1462))
        (PORT ena (4276:4276:4276) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1462:1462:1462))
        (PORT d[0] (4276:4276:4276) (3828:3828:3828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (973:973:973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1005:1005:1005) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1005:1005:1005) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1005:1005:1005) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1661:1661:1661))
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT ena (4035:4035:4035) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3326:3326:3326))
        (PORT d[1] (2788:2788:2788) (3236:3236:3236))
        (PORT d[2] (2848:2848:2848) (3255:3255:3255))
        (PORT d[3] (1952:1952:1952) (2234:2234:2234))
        (PORT d[4] (2530:2530:2530) (2922:2922:2922))
        (PORT d[5] (2503:2503:2503) (2807:2807:2807))
        (PORT d[6] (2813:2813:2813) (3265:3265:3265))
        (PORT d[7] (2367:2367:2367) (2715:2715:2715))
        (PORT d[8] (1439:1439:1439) (1647:1647:1647))
        (PORT d[9] (1879:1879:1879) (2166:2166:2166))
        (PORT d[10] (2784:2784:2784) (3171:3171:3171))
        (PORT d[11] (1131:1131:1131) (1327:1327:1327))
        (PORT d[12] (1115:1115:1115) (1301:1301:1301))
        (PORT clk (1432:1432:1432) (1409:1409:1409))
        (PORT ena (4032:4032:4032) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3200:3200:3200))
        (PORT clk (1432:1432:1432) (1409:1409:1409))
        (PORT ena (4032:4032:4032) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (3133:3133:3133))
        (PORT clk (1432:1432:1432) (1409:1409:1409))
        (PORT ena (4032:4032:4032) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1897:1897:1897))
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT ena (4035:4035:4035) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1411:1411:1411))
        (PORT d[0] (4035:4035:4035) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (818:818:818) (985:985:985))
        (PORT datac (1249:1249:1249) (1416:1416:1416))
        (PORT datad (564:564:564) (644:644:644))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1284:1284:1284))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1361:1361:1361) (1373:1373:1373))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (PORT ena (761:761:761) (809:809:809))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (985:985:985) (1149:1149:1149))
        (PORT datac (777:777:777) (902:902:902))
        (PORT datad (302:302:302) (360:360:360))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1050:1050:1050))
        (PORT datab (420:420:420) (514:514:514))
        (PORT datac (1588:1588:1588) (1870:1870:1870))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (315:315:315))
        (PORT datab (1324:1324:1324) (1510:1510:1510))
        (PORT datac (1045:1045:1045) (1181:1181:1181))
        (PORT datad (321:321:321) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (629:629:629) (735:735:735))
        (PORT datac (1334:1334:1334) (1499:1499:1499))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (432:432:432) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (926:926:926))
        (PORT datab (148:148:148) (193:193:193))
        (PORT datac (513:513:513) (590:590:590))
        (PORT datad (589:589:589) (674:674:674))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (899:899:899))
        (PORT datab (602:602:602) (693:693:693))
        (PORT datac (1077:1077:1077) (1229:1229:1229))
        (PORT datad (422:422:422) (480:480:480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (963:963:963))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1594:1594:1594))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (PORT ena (3689:3689:3689) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3552:3552:3552))
        (PORT d[1] (2689:2689:2689) (3132:3132:3132))
        (PORT d[2] (3593:3593:3593) (4140:4140:4140))
        (PORT d[3] (2655:2655:2655) (3060:3060:3060))
        (PORT d[4] (1896:1896:1896) (2211:2211:2211))
        (PORT d[5] (5053:5053:5053) (5725:5725:5725))
        (PORT d[6] (2766:2766:2766) (3204:3204:3204))
        (PORT d[7] (3747:3747:3747) (4319:4319:4319))
        (PORT d[8] (1811:1811:1811) (2079:2079:2079))
        (PORT d[9] (2282:2282:2282) (2622:2622:2622))
        (PORT d[10] (3333:3333:3333) (3810:3810:3810))
        (PORT d[11] (1555:1555:1555) (1806:1806:1806))
        (PORT d[12] (2068:2068:2068) (2393:2393:2393))
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (PORT ena (3686:3686:3686) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1691:1691:1691))
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (PORT ena (3686:3686:3686) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3171:3171:3171))
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (PORT ena (3686:3686:3686) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1540:1540:1540))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (PORT ena (3689:3689:3689) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
        (PORT d[0] (3689:3689:3689) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (929:929:929))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1386:1386:1386))
        (PORT datab (862:862:862) (993:993:993))
        (PORT datad (1416:1416:1416) (1662:1662:1662))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1413:1413:1413))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3669:3669:3669) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (4072:4072:4072))
        (PORT d[1] (2855:2855:2855) (3320:3320:3320))
        (PORT d[2] (3776:3776:3776) (4347:4347:4347))
        (PORT d[3] (2661:2661:2661) (3072:3072:3072))
        (PORT d[4] (1525:1525:1525) (1784:1784:1784))
        (PORT d[5] (5037:5037:5037) (5702:5702:5702))
        (PORT d[6] (2815:2815:2815) (3274:3274:3274))
        (PORT d[7] (3452:3452:3452) (3995:3995:3995))
        (PORT d[8] (1781:1781:1781) (2045:2045:2045))
        (PORT d[9] (2462:2462:2462) (2827:2827:2827))
        (PORT d[10] (3355:3355:3355) (3835:3835:3835))
        (PORT d[11] (1380:1380:1380) (1609:1609:1609))
        (PORT d[12] (2255:2255:2255) (2609:2609:2609))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (3666:3666:3666) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2456:2456:2456))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (3666:3666:3666) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3353:3353:3353))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (3666:3666:3666) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1502:1502:1502))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3669:3669:3669) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT d[0] (3669:3669:3669) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1377:1377:1377))
        (PORT datab (1439:1439:1439) (1695:1695:1695))
        (PORT datac (691:691:691) (782:782:782))
        (PORT datad (781:781:781) (882:882:882))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1432:1432:1432))
        (PORT clk (1430:1430:1430) (1410:1410:1410))
        (PORT ena (3481:3481:3481) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3552:3552:3552))
        (PORT d[1] (2680:2680:2680) (3122:3122:3122))
        (PORT d[2] (3255:3255:3255) (3760:3760:3760))
        (PORT d[3] (2491:2491:2491) (2878:2878:2878))
        (PORT d[4] (1869:1869:1869) (2177:2177:2177))
        (PORT d[5] (5055:5055:5055) (5725:5725:5725))
        (PORT d[6] (2622:2622:2622) (3046:3046:3046))
        (PORT d[7] (3768:3768:3768) (4344:4344:4344))
        (PORT d[8] (1810:1810:1810) (2078:2078:2078))
        (PORT d[9] (2281:2281:2281) (2621:2621:2621))
        (PORT d[10] (3158:3158:3158) (3608:3608:3608))
        (PORT d[11] (1587:1587:1587) (1852:1852:1852))
        (PORT d[12] (2050:2050:2050) (2371:2371:2371))
        (PORT clk (1428:1428:1428) (1408:1408:1408))
        (PORT ena (3478:3478:3478) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2034:2034:2034))
        (PORT clk (1428:1428:1428) (1408:1408:1408))
        (PORT ena (3478:3478:3478) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (3156:3156:3156))
        (PORT clk (1428:1428:1428) (1408:1408:1408))
        (PORT ena (3478:3478:3478) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1523:1523:1523))
        (PORT clk (1430:1430:1430) (1410:1410:1410))
        (PORT ena (3481:3481:3481) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1410:1410:1410))
        (PORT d[0] (3481:3481:3481) (3132:3132:3132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1868:1868:1868))
        (PORT clk (1406:1406:1406) (1387:1387:1387))
        (PORT ena (3392:3392:3392) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3335:3335:3335))
        (PORT d[1] (2269:2269:2269) (2645:2645:2645))
        (PORT d[2] (3033:3033:3033) (3498:3498:3498))
        (PORT d[3] (2399:2399:2399) (2765:2765:2765))
        (PORT d[4] (1904:1904:1904) (2214:2214:2214))
        (PORT d[5] (5095:5095:5095) (5753:5753:5753))
        (PORT d[6] (2447:2447:2447) (2842:2842:2842))
        (PORT d[7] (3239:3239:3239) (3739:3739:3739))
        (PORT d[8] (1580:1580:1580) (1804:1804:1804))
        (PORT d[9] (2322:2322:2322) (2673:2673:2673))
        (PORT d[10] (3054:3054:3054) (3488:3488:3488))
        (PORT d[11] (989:989:989) (1156:1156:1156))
        (PORT d[12] (1679:1679:1679) (1949:1949:1949))
        (PORT clk (1404:1404:1404) (1385:1385:1385))
        (PORT ena (3389:3389:3389) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1875:1875:1875))
        (PORT clk (1404:1404:1404) (1385:1385:1385))
        (PORT ena (3389:3389:3389) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2557:2557:2557))
        (PORT clk (1404:1404:1404) (1385:1385:1385))
        (PORT ena (3389:3389:3389) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1994:1994:1994))
        (PORT clk (1406:1406:1406) (1387:1387:1387))
        (PORT ena (3392:3392:3392) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1387:1387:1387))
        (PORT d[0] (3392:3392:3392) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (876:876:876))
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (PORT ena (4090:4090:4090) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (4101:4101:4101))
        (PORT d[1] (1899:1899:1899) (2214:2214:2214))
        (PORT d[2] (4111:4111:4111) (4730:4730:4730))
        (PORT d[3] (2449:2449:2449) (2827:2827:2827))
        (PORT d[4] (1510:1510:1510) (1766:1766:1766))
        (PORT d[5] (5023:5023:5023) (5685:5685:5685))
        (PORT d[6] (3143:3143:3143) (3639:3639:3639))
        (PORT d[7] (3635:3635:3635) (4200:4200:4200))
        (PORT d[8] (1703:1703:1703) (1957:1957:1957))
        (PORT d[9] (2067:2067:2067) (2372:2372:2372))
        (PORT d[10] (3714:3714:3714) (4243:4243:4243))
        (PORT d[11] (1770:1770:1770) (2062:2062:2062))
        (PORT d[12] (1893:1893:1893) (2198:2198:2198))
        (PORT clk (1475:1475:1475) (1456:1456:1456))
        (PORT ena (4087:4087:4087) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3146:3146:3146))
        (PORT clk (1475:1475:1475) (1456:1456:1456))
        (PORT ena (4087:4087:4087) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3710:3710:3710))
        (PORT clk (1475:1475:1475) (1456:1456:1456))
        (PORT ena (4087:4087:4087) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1443:1443:1443))
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (PORT ena (4090:4090:4090) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1458:1458:1458))
        (PORT d[0] (4090:4090:4090) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (997:997:997) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (998:998:998) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (998:998:998) (970:970:970))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (998:998:998) (970:970:970))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1388:1388:1388))
        (PORT datab (1434:1434:1434) (1688:1688:1688))
        (PORT datac (954:954:954) (1110:1110:1110))
        (PORT datad (357:357:357) (410:410:410))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1405:1405:1405))
        (PORT clk (1459:1459:1459) (1440:1440:1440))
        (PORT ena (3886:3886:3886) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3740:3740:3740))
        (PORT d[1] (2877:2877:2877) (3339:3339:3339))
        (PORT d[2] (3758:3758:3758) (4330:4330:4330))
        (PORT d[3] (2301:2301:2301) (2653:2653:2653))
        (PORT d[4] (1690:1690:1690) (1973:1973:1973))
        (PORT d[5] (5042:5042:5042) (5705:5705:5705))
        (PORT d[6] (2914:2914:2914) (3371:3371:3371))
        (PORT d[7] (3463:3463:3463) (4008:4008:4008))
        (PORT d[8] (1940:1940:1940) (2225:2225:2225))
        (PORT d[9] (2445:2445:2445) (2803:2803:2803))
        (PORT d[10] (3554:3554:3554) (4068:4068:4068))
        (PORT d[11] (1549:1549:1549) (1803:1803:1803))
        (PORT d[12] (2264:2264:2264) (2619:2619:2619))
        (PORT clk (1457:1457:1457) (1438:1438:1438))
        (PORT ena (3883:3883:3883) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1653:1653:1653))
        (PORT clk (1457:1457:1457) (1438:1438:1438))
        (PORT ena (3883:3883:3883) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3366:3366:3366))
        (PORT clk (1457:1457:1457) (1438:1438:1438))
        (PORT ena (3883:3883:3883) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1357:1357:1357))
        (PORT clk (1459:1459:1459) (1440:1440:1440))
        (PORT ena (3886:3886:3886) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1440:1440:1440))
        (PORT d[0] (3886:3886:3886) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1380:1380:1380))
        (PORT datab (822:822:822) (927:927:927))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (653:653:653) (746:746:746))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (1468:1468:1468) (1709:1709:1709))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (418:418:418))
        (PORT datac (481:481:481) (569:569:569))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (726:726:726))
        (PORT datab (613:613:613) (689:689:689))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (298:298:298) (335:335:335))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (967:967:967))
        (PORT datab (797:797:797) (903:903:903))
        (PORT datad (1309:1309:1309) (1526:1526:1526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (401:401:401))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1002:1002:1002))
        (PORT datab (807:807:807) (926:926:926))
        (PORT datac (934:934:934) (1036:1036:1036))
        (PORT datad (318:318:318) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (201:201:201))
        (PORT datab (319:319:319) (369:369:369))
        (PORT datad (404:404:404) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (417:417:417))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1120:1120:1120))
        (PORT clk (1463:1463:1463) (1445:1445:1445))
        (PORT ena (3258:3258:3258) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3944:3944:3944))
        (PORT d[1] (1776:1776:1776) (2046:2046:2046))
        (PORT d[2] (2610:2610:2610) (2988:2988:2988))
        (PORT d[3] (3002:3002:3002) (3457:3457:3457))
        (PORT d[4] (1685:1685:1685) (1960:1960:1960))
        (PORT d[5] (5982:5982:5982) (6779:6779:6779))
        (PORT d[6] (1851:1851:1851) (2151:2151:2151))
        (PORT d[7] (2738:2738:2738) (3133:3133:3133))
        (PORT d[8] (2096:2096:2096) (2419:2419:2419))
        (PORT d[9] (2460:2460:2460) (2837:2837:2837))
        (PORT d[10] (3619:3619:3619) (4172:4172:4172))
        (PORT d[11] (2086:2086:2086) (2423:2423:2423))
        (PORT d[12] (1958:1958:1958) (2278:2278:2278))
        (PORT clk (1461:1461:1461) (1443:1443:1443))
        (PORT ena (3255:3255:3255) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2023:2023:2023))
        (PORT clk (1461:1461:1461) (1443:1443:1443))
        (PORT ena (3255:3255:3255) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1190:1190:1190))
        (PORT clk (1461:1461:1461) (1443:1443:1443))
        (PORT ena (3255:3255:3255) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1120:1120:1120))
        (PORT clk (1463:1463:1463) (1445:1445:1445))
        (PORT ena (3258:3258:3258) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1445:1445:1445))
        (PORT d[0] (3258:3258:3258) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1053:1053:1053))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3229:3229:3229) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (4100:4100:4100))
        (PORT d[1] (1763:1763:1763) (2032:2032:2032))
        (PORT d[2] (2219:2219:2219) (2543:2543:2543))
        (PORT d[3] (3005:3005:3005) (3461:3461:3461))
        (PORT d[4] (1660:1660:1660) (1931:1931:1931))
        (PORT d[5] (5969:5969:5969) (6761:6761:6761))
        (PORT d[6] (1827:1827:1827) (2121:2121:2121))
        (PORT d[7] (2727:2727:2727) (3120:3120:3120))
        (PORT d[8] (2086:2086:2086) (2409:2409:2409))
        (PORT d[9] (2270:2270:2270) (2616:2616:2616))
        (PORT d[10] (3617:3617:3617) (4168:4168:4168))
        (PORT d[11] (1951:1951:1951) (2275:2275:2275))
        (PORT d[12] (2175:2175:2175) (2534:2534:2534))
        (PORT clk (1454:1454:1454) (1434:1434:1434))
        (PORT ena (3226:3226:3226) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2671:2671:2671))
        (PORT clk (1454:1454:1454) (1434:1434:1434))
        (PORT ena (3226:3226:3226) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1227:1227:1227))
        (PORT clk (1454:1454:1454) (1434:1434:1434))
        (PORT ena (3226:3226:3226) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1578:1578:1578))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3229:3229:3229) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT d[0] (3229:3229:3229) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1138:1138:1138))
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (PORT ena (3254:3254:3254) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3461:3461:3461))
        (PORT d[1] (1784:1784:1784) (2054:2054:2054))
        (PORT d[2] (2394:2394:2394) (2734:2734:2734))
        (PORT d[3] (3170:3170:3170) (3647:3647:3647))
        (PORT d[4] (1697:1697:1697) (1967:1967:1967))
        (PORT d[5] (5450:5450:5450) (6174:6174:6174))
        (PORT d[6] (1835:1835:1835) (2133:2133:2133))
        (PORT d[7] (2876:2876:2876) (3295:3295:3295))
        (PORT d[8] (2236:2236:2236) (2581:2581:2581))
        (PORT d[9] (2457:2457:2457) (2827:2827:2827))
        (PORT d[10] (2938:2938:2938) (3369:3369:3369))
        (PORT d[11] (2064:2064:2064) (2404:2404:2404))
        (PORT d[12] (2345:2345:2345) (2723:2723:2723))
        (PORT clk (1462:1462:1462) (1444:1444:1444))
        (PORT ena (3251:3251:3251) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2284:2284:2284))
        (PORT clk (1462:1462:1462) (1444:1444:1444))
        (PORT ena (3251:3251:3251) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1014:1014:1014))
        (PORT clk (1462:1462:1462) (1444:1444:1444))
        (PORT ena (3251:3251:3251) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1130:1130:1130))
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (PORT ena (3254:3254:3254) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1446:1446:1446))
        (PORT d[0] (3254:3254:3254) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (548:548:548) (635:635:635))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (2999:2999:2999) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (851:851:851))
        (PORT d[1] (649:649:649) (744:744:744))
        (PORT d[2] (994:994:994) (1130:1130:1130))
        (PORT d[3] (1001:1001:1001) (1155:1155:1155))
        (PORT d[4] (2260:2260:2260) (2618:2618:2618))
        (PORT d[5] (526:526:526) (611:611:611))
        (PORT d[6] (523:523:523) (613:613:613))
        (PORT d[7] (390:390:390) (454:454:454))
        (PORT d[8] (2066:2066:2066) (2376:2376:2376))
        (PORT d[9] (3098:3098:3098) (3567:3567:3567))
        (PORT d[10] (1657:1657:1657) (1891:1891:1891))
        (PORT d[11] (1774:1774:1774) (2068:2068:2068))
        (PORT d[12] (781:781:781) (890:890:890))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (2996:2996:2996) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (946:946:946))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (2996:2996:2996) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1466:1466:1466))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (2996:2996:2996) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (376:376:376) (435:435:435))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (2999:2999:2999) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT d[0] (2999:2999:2999) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (865:865:865))
        (PORT datab (806:806:806) (942:942:942))
        (PORT datac (898:898:898) (1050:1050:1050))
        (PORT datad (456:456:456) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1071:1071:1071))
        (PORT datab (837:837:837) (966:966:966))
        (PORT datac (698:698:698) (798:798:798))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1108:1108:1108))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3207:3207:3207) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3951:3951:3951))
        (PORT d[1] (1636:1636:1636) (1880:1880:1880))
        (PORT d[2] (2428:2428:2428) (2788:2788:2788))
        (PORT d[3] (3004:3004:3004) (3460:3460:3460))
        (PORT d[4] (1529:1529:1529) (1773:1773:1773))
        (PORT d[5] (5816:5816:5816) (6590:6590:6590))
        (PORT d[6] (1844:1844:1844) (2140:2140:2140))
        (PORT d[7] (2733:2733:2733) (3127:3127:3127))
        (PORT d[8] (2110:2110:2110) (2438:2438:2438))
        (PORT d[9] (2269:2269:2269) (2615:2615:2615))
        (PORT d[10] (3777:3777:3777) (4352:4352:4352))
        (PORT d[11] (1963:1963:1963) (2293:2293:2293))
        (PORT d[12] (2186:2186:2186) (2552:2552:2552))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3204:3204:3204) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1700:1700:1700))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3204:3204:3204) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1215:1215:1215))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3204:3204:3204) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1577:1577:1577))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3207:3207:3207) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT d[0] (3207:3207:3207) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1069:1069:1069))
        (PORT datab (807:807:807) (943:943:943))
        (PORT datac (735:735:735) (854:854:854))
        (PORT datad (471:471:471) (546:546:546))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1132:1132:1132))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3273:3273:3273) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (3318:3318:3318))
        (PORT d[1] (1786:1786:1786) (2049:2049:2049))
        (PORT d[2] (2607:2607:2607) (2992:2992:2992))
        (PORT d[3] (3169:3169:3169) (3648:3648:3648))
        (PORT d[4] (1696:1696:1696) (1966:1966:1966))
        (PORT d[5] (5451:5451:5451) (6175:6175:6175))
        (PORT d[6] (1828:1828:1828) (2123:2123:2123))
        (PORT d[7] (2888:2888:2888) (3314:3314:3314))
        (PORT d[8] (2114:2114:2114) (2446:2446:2446))
        (PORT d[9] (2457:2457:2457) (2831:2831:2831))
        (PORT d[10] (2950:2950:2950) (3381:3381:3381))
        (PORT d[11] (2065:2065:2065) (2405:2405:2405))
        (PORT d[12] (2349:2349:2349) (2733:2733:2733))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3270:3270:3270) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3175:3175:3175))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3270:3270:3270) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1183:1183:1183))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3270:3270:3270) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1139:1139:1139))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3273:3273:3273) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT d[0] (3273:3273:3273) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1070:1070:1070))
        (PORT datac (791:791:791) (923:923:923))
        (PORT datad (704:704:704) (787:787:787))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (206:206:206))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1554:1554:1554) (1810:1810:1810))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (316:316:316) (355:355:355))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1069:1069:1069) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (374:374:374))
        (PORT datab (984:984:984) (1147:1147:1147))
        (PORT datac (775:775:775) (900:900:900))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1363:1363:1363) (1375:1375:1375))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (822:822:822) (939:939:939))
        (PORT datac (1484:1484:1484) (1725:1725:1725))
        (PORT datad (398:398:398) (485:485:485))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT datac (491:491:491) (573:573:573))
        (PORT datad (454:454:454) (520:520:520))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (950:950:950))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (485:485:485) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (162:162:162))
        (PORT datab (157:157:157) (208:208:208))
        (PORT datac (300:300:300) (349:349:349))
        (PORT datad (135:135:135) (159:159:159))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (172:172:172) (200:200:200))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (706:706:706) (786:786:786))
        (PORT sload (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1258:1258:1258))
        (PORT asdata (703:703:703) (803:803:803))
        (PORT clrn (1250:1250:1250) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (593:593:593))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (534:534:534))
        (PORT datab (124:124:124) (150:150:150))
        (PORT datad (349:349:349) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (675:675:675))
        (PORT datab (347:347:347) (410:410:410))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1267:1267:1267) (1440:1440:1440))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (453:453:453))
        (PORT datab (581:581:581) (651:651:651))
        (PORT datac (476:476:476) (551:551:551))
        (PORT datad (606:606:606) (694:694:694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (PORT ena (906:906:906) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (597:597:597))
        (PORT datab (557:557:557) (658:658:658))
        (PORT datac (848:848:848) (979:979:979))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (877:877:877))
        (PORT datab (648:648:648) (743:743:743))
        (PORT datad (778:778:778) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (976:976:976) (1094:1094:1094))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (PORT sload (948:948:948) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (558:558:558))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (845:845:845))
        (PORT clk (1471:1471:1471) (1448:1448:1448))
        (PORT ena (1051:1051:1051) (1021:1021:1021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2807:2807:2807))
        (PORT d[1] (1610:1610:1610) (1869:1869:1869))
        (PORT d[2] (1442:1442:1442) (1629:1629:1629))
        (PORT d[3] (2004:2004:2004) (2305:2305:2305))
        (PORT d[4] (1285:1285:1285) (1506:1506:1506))
        (PORT d[5] (2392:2392:2392) (2715:2715:2715))
        (PORT d[6] (1941:1941:1941) (2249:2249:2249))
        (PORT d[7] (2236:2236:2236) (2526:2526:2526))
        (PORT d[8] (1681:1681:1681) (1939:1939:1939))
        (PORT d[9] (642:642:642) (730:730:730))
        (PORT d[10] (656:656:656) (746:746:746))
        (PORT d[11] (1278:1278:1278) (1488:1488:1488))
        (PORT d[12] (2594:2594:2594) (2996:2996:2996))
        (PORT clk (1469:1469:1469) (1446:1446:1446))
        (PORT ena (1048:1048:1048) (1020:1020:1020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (917:917:917))
        (PORT clk (1469:1469:1469) (1446:1446:1446))
        (PORT ena (1048:1048:1048) (1020:1020:1020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1783:1783:1783))
        (PORT clk (1469:1469:1469) (1446:1446:1446))
        (PORT ena (1048:1048:1048) (1020:1020:1020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2722:2722:2722))
        (PORT clk (1471:1471:1471) (1448:1448:1448))
        (PORT ena (1051:1051:1051) (1021:1021:1021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1448:1448:1448))
        (PORT d[0] (1051:1051:1051) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (960:960:960))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (960:960:960))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2136:2136:2136))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3353:3353:3353) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (3168:3168:3168))
        (PORT d[1] (3283:3283:3283) (3799:3799:3799))
        (PORT d[2] (3134:3134:3134) (3606:3606:3606))
        (PORT d[3] (2316:2316:2316) (2656:2656:2656))
        (PORT d[4] (1814:1814:1814) (2102:2102:2102))
        (PORT d[5] (3050:3050:3050) (3434:3434:3434))
        (PORT d[6] (3331:3331:3331) (3846:3846:3846))
        (PORT d[7] (2881:2881:2881) (3302:3302:3302))
        (PORT d[8] (1930:1930:1930) (2201:2201:2201))
        (PORT d[9] (2240:2240:2240) (2576:2576:2576))
        (PORT d[10] (2496:2496:2496) (2848:2848:2848))
        (PORT d[11] (1492:1492:1492) (1732:1732:1732))
        (PORT d[12] (918:918:918) (1069:1069:1069))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3350:3350:3350) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1523:1523:1523))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3350:3350:3350) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2278:2278:2278))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3350:3350:3350) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3917:3917:3917))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3353:3353:3353) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT d[0] (3353:3353:3353) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (2178:2178:2178))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3191:3191:3191) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (3262:3262:3262))
        (PORT d[1] (2985:2985:2985) (3456:3456:3456))
        (PORT d[2] (3324:3324:3324) (3822:3822:3822))
        (PORT d[3] (2496:2496:2496) (2859:2859:2859))
        (PORT d[4] (1845:1845:1845) (2141:2141:2141))
        (PORT d[5] (3241:3241:3241) (3657:3657:3657))
        (PORT d[6] (3337:3337:3337) (3859:3859:3859))
        (PORT d[7] (2739:2739:2739) (3142:3142:3142))
        (PORT d[8] (1760:1760:1760) (2007:2007:2007))
        (PORT d[9] (2477:2477:2477) (2846:2846:2846))
        (PORT d[10] (2697:2697:2697) (3079:3079:3079))
        (PORT d[11] (750:750:750) (877:877:877))
        (PORT d[12] (1096:1096:1096) (1273:1273:1273))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3188:3188:3188) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3842:3842:3842))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3188:3188:3188) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2274:2274:2274))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3188:3188:3188) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3925:3925:3925))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3191:3191:3191) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT d[0] (3191:3191:3191) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (921:921:921))
        (PORT datab (575:575:575) (661:661:661))
        (PORT datac (894:894:894) (1053:1053:1053))
        (PORT datad (589:589:589) (676:676:676))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1788:1788:1788))
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (PORT ena (4034:4034:4034) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2785:2785:2785))
        (PORT d[1] (2967:2967:2967) (3448:3448:3448))
        (PORT d[2] (2612:2612:2612) (3008:3008:3008))
        (PORT d[3] (2003:2003:2003) (2299:2299:2299))
        (PORT d[4] (1520:1520:1520) (1766:1766:1766))
        (PORT d[5] (2682:2682:2682) (3017:3017:3017))
        (PORT d[6] (2975:2975:2975) (3446:3446:3446))
        (PORT d[7] (2374:2374:2374) (2724:2724:2724))
        (PORT d[8] (1574:1574:1574) (1798:1798:1798))
        (PORT d[9] (1901:1901:1901) (2190:2190:2190))
        (PORT d[10] (2954:2954:2954) (3365:3365:3365))
        (PORT d[11] (1138:1138:1138) (1331:1331:1331))
        (PORT d[12] (1286:1286:1286) (1495:1495:1495))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT ena (4031:4031:4031) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2067:2067:2067))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT ena (4031:4031:4031) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2073:2073:2073))
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (PORT ena (4031:4031:4031) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3528:3528:3528))
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (PORT ena (4034:4034:4034) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1423:1423:1423))
        (PORT d[0] (4034:4034:4034) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (935:935:935))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (725:725:725))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (724:724:724) (821:821:821))
        (PORT datad (762:762:762) (891:891:891))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1982:1982:1982))
        (PORT clk (1450:1450:1450) (1427:1427:1427))
        (PORT ena (3359:3359:3359) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (3005:3005:3005))
        (PORT d[1] (3112:3112:3112) (3605:3605:3605))
        (PORT d[2] (3149:3149:3149) (3627:3627:3627))
        (PORT d[3] (2174:2174:2174) (2496:2496:2496))
        (PORT d[4] (1270:1270:1270) (1486:1486:1486))
        (PORT d[5] (2855:2855:2855) (3206:3206:3206))
        (PORT d[6] (3304:3304:3304) (3822:3822:3822))
        (PORT d[7] (2716:2716:2716) (3113:3113:3113))
        (PORT d[8] (1930:1930:1930) (2200:2200:2200))
        (PORT d[9] (2248:2248:2248) (2587:2587:2587))
        (PORT d[10] (2506:2506:2506) (2862:2862:2862))
        (PORT d[11] (1486:1486:1486) (1725:1725:1725))
        (PORT d[12] (1252:1252:1252) (1453:1453:1453))
        (PORT clk (1448:1448:1448) (1425:1425:1425))
        (PORT ena (3356:3356:3356) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1666:1666:1666))
        (PORT clk (1448:1448:1448) (1425:1425:1425))
        (PORT ena (3356:3356:3356) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2085:2085:2085))
        (PORT clk (1448:1448:1448) (1425:1425:1425))
        (PORT ena (3356:3356:3356) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3898:3898:3898))
        (PORT clk (1450:1450:1450) (1427:1427:1427))
        (PORT ena (3359:3359:3359) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1427:1427:1427))
        (PORT d[0] (3359:3359:3359) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (925:925:925))
        (PORT datab (907:907:907) (1026:1026:1026))
        (PORT datac (889:889:889) (1048:1048:1048))
        (PORT datad (556:556:556) (628:628:628))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1120:1120:1120))
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (PORT ena (1176:1176:1176) (1133:1133:1133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2958:2958:2958))
        (PORT d[1] (1487:1487:1487) (1736:1736:1736))
        (PORT d[2] (1428:1428:1428) (1610:1610:1610))
        (PORT d[3] (2269:2269:2269) (2595:2595:2595))
        (PORT d[4] (660:660:660) (751:751:751))
        (PORT d[5] (2591:2591:2591) (2950:2950:2950))
        (PORT d[6] (2100:2100:2100) (2428:2428:2428))
        (PORT d[7] (2418:2418:2418) (2740:2740:2740))
        (PORT d[8] (1841:1841:1841) (2118:2118:2118))
        (PORT d[9] (2065:2065:2065) (2370:2370:2370))
        (PORT d[10] (635:635:635) (720:720:720))
        (PORT d[11] (1256:1256:1256) (1459:1459:1459))
        (PORT d[12] (1004:1004:1004) (1155:1155:1155))
        (PORT clk (1478:1478:1478) (1458:1458:1458))
        (PORT ena (1173:1173:1173) (1132:1132:1132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2695:2695:2695))
        (PORT clk (1478:1478:1478) (1458:1458:1458))
        (PORT ena (1173:1173:1173) (1132:1132:1132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1976:1976:1976))
        (PORT clk (1478:1478:1478) (1458:1458:1458))
        (PORT ena (1173:1173:1173) (1132:1132:1132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2877:2877:2877))
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (PORT ena (1176:1176:1176) (1133:1133:1133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1460:1460:1460))
        (PORT d[0] (1176:1176:1176) (1133:1133:1133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1070:1070:1070))
        (PORT datac (619:619:619) (703:703:703))
        (PORT datad (766:766:766) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (1250:1250:1250) (1446:1446:1446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1268:1268:1268))
        (PORT datab (367:367:367) (433:433:433))
        (PORT datac (118:118:118) (157:157:157))
        (PORT datad (104:104:104) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1224:1224:1224) (1412:1412:1412))
        (PORT datac (725:725:725) (814:814:814))
        (PORT datad (614:614:614) (699:699:699))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (557:557:557))
        (PORT datac (480:480:480) (566:566:566))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (556:556:556))
        (PORT datab (522:522:522) (611:611:611))
        (PORT datad (463:463:463) (528:528:528))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (709:709:709))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (776:776:776) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (741:741:741))
        (PORT datab (495:495:495) (571:571:571))
        (PORT datac (1165:1165:1165) (1347:1347:1347))
        (PORT datad (326:326:326) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (573:573:573))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (864:864:864))
        (PORT datab (611:611:611) (702:702:702))
        (PORT datac (571:571:571) (642:642:642))
        (PORT datad (302:302:302) (343:343:343))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT ena (697:697:697) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (865:865:865))
        (PORT datab (610:610:610) (700:700:700))
        (PORT datac (585:585:585) (653:653:653))
        (PORT datad (311:311:311) (349:349:349))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1225:1225:1225))
        (PORT ena (697:697:697) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (676:676:676))
        (PORT datab (1058:1058:1058) (1251:1251:1251))
        (PORT datac (839:839:839) (973:973:973))
        (PORT datad (630:630:630) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1319:1319:1319) (1529:1529:1529))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (586:586:586))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datad (318:318:318) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (533:533:533))
        (PORT datab (639:639:639) (735:735:735))
        (PORT datac (131:131:131) (170:170:170))
        (PORT datad (473:473:473) (556:556:556))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1107:1107:1107) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (632:632:632))
        (PORT datab (474:474:474) (561:561:561))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (845:845:845))
        (PORT datac (520:520:520) (596:596:596))
        (PORT datad (962:962:962) (1124:1124:1124))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (528:528:528) (622:622:622))
        (PORT datac (597:597:597) (673:673:673))
        (PORT datad (388:388:388) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (818:818:818))
        (PORT datab (520:520:520) (628:628:628))
        (PORT datac (497:497:497) (596:596:596))
        (PORT datad (394:394:394) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1096:1096:1096))
        (PORT datab (451:451:451) (523:523:523))
        (PORT datad (337:337:337) (399:399:399))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (360:360:360) (422:422:422))
        (PORT datac (457:457:457) (510:510:510))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (365:365:365) (438:438:438))
        (PORT datac (508:508:508) (606:606:606))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (676:676:676))
        (PORT datab (1058:1058:1058) (1251:1251:1251))
        (PORT datac (614:614:614) (727:727:727))
        (PORT datad (1023:1023:1023) (1209:1209:1209))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (655:655:655))
        (PORT datac (699:699:699) (814:814:814))
        (PORT datad (950:950:950) (1110:1110:1110))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (442:442:442))
        (PORT datab (408:408:408) (474:474:474))
        (PORT datac (346:346:346) (414:414:414))
        (PORT datad (152:152:152) (204:204:204))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (744:744:744))
        (PORT datab (510:510:510) (605:605:605))
        (PORT datac (391:391:391) (471:471:471))
        (PORT datad (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (781:781:781))
        (PORT datab (650:650:650) (758:758:758))
        (PORT datac (793:793:793) (907:907:907))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (391:391:391))
        (PORT datab (316:316:316) (351:351:351))
        (PORT datac (953:953:953) (1099:1099:1099))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (185:185:185))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (625:625:625))
        (PORT sload (588:588:588) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (701:701:701) (800:800:800))
        (PORT ena (1136:1136:1136) (1271:1271:1271))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (148:148:148) (193:193:193))
        (PORT datac (508:508:508) (606:606:606))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (642:642:642))
        (PORT datac (676:676:676) (781:781:781))
        (PORT datad (955:955:955) (1116:1116:1116))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (456:456:456))
        (PORT datab (434:434:434) (490:490:490))
        (PORT datad (344:344:344) (387:387:387))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (779:779:779) (857:857:857))
        (PORT sload (706:706:706) (799:799:799))
        (PORT ena (784:784:784) (845:845:845))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (489:489:489))
        (PORT datab (506:506:506) (601:601:601))
        (PORT datac (397:397:397) (477:477:477))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (565:565:565))
        (PORT datab (935:935:935) (1076:1076:1076))
        (PORT datac (342:342:342) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (650:650:650) (748:748:748))
        (PORT datac (580:580:580) (650:650:650))
        (PORT datad (611:611:611) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (632:632:632))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (436:436:436))
        (PORT datac (660:660:660) (763:763:763))
        (PORT datad (360:360:360) (428:428:428))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (463:463:463))
        (PORT datab (366:366:366) (423:423:423))
        (PORT datac (396:396:396) (471:471:471))
        (PORT datad (1020:1020:1020) (1184:1184:1184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (845:845:845))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (1080:1080:1080))
        (PORT datac (442:442:442) (513:513:513))
        (PORT datad (461:461:461) (534:534:534))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (671:671:671))
        (PORT datab (652:652:652) (751:751:751))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (222:222:222) (282:282:282))
        (PORT datac (508:508:508) (605:605:605))
        (PORT datad (607:607:607) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (469:469:469))
        (PORT datab (644:644:644) (741:741:741))
        (PORT datad (362:362:362) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1275:1275:1275))
        (PORT datab (453:453:453) (561:561:561))
        (PORT datac (303:303:303) (349:349:349))
        (PORT datad (381:381:381) (450:450:450))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (666:666:666) (754:754:754))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (737:737:737))
        (PORT datab (1329:1329:1329) (1553:1553:1553))
        (PORT datac (1015:1015:1015) (1144:1144:1144))
        (PORT datad (189:189:189) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (455:455:455))
        (PORT datab (634:634:634) (721:721:721))
        (PORT datac (363:363:363) (431:431:431))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (539:539:539) (632:632:632))
        (PORT datac (986:986:986) (1159:1159:1159))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (813:813:813))
        (PORT datac (483:483:483) (569:569:569))
        (PORT datad (276:276:276) (312:312:312))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (621:621:621))
        (PORT datab (315:315:315) (365:365:365))
        (PORT datac (1160:1160:1160) (1329:1329:1329))
        (PORT datad (301:301:301) (345:345:345))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (523:523:523))
        (PORT datab (228:228:228) (290:290:290))
        (PORT datac (228:228:228) (286:286:286))
        (PORT datad (485:485:485) (575:575:575))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (330:330:330))
        (PORT datab (517:517:517) (606:606:606))
        (PORT datad (176:176:176) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (522:522:522) (588:588:588))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sclr (669:669:669) (761:761:761))
        (PORT sload (439:439:439) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (872:872:872))
        (PORT datab (877:877:877) (1037:1037:1037))
        (PORT datac (890:890:890) (1027:1027:1027))
        (PORT datad (806:806:806) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (618:618:618))
        (PORT datac (525:525:525) (618:618:618))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (793:793:793))
        (PORT datab (547:547:547) (652:652:652))
        (PORT datac (202:202:202) (241:241:241))
        (PORT datad (471:471:471) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (572:572:572))
        (PORT datab (519:519:519) (627:627:627))
        (PORT datac (498:498:498) (597:597:597))
        (PORT datad (394:394:394) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (794:794:794))
        (PORT datab (936:936:936) (1076:1076:1076))
        (PORT datad (344:344:344) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (672:672:672))
        (PORT datab (650:650:650) (748:748:748))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (487:487:487))
        (PORT datab (508:508:508) (604:604:604))
        (PORT datac (393:393:393) (473:473:473))
        (PORT datad (347:347:347) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (432:432:432))
        (PORT datab (940:940:940) (1081:1081:1081))
        (PORT datad (336:336:336) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (672:672:672))
        (PORT datab (650:650:650) (749:749:749))
        (PORT datac (193:193:193) (237:237:237))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (486:486:486))
        (PORT datab (509:509:509) (605:605:605))
        (PORT datac (392:392:392) (471:471:471))
        (PORT datad (344:344:344) (413:413:413))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (691:691:691) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (555:555:555))
        (PORT datac (919:919:919) (1067:1067:1067))
        (PORT datad (321:321:321) (378:378:378))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (440:440:440))
        (PORT datab (370:370:370) (434:434:434))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (627:627:627) (719:719:719))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1107:1107:1107) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (596:596:596))
        (PORT datab (483:483:483) (564:564:564))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (454:454:454) (520:520:520))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (619:619:619))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (161:161:161) (208:208:208))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (446:446:446))
        (PORT datab (170:170:170) (226:226:226))
        (PORT datac (391:391:391) (452:452:452))
        (PORT datad (709:709:709) (835:835:835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (487:487:487))
        (PORT datab (518:518:518) (625:625:625))
        (PORT datac (499:499:499) (599:599:599))
        (PORT datad (333:333:333) (394:394:394))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (628:628:628))
        (PORT datac (522:522:522) (600:600:600))
        (PORT datad (341:341:341) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (199:199:199))
        (PORT datab (311:311:311) (347:347:347))
        (PORT datac (948:948:948) (1093:1093:1093))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (513:513:513))
        (PORT sload (537:537:537) (517:517:517))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1191:1191:1191) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (481:481:481))
        (PORT datab (510:510:510) (614:614:614))
        (PORT datac (356:356:356) (428:428:428))
        (PORT datad (506:506:506) (605:605:605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (972:972:972))
        (PORT datac (359:359:359) (436:436:436))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (141:141:141) (186:186:186))
        (PORT datac (539:539:539) (616:616:616))
        (PORT datad (611:611:611) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1234:1234:1234))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT asdata (307:307:307) (344:344:344))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (689:689:689))
        (PORT datab (519:519:519) (626:626:626))
        (PORT datac (498:498:498) (598:598:598))
        (PORT datad (395:395:395) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (439:439:439))
        (PORT datab (842:842:842) (974:974:974))
        (PORT datad (409:409:409) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1032:1032:1032))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (543:543:543) (621:621:621))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1234:1234:1234))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT asdata (301:301:301) (340:340:340))
        (PORT ena (1278:1278:1278) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (482:482:482))
        (PORT datab (740:740:740) (845:845:845))
        (PORT datad (326:326:326) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (477:477:477))
        (PORT datad (442:442:442) (498:498:498))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (299:299:299) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (234:234:234))
        (PORT datac (163:163:163) (215:215:215))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (726:726:726))
        (PORT datab (558:558:558) (667:667:667))
        (PORT datad (325:325:325) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (433:433:433))
        (PORT sload (893:893:893) (995:995:995))
        (PORT ena (764:764:764) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (845:845:845) (990:990:990))
        (PORT datad (739:739:739) (845:845:845))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (827:827:827))
        (PORT datab (531:531:531) (620:620:620))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1240:1240:1240))
        (PORT datab (467:467:467) (535:535:535))
        (PORT datac (240:240:240) (303:303:303))
        (PORT datad (211:211:211) (247:247:247))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (545:545:545) (623:623:623))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1528:1528:1528))
        (PORT datab (551:551:551) (636:636:636))
        (PORT datac (1034:1034:1034) (1175:1175:1175))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (240:240:240))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (491:491:491) (570:570:570))
        (PORT datad (541:541:541) (636:636:636))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (1336:1336:1336) (1533:1533:1533))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (545:545:545))
        (PORT datac (334:334:334) (375:375:375))
        (PORT datad (580:580:580) (647:647:647))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (1240:1240:1240) (1344:1344:1344))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (725:725:725))
        (PORT datab (380:380:380) (442:442:442))
        (PORT datad (344:344:344) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (693:693:693) (754:754:754))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sload (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (742:742:742))
        (PORT datab (745:745:745) (823:823:823))
        (PORT datac (1164:1164:1164) (1347:1347:1347))
        (PORT datad (860:860:860) (964:964:964))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1066:1066:1066) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (1091:1091:1091))
        (PORT datac (995:995:995) (1149:1149:1149))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (867:867:867))
        (PORT datab (173:173:173) (203:203:203))
        (PORT datac (1032:1032:1032) (1188:1188:1188))
        (PORT datad (479:479:479) (559:559:559))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (189:189:189))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (408:408:408))
        (PORT datac (293:293:293) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (407:407:407))
        (PORT datab (281:281:281) (316:316:316))
        (PORT datac (293:293:293) (350:350:350))
        (PORT datad (418:418:418) (469:469:469))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1142:1142:1142))
        (PORT datab (507:507:507) (590:590:590))
        (PORT datac (133:133:133) (172:172:172))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1204:1204:1204))
        (PORT datab (1008:1008:1008) (1174:1174:1174))
        (PORT datac (870:870:870) (961:961:961))
        (PORT datad (203:203:203) (253:253:253))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (221:221:221))
        (PORT datab (110:110:110) (135:135:135))
        (PORT datac (406:406:406) (465:465:465))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (140:140:140))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datac (798:798:798) (948:948:948))
        (PORT datad (514:514:514) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (227:227:227))
        (PORT datab (427:427:427) (488:488:488))
        (PORT datac (200:200:200) (240:240:240))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (187:187:187))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (1169:1169:1169) (1367:1367:1367))
        (PORT datac (622:622:622) (691:691:691))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (149:149:149) (197:197:197))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (156:156:156) (205:205:205))
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (PORT datab (189:189:189) (215:215:215))
        (PORT datac (620:620:620) (689:689:689))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (239:239:239))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (222:222:222))
        (PORT datab (140:140:140) (186:186:186))
        (PORT datac (1041:1041:1041) (1213:1213:1213))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datab (352:352:352) (414:414:414))
        (PORT datac (176:176:176) (197:197:197))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (494:494:494))
        (PORT datac (265:265:265) (297:297:297))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (404:404:404) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (404:404:404) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (494:494:494))
        (PORT datab (208:208:208) (258:258:258))
        (PORT datad (270:270:270) (304:304:304))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (444:444:444) (474:474:474))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (488:488:488) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1123:1123:1123))
        (PORT datab (1216:1216:1216) (1399:1399:1399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (837:837:837))
        (PORT datab (327:327:327) (390:390:390))
        (PORT datac (411:411:411) (471:471:471))
        (PORT datad (707:707:707) (803:803:803))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (646:646:646) (719:719:719))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1238:1238:1238))
        (PORT datad (732:732:732) (854:854:854))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (435:435:435))
        (PORT datab (619:619:619) (722:722:722))
        (PORT datac (1149:1149:1149) (1328:1328:1328))
        (PORT datad (113:113:113) (135:135:135))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (164:164:164) (188:188:188))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (341:341:341) (366:366:366))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (PORT ena (494:494:494) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (377:377:377))
        (PORT datad (747:747:747) (848:848:848))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (443:443:443))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (672:672:672) (732:732:732))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (749:749:749))
        (PORT datad (626:626:626) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (721:721:721))
        (PORT datab (630:630:630) (712:712:712))
        (PORT datac (627:627:627) (720:720:720))
        (PORT datad (730:730:730) (833:833:833))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (869:869:869))
        (PORT datac (686:686:686) (784:784:784))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (850:850:850))
        (PORT datab (465:465:465) (536:536:536))
        (PORT datac (976:976:976) (1116:1116:1116))
        (PORT datad (499:499:499) (556:556:556))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (872:872:872))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datac (459:459:459) (527:527:527))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (229:229:229))
        (PORT datac (131:131:131) (175:175:175))
        (PORT datad (135:135:135) (178:178:178))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (149:149:149))
        (PORT datab (109:109:109) (133:133:133))
        (PORT datac (287:287:287) (334:334:334))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (194:194:194))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datad (137:137:137) (180:180:180))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (960:960:960))
        (PORT datac (134:134:134) (174:174:174))
        (PORT datad (475:475:475) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (759:759:759))
        (PORT datab (1182:1182:1182) (1375:1375:1375))
        (PORT datac (747:747:747) (833:833:833))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (135:135:135))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (135:135:135))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (338:338:338))
        (PORT datab (110:110:110) (137:137:137))
        (PORT datac (156:156:156) (204:204:204))
        (PORT datad (306:306:306) (352:352:352))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (324:324:324))
        (PORT datab (140:140:140) (185:185:185))
        (PORT datac (153:153:153) (201:201:201))
        (PORT datad (304:304:304) (351:351:351))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (230:230:230))
        (PORT datab (112:112:112) (139:139:139))
        (PORT datac (625:625:625) (738:738:738))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (134:134:134) (178:178:178))
        (PORT datac (106:106:106) (125:125:125))
        (PORT datad (301:301:301) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (142:142:142))
        (PORT datac (456:456:456) (523:523:523))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (PORT ena (404:404:404) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (210:210:210) (259:259:259))
        (PORT datad (112:112:112) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (PORT ena (404:404:404) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (384:384:384))
        (PORT datab (199:199:199) (234:234:234))
        (PORT datac (436:436:436) (497:497:497))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (PORT ena (494:494:494) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (PORT datab (549:549:549) (628:628:628))
        (PORT datac (134:134:134) (174:174:174))
        (PORT datad (487:487:487) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (359:359:359))
        (PORT datab (110:110:110) (137:137:137))
        (PORT datac (627:627:627) (740:740:740))
        (PORT datad (306:306:306) (352:352:352))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (138:138:138))
        (PORT datac (161:161:161) (209:209:209))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (232:232:232))
        (PORT datad (311:311:311) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT asdata (270:270:270) (287:287:287))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (359:359:359))
        (PORT datad (198:198:198) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1244:1244:1244) (1210:1210:1210))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_007\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (198:198:198))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (745:745:745))
        (PORT datab (132:132:132) (163:163:163))
        (PORT datac (459:459:459) (538:538:538))
        (PORT datad (462:462:462) (538:538:538))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (724:724:724) (802:802:802))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (222:222:222))
        (PORT datad (514:514:514) (578:578:578))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (171:171:171))
        (PORT datad (135:135:135) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (231:231:231))
        (PORT datad (467:467:467) (541:541:541))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT asdata (271:271:271) (288:288:288))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (269:269:269))
        (PORT datab (601:601:601) (696:696:696))
        (PORT datad (541:541:541) (611:611:611))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src12_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (365:365:365))
        (PORT datab (1151:1151:1151) (1322:1322:1322))
        (PORT datac (319:319:319) (358:358:358))
        (PORT datad (447:447:447) (513:513:513))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (705:705:705))
        (PORT datab (720:720:720) (840:840:840))
        (PORT datac (921:921:921) (1076:1076:1076))
        (PORT datad (867:867:867) (992:992:992))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (204:204:204))
        (PORT datac (146:146:146) (198:198:198))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (PORT ena (500:500:500) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (725:725:725))
        (PORT datab (638:638:638) (737:737:737))
        (PORT datac (318:318:318) (375:375:375))
        (PORT datad (327:327:327) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (360:360:360))
        (PORT datab (434:434:434) (495:495:495))
        (PORT datac (324:324:324) (386:386:386))
        (PORT datad (202:202:202) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (183:183:183) (212:212:212))
        (PORT datac (266:266:266) (296:296:296))
        (PORT datad (303:303:303) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (140:140:140))
        (PORT datab (152:152:152) (207:207:207))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (529:529:529))
        (PORT datab (641:641:641) (759:759:759))
        (PORT datac (218:218:218) (271:271:271))
        (PORT datad (268:268:268) (299:299:299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (335:335:335))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (148:148:148) (200:200:200))
        (PORT datad (300:300:300) (351:351:351))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (140:140:140))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1499:1499:1499))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (147:147:147) (200:200:200))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (265:265:265))
        (PORT datac (319:319:319) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (736:736:736))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (260:260:260) (291:291:291))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (361:361:361))
        (PORT datac (420:420:420) (477:477:477))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (145:145:145))
        (PORT datab (207:207:207) (259:259:259))
        (PORT datac (512:512:512) (567:567:567))
        (PORT datad (210:210:210) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (435:435:435) (497:497:497))
        (PORT datad (293:293:293) (333:333:333))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (301:301:301))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (PORT ena (500:500:500) (531:531:531))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (870:870:870))
        (PORT datac (700:700:700) (824:824:824))
        (PORT datad (327:327:327) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (198:198:198))
        (PORT datab (136:136:136) (180:180:180))
        (PORT datac (144:144:144) (196:196:196))
        (PORT datad (301:301:301) (351:351:351))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (136:136:136))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1494:1494:1494))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (266:266:266) (296:296:296))
        (PORT datad (302:302:302) (353:353:353))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (142:142:142))
        (PORT datac (147:147:147) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (216:216:216))
        (PORT datad (338:338:338) (400:400:400))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (208:208:208))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (220:220:220))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1257:1257:1257))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_014\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (207:207:207))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (557:557:557))
        (PORT datab (131:131:131) (162:162:162))
        (PORT datac (324:324:324) (387:387:387))
        (PORT datad (202:202:202) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (632:632:632) (710:710:710))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (754:754:754) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (587:587:587))
        (PORT datab (632:632:632) (728:728:728))
        (PORT datac (573:573:573) (658:658:658))
        (PORT datad (757:757:757) (874:874:874))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1242:1242:1242))
        (PORT datad (955:955:955) (1095:1095:1095))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1076:1076:1076))
        (PORT datab (324:324:324) (387:387:387))
        (PORT datac (466:466:466) (527:527:527))
        (PORT datad (734:734:734) (841:841:841))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (723:723:723))
        (PORT datab (601:601:601) (699:699:699))
        (PORT datac (730:730:730) (827:827:827))
        (PORT datad (613:613:613) (689:689:689))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1068:1068:1068))
        (PORT datac (778:778:778) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (564:564:564))
        (PORT datab (944:944:944) (1085:1085:1085))
        (PORT datac (540:540:540) (613:613:613))
        (PORT datad (531:531:531) (597:597:597))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (476:476:476) (549:549:549))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (637:637:637))
        (PORT datab (606:606:606) (681:681:681))
        (PORT datac (175:175:175) (204:204:204))
        (PORT datad (478:478:478) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (141:141:141))
        (PORT datab (438:438:438) (500:500:500))
        (PORT datac (223:223:223) (286:286:286))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (187:187:187))
        (PORT datab (110:110:110) (135:135:135))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (838:838:838))
        (PORT datac (460:460:460) (537:537:537))
        (PORT datad (563:563:563) (654:654:654))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (422:422:422) (471:471:471))
        (PORT datac (216:216:216) (278:278:278))
        (PORT datad (425:425:425) (481:481:481))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (185:185:185))
        (PORT datac (96:96:96) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (141:141:141))
        (PORT datab (191:191:191) (226:226:226))
        (PORT datac (1112:1112:1112) (1286:1286:1286))
        (PORT datad (422:422:422) (478:478:478))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (134:134:134))
        (PORT datac (225:225:225) (288:288:288))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (195:195:195))
        (PORT datac (227:227:227) (290:290:290))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (153:153:153))
        (PORT datab (192:192:192) (226:226:226))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (422:422:422) (478:478:478))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (273:273:273))
        (PORT datab (152:152:152) (199:199:199))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (311:311:311))
        (PORT datab (1128:1128:1128) (1307:1307:1307))
        (PORT datac (97:97:97) (119:119:119))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1199:1199:1199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (565:565:565))
        (PORT datad (477:477:477) (562:562:562))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (157:157:157))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (427:427:427) (484:484:484))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1080:1080:1080))
        (PORT datab (492:492:492) (568:568:568))
        (PORT datac (468:468:468) (529:529:529))
        (PORT datad (736:736:736) (843:843:843))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (514:514:514))
        (PORT datac (105:105:105) (131:131:131))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (349:349:349) (380:380:380))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (263:263:263))
        (PORT datab (213:213:213) (265:265:265))
        (PORT datac (104:104:104) (130:130:130))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (432:432:432) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (264:264:264))
        (PORT datab (214:214:214) (267:267:267))
        (PORT datac (104:104:104) (129:129:129))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (754:754:754) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (766:766:766))
        (PORT datab (386:386:386) (468:468:468))
        (PORT datac (399:399:399) (455:455:455))
        (PORT datad (463:463:463) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (1263:1263:1263) (1430:1430:1430))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1233:1233:1233) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (292:292:292))
        (PORT datad (219:219:219) (264:264:264))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1239:1239:1239))
        (PORT asdata (339:339:339) (359:359:359))
        (PORT clrn (1233:1233:1233) (1197:1197:1197))
        (PORT ena (408:408:408) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1233:1233:1233) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (580:580:580))
        (PORT datad (196:196:196) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1239:1239:1239))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT clrn (1233:1233:1233) (1197:1197:1197))
        (PORT ena (408:408:408) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_013\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (388:388:388))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (996:996:996))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datac (654:654:654) (748:748:748))
        (PORT datad (842:842:842) (962:962:962))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1238:1238:1238))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1232:1232:1232) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1234:1234:1234) (1198:1198:1198))
        (PORT ena (483:483:483) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (586:586:586))
        (PORT datab (944:944:944) (1093:1093:1093))
        (PORT datac (616:616:616) (709:709:709))
        (PORT datad (466:466:466) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (420:420:420))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (161:161:161) (186:186:186))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (227:227:227))
        (PORT datac (199:199:199) (249:249:249))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (216:216:216))
        (PORT datab (461:461:461) (524:524:524))
        (PORT datac (186:186:186) (216:216:216))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (205:205:205))
        (PORT datab (216:216:216) (271:271:271))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (747:747:747))
        (PORT datab (172:172:172) (228:228:228))
        (PORT datac (183:183:183) (215:215:215))
        (PORT datad (348:348:348) (402:402:402))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_begintransfer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (574:574:574))
        (PORT datab (122:122:122) (146:146:146))
        (PORT datac (828:828:828) (981:981:981))
        (PORT datad (730:730:730) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (533:533:533))
        (PORT datab (384:384:384) (470:470:470))
        (PORT datac (307:307:307) (363:363:363))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (145:145:145) (189:189:189))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1501:1501:1501))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datac (259:259:259) (289:289:289))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (287:287:287))
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (117:117:117) (141:141:141))
        (PORT datac (347:347:347) (404:404:404))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src7_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1075:1075:1075))
        (PORT datab (489:489:489) (565:565:565))
        (PORT datac (466:466:466) (526:526:526))
        (PORT datad (734:734:734) (840:840:840))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (153:153:153))
        (PORT datac (419:419:419) (480:480:480))
        (PORT datad (403:403:403) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1234:1234:1234) (1198:1198:1198))
        (PORT ena (494:494:494) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (505:505:505))
        (PORT datab (140:140:140) (185:185:185))
        (PORT datad (402:402:402) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1234:1234:1234) (1198:1198:1198))
        (PORT ena (494:494:494) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (506:506:506))
        (PORT datab (202:202:202) (250:250:250))
        (PORT datac (123:123:123) (164:164:164))
        (PORT datad (401:401:401) (457:457:457))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1240:1240:1240))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1234:1234:1234) (1198:1198:1198))
        (PORT ena (483:483:483) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (509:509:509))
        (PORT datab (226:226:226) (286:286:286))
        (PORT datac (301:301:301) (353:353:353))
        (PORT datad (401:401:401) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (571:571:571))
        (PORT datac (828:828:828) (981:981:981))
        (PORT datad (730:730:730) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (531:531:531))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (302:302:302) (357:357:357))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1496:1496:1496))
        (PORT datac (263:263:263) (294:294:294))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (209:209:209))
        (PORT datab (169:169:169) (225:225:225))
        (PORT datac (199:199:199) (238:238:238))
        (PORT datad (345:345:345) (398:398:398))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (221:221:221))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (198:198:198) (248:248:248))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT asdata (345:345:345) (372:372:372))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (PORT ena (482:482:482) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (260:260:260))
        (PORT datad (149:149:149) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_009\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (258:258:258))
        (PORT datad (285:285:285) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (724:724:724))
        (PORT datab (603:603:603) (701:701:701))
        (PORT datac (510:510:510) (583:583:583))
        (PORT datad (614:614:614) (690:690:690))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (849:849:849))
        (PORT datab (963:963:963) (1076:1076:1076))
        (PORT datac (628:628:628) (720:720:720))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1213:1213:1213))
        (PORT datab (938:938:938) (1098:1098:1098))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (862:862:862))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (993:993:993) (1147:1147:1147))
        (PORT datad (471:471:471) (549:549:549))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (975:975:975) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1246:1246:1246))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (881:881:881))
        (PORT datab (634:634:634) (735:735:735))
        (PORT datac (1068:1068:1068) (1246:1246:1246))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1520:1520:1520))
        (PORT datab (129:129:129) (158:158:158))
        (PORT datac (605:605:605) (673:673:673))
        (PORT datad (346:346:346) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (464:464:464))
        (PORT datad (295:295:295) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (777:777:777))
        (PORT datac (604:604:604) (702:702:702))
        (PORT datad (343:343:343) (414:414:414))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (357:357:357))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (471:471:471) (541:541:541))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (141:141:141))
        (PORT datab (112:112:112) (140:140:140))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (142:142:142))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (166:166:166) (190:190:190))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (465:465:465))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (1282:1282:1282) (1493:1493:1493))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (106:106:106) (126:126:126))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (123:123:123) (148:148:148))
        (PORT datac (122:122:122) (161:161:161))
        (PORT datad (295:295:295) (331:331:331))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (751:751:751))
        (PORT datac (115:115:115) (137:137:137))
        (PORT datad (543:543:543) (606:606:606))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (605:605:605))
        (PORT datab (139:139:139) (186:186:186))
        (PORT datac (114:114:114) (137:137:137))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (160:160:160))
        (PORT datab (140:140:140) (187:187:187))
        (PORT datad (544:544:544) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (721:721:721) (793:793:793))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (597:597:597) (630:630:630))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1031:1031:1031))
        (PORT datab (1372:1372:1372) (1566:1566:1566))
        (PORT datac (1242:1242:1242) (1441:1441:1441))
        (PORT datad (984:984:984) (1133:1133:1133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (1003:1003:1003))
        (PORT datad (778:778:778) (921:921:921))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (196:196:196))
        (PORT datab (799:799:799) (931:931:931))
        (PORT datac (728:728:728) (826:826:826))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1266:1266:1266))
        (PORT datab (159:159:159) (208:208:208))
        (PORT datac (156:156:156) (203:203:203))
        (PORT datad (910:910:910) (1062:1062:1062))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (262:262:262))
        (PORT datab (566:566:566) (640:640:640))
        (PORT datac (430:430:430) (490:490:490))
        (PORT datad (418:418:418) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (216:216:216))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (347:347:347) (412:412:412))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (358:358:358))
        (PORT datab (123:123:123) (148:148:148))
        (PORT datac (429:429:429) (486:486:486))
        (PORT datad (113:113:113) (137:137:137))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (144:144:144))
        (PORT datab (129:129:129) (158:158:158))
        (PORT datac (1284:1284:1284) (1495:1495:1495))
        (PORT datad (295:295:295) (331:331:331))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (436:436:436))
        (PORT datab (353:353:353) (416:416:416))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (217:217:217))
        (PORT datac (337:337:337) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1031:1031:1031))
        (PORT datad (145:145:145) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (435:435:435))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (212:212:212))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (269:269:269) (287:287:287))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_010\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (568:568:568))
        (PORT datab (752:752:752) (860:860:860))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (424:424:424) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (470:470:470) (515:515:515))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (667:667:667))
        (PORT datab (480:480:480) (554:554:554))
        (PORT datac (1066:1066:1066) (1245:1245:1245))
        (PORT datad (344:344:344) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (521:521:521) (589:589:589))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (208:208:208))
        (PORT datab (335:335:335) (391:391:391))
        (PORT datad (186:186:186) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src9_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (440:440:440))
        (PORT datab (619:619:619) (723:723:723))
        (PORT datac (1145:1145:1145) (1325:1325:1325))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (819:819:819))
        (PORT datab (1212:1212:1212) (1401:1401:1401))
        (PORT datac (450:450:450) (516:516:516))
        (PORT datad (983:983:983) (1130:1130:1130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (923:923:923))
        (PORT datab (554:554:554) (621:621:621))
        (PORT datac (926:926:926) (1070:1070:1070))
        (PORT datad (293:293:293) (320:320:320))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (678:678:678) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (595:595:595))
        (PORT datab (619:619:619) (722:722:722))
        (PORT datac (1146:1146:1146) (1325:1325:1325))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (437:437:437))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (440:440:440) (495:495:495))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (226:226:226))
        (PORT datab (761:761:761) (862:862:862))
        (PORT datac (710:710:710) (827:827:827))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (221:221:221))
        (PORT datab (111:111:111) (137:137:137))
        (PORT datac (169:169:169) (198:198:198))
        (PORT datad (328:328:328) (385:385:385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (602:602:602))
        (PORT datac (784:784:784) (918:918:918))
        (PORT datad (152:152:152) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (222:222:222))
        (PORT datab (215:215:215) (260:260:260))
        (PORT datac (306:306:306) (343:343:343))
        (PORT datad (329:329:329) (386:386:386))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (137:137:137))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (532:532:532))
        (PORT datab (109:109:109) (135:135:135))
        (PORT datac (328:328:328) (373:373:373))
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (223:223:223))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (131:131:131) (175:175:175))
        (PORT datad (148:148:148) (195:195:195))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (394:394:394))
        (PORT datab (109:109:109) (133:133:133))
        (PORT datac (103:103:103) (122:122:122))
        (PORT datad (331:331:331) (389:389:389))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (200:200:200))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (222:222:222))
        (PORT datab (136:136:136) (181:181:181))
        (PORT datac (444:444:444) (525:525:525))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (427:427:427))
        (PORT datad (154:154:154) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (215:215:215))
        (PORT datab (136:136:136) (181:181:181))
        (PORT datac (340:340:340) (398:398:398))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (445:445:445))
        (PORT datac (477:477:477) (559:559:559))
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (421:421:421) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (261:261:261))
        (PORT datab (354:354:354) (418:418:418))
        (PORT datac (476:476:476) (557:557:557))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (421:421:421) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (262:262:262))
        (PORT datab (492:492:492) (576:576:576))
        (PORT datad (338:338:338) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (488:488:488) (525:525:525))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (422:422:422) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (221:221:221))
        (PORT datab (523:523:523) (606:606:606))
        (PORT datac (438:438:438) (500:500:500))
        (PORT datad (343:343:343) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (394:394:394))
        (PORT datad (151:151:151) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT asdata (268:268:268) (285:285:285))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (447:447:447))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1264:1264:1264))
        (PORT asdata (271:271:271) (288:288:288))
        (PORT clrn (1250:1250:1250) (1215:1215:1215))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_011\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (998:998:998))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datac (939:939:939) (1079:1079:1079))
        (PORT datad (840:840:840) (960:960:960))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (928:928:928) (1087:1087:1087))
        (PORT datac (1037:1037:1037) (1193:1193:1193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src10_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (866:866:866))
        (PORT datab (125:125:125) (152:152:152))
        (PORT datac (999:999:999) (1154:1154:1154))
        (PORT datad (478:478:478) (558:558:558))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (193:193:193))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datac (154:154:154) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (484:484:484) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (192:192:192))
        (PORT datab (149:149:149) (194:194:194))
        (PORT datac (922:922:922) (1068:1068:1068))
        (PORT datad (456:456:456) (520:520:520))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (344:344:344))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (103:103:103) (122:122:122))
        (PORT datad (277:277:277) (308:308:308))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (198:198:198))
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (623:623:623))
        (PORT datab (613:613:613) (686:686:686))
        (PORT datac (176:176:176) (196:196:196))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (259:259:259))
        (PORT datab (122:122:122) (147:147:147))
        (PORT datac (177:177:177) (203:203:203))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (289:289:289))
        (PORT datac (901:901:901) (1055:1055:1055))
        (PORT datad (563:563:563) (654:654:654))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (348:348:348))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (150:150:150) (200:200:200))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datab (1297:1297:1297) (1504:1504:1504))
        (PORT datac (152:152:152) (202:202:202))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (414:414:414))
        (PORT datad (216:216:216) (268:268:268))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (189:189:189) (219:219:219))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (159:159:159))
        (PORT datac (431:431:431) (495:495:495))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (PORT ena (404:404:404) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (385:385:385))
        (PORT datab (436:436:436) (501:501:501))
        (PORT datac (171:171:171) (190:190:190))
        (PORT datad (201:201:201) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1237:1237:1237) (1203:1203:1203))
        (PORT ena (404:404:404) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (519:519:519))
        (PORT datab (145:145:145) (189:189:189))
        (PORT datad (113:113:113) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (484:484:484) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (160:160:160))
        (PORT datab (231:231:231) (289:289:289))
        (PORT datac (430:430:430) (494:494:494))
        (PORT datad (321:321:321) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (351:351:351))
        (PORT datab (117:117:117) (140:140:140))
        (PORT datac (1277:1277:1277) (1481:1481:1481))
        (PORT datad (279:279:279) (310:310:310))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (137:137:137))
        (PORT datac (152:152:152) (202:202:202))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (222:222:222))
        (PORT datad (314:314:314) (373:373:373))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (204:204:204))
        (PORT datac (134:134:134) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT asdata (270:270:270) (287:287:287))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (225:225:225))
        (PORT datad (277:277:277) (308:308:308))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1241:1241:1241))
        (PORT asdata (269:269:269) (287:287:287))
        (PORT clrn (1235:1235:1235) (1202:1202:1202))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_012\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (451:451:451))
        (PORT datab (131:131:131) (163:163:163))
        (PORT datac (454:454:454) (532:532:532))
        (PORT datad (503:503:503) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (927:927:927) (1051:1051:1051))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (447:447:447))
        (PORT datab (753:753:753) (862:862:862))
        (PORT datac (551:551:551) (630:630:630))
        (PORT datad (423:423:423) (490:490:490))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (370:370:370) (416:416:416))
        (PORT clrn (1240:1240:1240) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (645:645:645))
        (PORT datab (428:428:428) (486:486:486))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (206:206:206))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (156:156:156) (181:181:181))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (976:976:976))
        (PORT datab (851:851:851) (1004:1004:1004))
        (PORT datac (729:729:729) (827:827:827))
        (PORT datad (782:782:782) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1138:1138:1138))
        (PORT datac (867:867:867) (994:994:994))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src15_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (538:538:538))
        (PORT datab (482:482:482) (547:547:547))
        (PORT datac (424:424:424) (486:486:486))
        (PORT datad (734:734:734) (840:840:840))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (726:726:726))
        (PORT datab (632:632:632) (714:714:714))
        (PORT datac (633:633:633) (725:725:725))
        (PORT datad (732:732:732) (836:836:836))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1053:1053:1053))
        (PORT datab (466:466:466) (537:537:537))
        (PORT datac (845:845:845) (981:981:981))
        (PORT datad (542:542:542) (619:619:619))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (439:439:439) (465:465:465))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (PORT ena (494:494:494) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (485:485:485))
        (PORT datab (719:719:719) (822:822:822))
        (PORT datac (812:812:812) (925:925:925))
        (PORT datad (325:325:325) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (389:389:389))
        (PORT datad (326:326:326) (393:393:393))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (260:260:260))
        (PORT datab (145:145:145) (188:188:188))
        (PORT datac (532:532:532) (607:607:607))
        (PORT datad (489:489:489) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (854:854:854))
        (PORT datab (773:773:773) (874:874:874))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (203:203:203) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (145:145:145))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (184:184:184) (214:214:214))
        (PORT datad (210:210:210) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (418:418:418))
        (PORT datac (791:791:791) (929:929:929))
        (PORT datad (489:489:489) (577:577:577))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (214:214:214) (258:258:258))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (185:185:185))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (223:223:223))
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (607:607:607) (708:708:708))
        (PORT datad (281:281:281) (315:315:315))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (139:139:139))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (293:293:293))
        (PORT datab (156:156:156) (207:207:207))
        (PORT datad (142:142:142) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (204:204:204))
        (PORT datab (121:121:121) (146:146:146))
        (PORT datac (186:186:186) (217:217:217))
        (PORT datad (275:275:275) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (291:291:291))
        (PORT datab (108:108:108) (134:134:134))
        (PORT datad (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (282:282:282))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (1166:1166:1166) (1354:1354:1354))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (234:234:234))
        (PORT datab (134:134:134) (178:178:178))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (487:487:487))
        (PORT datab (721:721:721) (824:824:824))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (486:486:486))
        (PORT datab (719:719:719) (823:823:823))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (261:261:261))
        (PORT datab (435:435:435) (498:498:498))
        (PORT datac (441:441:441) (504:504:504))
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (PORT ena (494:494:494) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (559:559:559))
        (PORT datab (131:131:131) (162:162:162))
        (PORT datac (553:553:553) (641:641:641))
        (PORT datad (468:468:468) (550:550:550))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (512:512:512) (580:580:580))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (206:206:206))
        (PORT datad (808:808:808) (923:923:923))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (206:206:206))
        (PORT datad (210:210:210) (265:265:265))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (PORT ena (477:477:477) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (212:212:212))
        (PORT datad (283:283:283) (317:317:317))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (PORT ena (477:477:477) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (138:138:138) (185:185:185))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1285:1285:1285))
        (PORT datab (736:736:736) (865:865:865))
        (PORT datac (923:923:923) (1079:1079:1079))
        (PORT datad (686:686:686) (785:785:785))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1248:1248:1248))
        (PORT datab (790:790:790) (921:921:921))
        (PORT datac (735:735:735) (833:833:833))
        (PORT datad (99:99:99) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src14_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (474:474:474))
        (PORT datab (861:861:861) (1001:1001:1001))
        (PORT datac (668:668:668) (765:765:765))
        (PORT datad (562:562:562) (643:643:643))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (PORT ena (422:422:422) (445:445:445))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (402:402:402))
        (PORT datab (630:630:630) (714:714:714))
        (PORT datac (146:146:146) (191:191:191))
        (PORT datad (706:706:706) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (204:204:204))
        (PORT datac (151:151:151) (198:198:198))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (388:388:388))
        (PORT datab (295:295:295) (328:328:328))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (237:237:237))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (378:378:378))
        (PORT datac (148:148:148) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (618:618:618) (730:730:730))
        (PORT datac (456:456:456) (515:515:515))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (1010:1010:1010))
        (PORT datac (471:471:471) (556:556:556))
        (PORT datad (734:734:734) (853:853:853))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (374:374:374))
        (PORT datab (435:435:435) (483:483:483))
        (PORT datac (149:149:149) (196:196:196))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (144:144:144))
        (PORT datab (317:317:317) (366:366:366))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (146:146:146))
        (PORT datab (318:318:318) (367:367:367))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (101:101:101) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (405:405:405))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datac (147:147:147) (193:193:193))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (400:400:400))
        (PORT datac (144:144:144) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (110:110:110) (129:129:129))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (396:396:396))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (105:105:105) (125:125:125))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (217:217:217))
        (PORT datab (187:187:187) (215:215:215))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (290:290:290))
        (PORT datab (202:202:202) (239:239:239))
        (PORT datac (111:111:111) (133:133:133))
        (PORT datad (196:196:196) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (313:313:313))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (264:264:264))
        (PORT datab (186:186:186) (213:213:213))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1254:1254:1254))
        (PORT asdata (335:335:335) (359:359:359))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (488:488:488) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (395:395:395))
        (PORT datab (126:126:126) (153:153:153))
        (PORT datac (141:141:141) (186:186:186))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (372:372:372))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (330:330:330) (370:370:370))
        (PORT datad (324:324:324) (380:380:380))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (143:143:143))
        (PORT datac (149:149:149) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (433:433:433))
        (PORT datad (212:212:212) (260:260:260))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT asdata (335:335:335) (355:355:355))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (391:391:391))
        (PORT datad (202:202:202) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1262:1262:1262))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT clrn (1248:1248:1248) (1213:1213:1213))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_016\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (201:201:201))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (725:725:725))
        (PORT datab (604:604:604) (703:703:703))
        (PORT datac (733:733:733) (830:830:830))
        (PORT datad (615:615:615) (691:691:691))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1221:1221:1221))
        (PORT datab (468:468:468) (539:539:539))
        (PORT datac (695:695:695) (793:793:793))
        (PORT datad (733:733:733) (842:842:842))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (396:396:396))
        (PORT datab (851:851:851) (1004:1004:1004))
        (PORT datac (733:733:733) (831:831:831))
        (PORT datad (780:780:780) (922:922:922))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (548:548:548))
        (PORT datab (796:796:796) (927:927:927))
        (PORT datac (277:277:277) (305:305:305))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (495:495:495) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (235:235:235))
        (PORT datab (452:452:452) (513:513:513))
        (PORT datac (604:604:604) (701:701:701))
        (PORT datad (216:216:216) (268:268:268))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (182:182:182))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (206:206:206))
        (PORT datab (814:814:814) (967:967:967))
        (PORT datad (515:515:515) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (270:270:270))
        (PORT datab (187:187:187) (225:225:225))
        (PORT datac (108:108:108) (128:128:128))
        (PORT datad (198:198:198) (237:237:237))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (761:761:761))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (146:146:146) (194:194:194))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (122:122:122) (147:147:147))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (178:178:178) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (152:152:152))
        (PORT datab (452:452:452) (513:513:513))
        (PORT datad (185:185:185) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (262:262:262))
        (PORT datab (317:317:317) (383:383:383))
        (PORT datac (434:434:434) (493:493:493))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (173:173:173) (202:202:202))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datab (453:453:453) (515:515:515))
        (PORT datad (182:182:182) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT asdata (438:438:438) (465:465:465))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (495:495:495) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (206:206:206))
        (PORT datab (875:875:875) (1004:1004:1004))
        (PORT datac (491:491:491) (571:571:571))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1203:1203:1203))
        (PORT datab (1007:1007:1007) (1173:1173:1173))
        (PORT datad (267:267:267) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (330:330:330))
        (PORT datab (163:163:163) (215:215:215))
        (PORT datac (192:192:192) (229:229:229))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (176:176:176) (207:207:207))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (763:763:763))
        (PORT datab (112:112:112) (138:138:138))
        (PORT datac (193:193:193) (230:230:230))
        (PORT datad (277:277:277) (314:314:314))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (216:216:216))
        (PORT datac (161:161:161) (188:188:188))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (204:204:204))
        (PORT datac (148:148:148) (196:196:196))
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (155:155:155))
        (PORT datab (210:210:210) (250:250:250))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (276:276:276) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (212:212:212))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (135:135:135) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (216:216:216))
        (PORT datad (277:277:277) (314:314:314))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (PORT ena (422:422:422) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (263:263:263))
        (PORT datab (621:621:621) (722:722:722))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1245:1245:1245))
        (PORT asdata (341:341:341) (367:367:367))
        (PORT clrn (1239:1239:1239) (1203:1203:1203))
        (PORT ena (422:422:422) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_015\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (838:838:838))
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (608:608:608) (705:705:705))
        (PORT datad (707:707:707) (803:803:803))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (631:631:631) (713:713:713))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (568:568:568))
        (PORT datab (488:488:488) (578:578:578))
        (PORT datac (734:734:734) (840:840:840))
        (PORT datad (425:425:425) (493:493:493))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1238:1238:1238) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (489:489:489) (547:547:547))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (382:382:382))
        (PORT datab (439:439:439) (500:500:500))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (706:706:706))
        (PORT datab (939:939:939) (1099:1099:1099))
        (PORT datac (704:704:704) (820:820:820))
        (PORT datad (718:718:718) (844:844:844))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src16_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (895:895:895) (1038:1038:1038))
        (PORT datac (339:339:339) (381:381:381))
        (PORT datad (634:634:634) (719:719:719))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (295:295:295))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (368:368:368))
        (PORT datab (225:225:225) (280:280:280))
        (PORT datac (429:429:429) (483:483:483))
        (PORT datad (183:183:183) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (514:514:514) (551:551:551))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datac (329:329:329) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (107:107:107) (128:128:128))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (293:293:293))
        (PORT datab (126:126:126) (153:153:153))
        (PORT datac (331:331:331) (382:382:382))
        (PORT datad (453:453:453) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (137:137:137))
        (PORT datab (133:133:133) (177:177:177))
        (PORT datac (294:294:294) (325:325:325))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (538:538:538))
        (PORT datac (110:110:110) (131:131:131))
        (PORT datad (111:111:111) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (340:340:340) (365:365:365))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (PORT ena (514:514:514) (551:551:551))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (935:935:935))
        (PORT datad (336:336:336) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (223:223:223) (262:262:262))
        (PORT datac (331:331:331) (382:382:382))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1273:1273:1273))
        (PORT datab (146:146:146) (189:189:189))
        (PORT datac (276:276:276) (319:319:319))
        (PORT datad (722:722:722) (813:813:813))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (154:154:154) (205:205:205))
        (PORT datad (289:289:289) (326:326:326))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (171:171:171))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (184:184:184) (210:210:210))
        (PORT datac (97:97:97) (117:117:117))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (136:136:136))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (141:141:141))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datad (168:168:168) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (311:311:311))
        (PORT datab (223:223:223) (278:278:278))
        (PORT datac (152:152:152) (202:202:202))
        (PORT datad (289:289:289) (327:327:327))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1388:1388:1388))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (151:151:151) (201:201:201))
        (PORT datad (204:204:204) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1390:1390:1390))
        (PORT datab (312:312:312) (369:369:369))
        (PORT datac (104:104:104) (124:124:124))
        (PORT datad (290:290:290) (327:327:327))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (139:139:139))
        (PORT datac (151:151:151) (201:201:201))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (197:197:197))
        (PORT datac (153:153:153) (204:204:204))
        (PORT datad (141:141:141) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (145:145:145))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (281:281:281) (325:325:325))
        (PORT datad (290:290:290) (328:328:328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (195:195:195))
        (PORT datab (111:111:111) (137:137:137))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (222:222:222))
        (PORT datad (298:298:298) (347:347:347))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (198:198:198))
        (PORT datad (142:142:142) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (272:272:272) (290:290:290))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (PORT ena (582:582:582) (625:625:625))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (255:255:255))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (352:352:352) (385:385:385))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (PORT ena (582:582:582) (625:625:625))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_018\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (182:182:182))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (140:140:140) (186:186:186))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (347:347:347) (400:400:400))
        (PORT datac (447:447:447) (520:520:520))
        (PORT datad (312:312:312) (367:367:367))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (357:357:357) (396:396:396))
        (PORT clrn (1246:1246:1246) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (382:382:382))
        (PORT datab (436:436:436) (492:492:492))
        (PORT datac (289:289:289) (332:332:332))
        (PORT datad (189:189:189) (233:233:233))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1285:1285:1285))
        (PORT datab (736:736:736) (865:865:865))
        (PORT datac (920:920:920) (1075:1075:1075))
        (PORT datad (688:688:688) (787:787:787))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src18_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1284:1284:1284))
        (PORT datab (437:437:437) (487:487:487))
        (PORT datac (423:423:423) (471:471:471))
        (PORT datad (445:445:445) (515:515:515))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (139:139:139) (184:184:184))
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (655:655:655) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (239:239:239))
        (PORT datab (144:144:144) (187:187:187))
        (PORT datac (131:131:131) (169:169:169))
        (PORT datad (322:322:322) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (944:944:944))
        (PORT datab (397:397:397) (480:480:480))
        (PORT datac (334:334:334) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1036:1036:1036))
        (PORT datab (397:397:397) (481:481:481))
        (PORT datac (391:391:391) (459:459:459))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (544:544:544))
        (PORT datab (126:126:126) (153:153:153))
        (PORT datac (725:725:725) (831:831:831))
        (PORT datad (183:183:183) (219:219:219))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (226:226:226))
        (PORT datac (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (235:235:235))
        (PORT datab (153:153:153) (203:203:203))
        (PORT datac (126:126:126) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datac (163:163:163) (187:187:187))
        (PORT datad (187:187:187) (224:224:224))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (139:139:139))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (540:540:540))
        (PORT datab (185:185:185) (223:223:223))
        (PORT datac (159:159:159) (207:207:207))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (221:221:221))
        (PORT datab (917:917:917) (1039:1039:1039))
        (PORT datac (1166:1166:1166) (1360:1360:1360))
        (PORT datad (380:380:380) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (209:209:209))
        (PORT datad (447:447:447) (512:512:512))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (233:233:233))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (207:207:207) (248:248:248))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (212:212:212))
        (PORT datab (124:124:124) (152:152:152))
        (PORT datac (178:178:178) (213:213:213))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (736:736:736))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (158:158:158) (206:206:206))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (460:460:460))
        (PORT datad (379:379:379) (459:459:459))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (229:229:229))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (328:328:328) (370:370:370))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (243:243:243))
        (PORT datac (339:339:339) (378:378:378))
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (139:139:139) (185:185:185))
        (PORT datac (291:291:291) (347:347:347))
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1214:1214:1214))
        (PORT ena (655:655:655) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (482:482:482))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (450:450:450) (523:523:523))
        (PORT datad (326:326:326) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (473:473:473) (522:522:522))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src17_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (538:538:538))
        (PORT datab (294:294:294) (337:337:337))
        (PORT datad (299:299:299) (340:340:340))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (825:825:825))
        (PORT datab (679:679:679) (777:777:777))
        (PORT datac (471:471:471) (552:552:552))
        (PORT datad (892:892:892) (1037:1037:1037))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (PORT ena (493:493:493) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (225:225:225))
        (PORT datab (158:158:158) (209:209:209))
        (PORT datac (144:144:144) (189:189:189))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (531:531:531))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datac (143:143:143) (188:188:188))
        (PORT datad (603:603:603) (703:703:703))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (417:417:417))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (159:159:159) (208:208:208))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (185:185:185))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (461:461:461))
        (PORT datac (797:797:797) (948:948:948))
        (PORT datad (514:514:514) (612:612:612))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (417:417:417))
        (PORT datab (317:317:317) (364:364:364))
        (PORT datac (153:153:153) (201:201:201))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (425:425:425))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (1170:1170:1170) (1372:1372:1372))
        (PORT datad (350:350:350) (391:391:391))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (210:210:210))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (154:154:154) (202:202:202))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (428:428:428))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (349:349:349) (393:393:393))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (197:197:197))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (230:230:230))
        (PORT datab (136:136:136) (182:182:182))
        (PORT datac (1171:1171:1171) (1373:1373:1373))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1260:1260:1260))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (207:207:207))
        (PORT datac (146:146:146) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (540:540:540))
        (PORT datab (306:306:306) (363:363:363))
        (PORT datac (103:103:103) (122:122:122))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (182:182:182) (209:209:209))
        (PORT datad (199:199:199) (227:227:227))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1260:1260:1260))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (PORT ena (420:420:420) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (269:269:269))
        (PORT datab (132:132:132) (156:156:156))
        (PORT datac (280:280:280) (325:325:325))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (268:268:268) (297:297:297))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1260:1260:1260))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (PORT ena (420:420:420) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (231:231:231))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datad (199:199:199) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1261:1261:1261))
        (PORT asdata (438:438:438) (464:464:464))
        (PORT clrn (1247:1247:1247) (1212:1212:1212))
        (PORT ena (493:493:493) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (878:878:878))
        (PORT datab (587:587:587) (684:684:684))
        (PORT datac (143:143:143) (188:188:188))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (423:423:423))
        (PORT datad (198:198:198) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (268:268:268) (285:285:285))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (235:235:235))
        (PORT datab (474:474:474) (546:546:546))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (270:270:270) (287:287:287))
        (PORT clrn (1243:1243:1243) (1207:1207:1207))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_019\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (178:178:178))
        (PORT datad (132:132:132) (181:181:181))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (235:235:235))
        (PORT datad (187:187:187) (223:223:223))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (174:174:174))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (488:488:488))
        (PORT datad (190:190:190) (228:228:228))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT asdata (341:341:341) (366:366:366))
        (PORT clrn (1243:1243:1243) (1210:1210:1210))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_020\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (133:133:133) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datad (430:430:430) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (567:567:567))
        (PORT datab (895:895:895) (1044:1044:1044))
        (PORT datac (823:823:823) (963:963:963))
        (PORT datad (532:532:532) (597:597:597))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (1098:1098:1098))
        (PORT datad (926:926:926) (1080:1080:1080))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src19_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (542:542:542))
        (PORT datab (485:485:485) (551:551:551))
        (PORT datac (266:266:266) (304:304:304))
        (PORT datad (737:737:737) (843:843:843))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (327:327:327))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (104:104:104) (123:123:123))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (632:632:632) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (160:160:160))
        (PORT datab (643:643:643) (738:738:738))
        (PORT datac (312:312:312) (367:367:367))
        (PORT datad (472:472:472) (544:544:544))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (212:212:212))
        (PORT datac (140:140:140) (183:183:183))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (391:391:391))
        (PORT datab (443:443:443) (514:514:514))
        (PORT datac (420:420:420) (475:475:475))
        (PORT datad (896:896:896) (1031:1031:1031))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (171:171:171))
        (PORT datab (332:332:332) (387:387:387))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datac (797:797:797) (947:947:947))
        (PORT datad (515:515:515) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (413:413:413))
        (PORT datab (218:218:218) (263:263:263))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1260:1260:1260))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (511:511:511))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datac (347:347:347) (405:405:405))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datac (626:626:626) (741:741:741))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (162:162:162))
        (PORT datab (130:130:130) (160:160:160))
        (PORT datac (317:317:317) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (284:284:284))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (162:162:162) (215:215:215))
        (PORT datac (116:116:116) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (417:417:417))
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1260:1260:1260))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (199:199:199))
        (PORT datab (384:384:384) (458:458:458))
        (PORT datac (624:624:624) (739:739:739))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (863:863:863))
        (PORT datac (314:314:314) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (328:328:328) (382:382:382))
        (PORT datac (115:115:115) (139:139:139))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (534:534:534))
        (PORT datac (452:452:452) (526:526:526))
        (PORT datad (300:300:300) (342:342:342))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (PORT ena (602:602:602) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (822:822:822))
        (PORT datab (436:436:436) (495:495:495))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (PORT ena (602:602:602) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (536:536:536))
        (PORT datab (317:317:317) (376:376:376))
        (PORT datac (455:455:455) (529:529:529))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (PORT ena (632:632:632) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (859:859:859))
        (PORT datab (891:891:891) (1034:1034:1034))
        (PORT datac (312:312:312) (367:367:367))
        (PORT datad (444:444:444) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (169:169:169))
        (PORT datab (158:158:158) (209:209:209))
        (PORT datac (314:314:314) (358:358:358))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (164:164:164))
        (PORT datab (161:161:161) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (184:184:184))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (712:712:712) (784:784:784))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (PORT ena (616:616:616) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (878:878:878))
        (PORT datad (746:746:746) (867:867:867))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (PORT ena (616:616:616) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_021\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (420:420:420))
        (PORT datab (204:204:204) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (769:769:769))
        (PORT datab (763:763:763) (889:889:889))
        (PORT datac (398:398:398) (454:454:454))
        (PORT datad (696:696:696) (788:788:788))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (879:879:879) (980:980:980))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (585:585:585))
        (PORT datac (372:372:372) (441:441:441))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (203:203:203))
        (PORT datac (148:148:148) (197:197:197))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (722:722:722))
        (PORT datab (387:387:387) (460:460:460))
        (PORT datac (480:480:480) (566:566:566))
        (PORT datad (620:620:620) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (512:512:512))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (182:182:182) (217:217:217))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (197:197:197))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (131:131:131) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (138:138:138))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (138:138:138))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (445:445:445))
        (PORT datab (389:389:389) (462:462:462))
        (PORT datac (320:320:320) (367:367:367))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (224:224:224))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (431:431:431) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (459:459:459))
        (PORT datac (703:703:703) (828:828:828))
        (PORT datad (730:730:730) (843:843:843))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (513:513:513))
        (PORT datab (136:136:136) (181:181:181))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (581:581:581))
        (PORT datab (112:112:112) (139:139:139))
        (PORT datac (151:151:151) (200:200:200))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (390:390:390))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (288:288:288) (315:315:315))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (655:655:655) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (477:477:477))
        (PORT datab (794:794:794) (920:920:920))
        (PORT datac (574:574:574) (664:664:664))
        (PORT datad (639:639:639) (740:740:740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (297:297:297) (334:334:334))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (215:215:215))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (640:640:640) (713:713:713))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (321:321:321))
        (PORT datab (341:341:341) (404:404:404))
        (PORT datac (160:160:160) (186:186:186))
        (PORT datad (265:265:265) (297:297:297))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (793:793:793))
        (PORT datac (368:368:368) (429:429:429))
        (PORT datad (349:349:349) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (550:550:550))
        (PORT datab (794:794:794) (942:942:942))
        (PORT datac (110:110:110) (131:131:131))
        (PORT datad (833:833:833) (980:980:980))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (793:793:793) (924:924:924))
        (PORT datac (733:733:733) (831:831:831))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (112:112:112))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (414:414:414))
        (PORT datac (321:321:321) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (422:422:422) (503:503:503))
        (PORT datad (344:344:344) (400:400:400))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (979:979:979))
        (PORT datab (781:781:781) (914:914:914))
        (PORT datac (319:319:319) (392:392:392))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (283:283:283))
        (PORT datab (196:196:196) (231:231:231))
        (PORT datac (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (217:217:217))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (107:107:107) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (216:216:216))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (106:106:106) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (415:415:415))
        (PORT datab (505:505:505) (585:585:585))
        (PORT datad (811:811:811) (955:955:955))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (281:281:281))
        (PORT datab (137:137:137) (183:183:183))
        (PORT datac (179:179:179) (211:211:211))
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (282:282:282))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (762:762:762) (892:892:892))
        (PORT datad (129:129:129) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (135:135:135) (178:178:178))
        (PORT datac (178:178:178) (209:209:209))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (524:524:524))
        (PORT datac (362:362:362) (415:415:415))
        (PORT datad (188:188:188) (214:214:214))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (455:455:455) (524:524:524))
        (PORT datac (362:362:362) (414:414:414))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (501:501:501) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (416:416:416))
        (PORT datab (474:474:474) (551:551:551))
        (PORT datac (320:320:320) (392:392:392))
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (156:156:156) (202:202:202))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (233:233:233))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (175:175:175) (202:202:202))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (148:148:148))
        (PORT datac (183:183:183) (215:215:215))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (764:764:764) (895:895:895))
        (PORT datad (132:132:132) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (192:192:192))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (156:156:156) (202:202:202))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (403:403:403))
        (PORT datab (171:171:171) (222:222:222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (201:201:201))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (224:224:224))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1257:1257:1257))
        (PORT asdata (269:269:269) (287:287:287))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1126:1126:1126))
        (PORT datac (285:285:285) (330:330:330))
        (PORT datad (607:607:607) (695:695:695))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1355:1355:1355))
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (PORT ena (3428:3428:3428) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3489:3489:3489))
        (PORT d[1] (1459:1459:1459) (1681:1681:1681))
        (PORT d[2] (2477:2477:2477) (2852:2852:2852))
        (PORT d[3] (2678:2678:2678) (3101:3101:3101))
        (PORT d[4] (1405:1405:1405) (1623:1623:1623))
        (PORT d[5] (1064:1064:1064) (1220:1220:1220))
        (PORT d[6] (2397:2397:2397) (2787:2787:2787))
        (PORT d[7] (3479:3479:3479) (4022:4022:4022))
        (PORT d[8] (1780:1780:1780) (2042:2042:2042))
        (PORT d[9] (2419:2419:2419) (2793:2793:2793))
        (PORT d[10] (3171:3171:3171) (3620:3620:3620))
        (PORT d[11] (1432:1432:1432) (1681:1681:1681))
        (PORT d[12] (2072:2072:2072) (2413:2413:2413))
        (PORT clk (1435:1435:1435) (1413:1413:1413))
        (PORT ena (3425:3425:3425) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2443:2443:2443))
        (PORT clk (1435:1435:1435) (1413:1413:1413))
        (PORT ena (3425:3425:3425) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1538:1538:1538))
        (PORT clk (1435:1435:1435) (1413:1413:1413))
        (PORT ena (3425:3425:3425) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1064:1064:1064))
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (PORT ena (3428:3428:3428) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (PORT d[0] (3428:3428:3428) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1390:1390:1390))
        (PORT datab (1433:1433:1433) (1688:1688:1688))
        (PORT datac (879:879:879) (1023:1023:1023))
        (PORT datad (690:690:690) (789:789:789))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2128:2128:2128))
        (PORT clk (1453:1453:1453) (1435:1435:1435))
        (PORT ena (3051:3051:3051) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3224:3224:3224))
        (PORT d[1] (2091:2091:2091) (2425:2425:2425))
        (PORT d[2] (2680:2680:2680) (3090:3090:3090))
        (PORT d[3] (2387:2387:2387) (2721:2721:2721))
        (PORT d[4] (1770:1770:1770) (2073:2073:2073))
        (PORT d[5] (4062:4062:4062) (4562:4562:4562))
        (PORT d[6] (2400:2400:2400) (2782:2782:2782))
        (PORT d[7] (3254:3254:3254) (3744:3744:3744))
        (PORT d[8] (1572:1572:1572) (1780:1780:1780))
        (PORT d[9] (2372:2372:2372) (2715:2715:2715))
        (PORT d[10] (2834:2834:2834) (3217:3217:3217))
        (PORT d[11] (1491:1491:1491) (1740:1740:1740))
        (PORT d[12] (1358:1358:1358) (1585:1585:1585))
        (PORT clk (1451:1451:1451) (1433:1433:1433))
        (PORT ena (3048:3048:3048) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1988:1988:1988))
        (PORT clk (1451:1451:1451) (1433:1433:1433))
        (PORT ena (3048:3048:3048) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2402:2402:2402))
        (PORT clk (1451:1451:1451) (1433:1433:1433))
        (PORT ena (3048:3048:3048) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1850:1850:1850))
        (PORT clk (1453:1453:1453) (1435:1435:1435))
        (PORT ena (3051:3051:3051) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1435:1435:1435))
        (PORT d[0] (3051:3051:3051) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1389:1389:1389))
        (PORT datab (1433:1433:1433) (1688:1688:1688))
        (PORT datac (1170:1170:1170) (1322:1322:1322))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1177:1177:1177))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3244:3244:3244) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3689:3689:3689))
        (PORT d[1] (1613:1613:1613) (1848:1848:1848))
        (PORT d[2] (2478:2478:2478) (2855:2855:2855))
        (PORT d[3] (2854:2854:2854) (3303:3303:3303))
        (PORT d[4] (1591:1591:1591) (1838:1838:1838))
        (PORT d[5] (987:987:987) (1125:1125:1125))
        (PORT d[6] (2537:2537:2537) (2941:2941:2941))
        (PORT d[7] (3677:3677:3677) (4250:4250:4250))
        (PORT d[8] (1953:1953:1953) (2242:2242:2242))
        (PORT d[9] (2442:2442:2442) (2821:2821:2821))
        (PORT d[10] (3025:3025:3025) (3471:3471:3471))
        (PORT d[11] (1438:1438:1438) (1692:1692:1692))
        (PORT d[12] (2216:2216:2216) (2576:2576:2576))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3241:3241:3241) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2117:2117:2117))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3241:3241:3241) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1311:1311:1311))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3241:3241:3241) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1013:1013:1013))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3244:3244:3244) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT d[0] (3244:3244:3244) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2111:2111:2111))
        (PORT clk (1450:1450:1450) (1431:1431:1431))
        (PORT ena (2919:2919:2919) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3219:3219:3219))
        (PORT d[1] (2073:2073:2073) (2406:2406:2406))
        (PORT d[2] (2825:2825:2825) (3253:3253:3253))
        (PORT d[3] (2127:2127:2127) (2434:2434:2434))
        (PORT d[4] (1766:1766:1766) (2066:2066:2066))
        (PORT d[5] (4075:4075:4075) (4582:4582:4582))
        (PORT d[6] (2391:2391:2391) (2769:2769:2769))
        (PORT d[7] (2995:2995:2995) (3453:3453:3453))
        (PORT d[8] (1587:1587:1587) (1797:1797:1797))
        (PORT d[9] (2229:2229:2229) (2558:2558:2558))
        (PORT d[10] (2570:2570:2570) (2924:2924:2924))
        (PORT d[11] (1189:1189:1189) (1394:1394:1394))
        (PORT d[12] (1334:1334:1334) (1554:1554:1554))
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (PORT ena (2916:2916:2916) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2678:2678:2678))
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (PORT ena (2916:2916:2916) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2450:2450:2450))
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (PORT ena (2916:2916:2916) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1843:1843:1843))
        (PORT clk (1450:1450:1450) (1431:1431:1431))
        (PORT ena (2919:2919:2919) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1431:1431:1431))
        (PORT d[0] (2919:2919:2919) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1216:1216:1216))
        (PORT clk (1481:1481:1481) (1463:1463:1463))
        (PORT ena (4085:4085:4085) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3934:3934:3934))
        (PORT d[1] (1891:1891:1891) (2198:2198:2198))
        (PORT d[2] (3918:3918:3918) (4510:4510:4510))
        (PORT d[3] (2424:2424:2424) (2797:2797:2797))
        (PORT d[4] (1513:1513:1513) (1772:1772:1772))
        (PORT d[5] (5020:5020:5020) (5683:5683:5683))
        (PORT d[6] (2978:2978:2978) (3449:3449:3449))
        (PORT d[7] (3637:3637:3637) (4203:4203:4203))
        (PORT d[8] (1605:1605:1605) (1843:1843:1843))
        (PORT d[9] (2068:2068:2068) (2378:2378:2378))
        (PORT d[10] (3729:3729:3729) (4267:4267:4267))
        (PORT d[11] (1758:1758:1758) (2043:2043:2043))
        (PORT d[12] (1742:1742:1742) (2027:2027:2027))
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (PORT ena (4082:4082:4082) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1969:1969:1969))
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (PORT ena (4082:4082:4082) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3551:3551:3551))
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (PORT ena (4082:4082:4082) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1432:1432:1432))
        (PORT clk (1481:1481:1481) (1463:1463:1463))
        (PORT ena (4085:4085:4085) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1463:1463:1463))
        (PORT d[0] (4085:4085:4085) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (975:975:975))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (975:975:975))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2079:2079:2079))
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT ena (2929:2929:2929) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (3050:3050:3050))
        (PORT d[1] (2222:2222:2222) (2572:2572:2572))
        (PORT d[2] (2664:2664:2664) (3073:3073:3073))
        (PORT d[3] (2401:2401:2401) (2740:2740:2740))
        (PORT d[4] (1958:1958:1958) (2287:2287:2287))
        (PORT d[5] (4042:4042:4042) (4543:4543:4543))
        (PORT d[6] (2553:2553:2553) (2949:2949:2949))
        (PORT d[7] (3283:3283:3283) (3779:3779:3779))
        (PORT d[8] (1419:1419:1419) (1610:1610:1610))
        (PORT d[9] (2519:2519:2519) (2880:2880:2880))
        (PORT d[10] (2867:2867:2867) (3252:3252:3252))
        (PORT d[11] (1626:1626:1626) (1887:1887:1887))
        (PORT d[12] (1364:1364:1364) (1591:1591:1591))
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (PORT ena (2926:2926:2926) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3400:3400:3400))
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (PORT ena (2926:2926:2926) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2404:2404:2404))
        (PORT clk (1456:1456:1456) (1439:1439:1439))
        (PORT ena (2926:2926:2926) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1848:1848:1848))
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT ena (2929:2929:2929) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (PORT d[0] (2929:2929:2929) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1387:1387:1387))
        (PORT datab (1434:1434:1434) (1688:1688:1688))
        (PORT datac (486:486:486) (554:554:554))
        (PORT datad (1162:1162:1162) (1310:1310:1310))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1380:1380:1380))
        (PORT datab (902:902:902) (1015:1015:1015))
        (PORT datac (1243:1243:1243) (1424:1424:1424))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (135:135:135))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (1468:1468:1468) (1708:1708:1708))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1228:1228:1228))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1361:1361:1361) (1373:1373:1373))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (437:437:437))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (1040:1040:1040) (1206:1206:1206))
        (PORT datad (367:367:367) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1258:1258:1258))
        (PORT asdata (550:550:550) (614:614:614))
        (PORT clrn (1252:1252:1252) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1239:1239:1239))
        (PORT datab (1150:1150:1150) (1361:1361:1361))
        (PORT datad (515:515:515) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (412:412:412))
        (PORT datad (337:337:337) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1258:1258:1258))
        (PORT asdata (524:524:524) (590:590:590))
        (PORT clrn (1252:1252:1252) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (898:898:898))
        (PORT datab (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1287:1287:1287))
        (PORT datab (710:710:710) (820:820:820))
        (PORT datac (888:888:888) (1020:1020:1020))
        (PORT datad (324:324:324) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (203:203:203))
        (PORT datab (689:689:689) (779:779:779))
        (PORT datad (405:405:405) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (434:434:434))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (529:529:529))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (193:193:193))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datac (340:340:340) (381:381:381))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1382:1382:1382))
        (PORT datab (547:547:547) (636:636:636))
        (PORT datad (1174:1174:1174) (1382:1382:1382))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (620:620:620))
        (PORT datac (537:537:537) (611:611:611))
        (PORT datad (420:420:420) (470:470:470))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (136:136:136))
        (PORT datab (835:835:835) (966:966:966))
        (PORT datac (973:973:973) (1076:1076:1076))
        (PORT datad (709:709:709) (795:795:795))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (204:204:204))
        (PORT datab (178:178:178) (210:210:210))
        (PORT datad (405:405:405) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (523:523:523))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (653:653:653) (737:737:737))
        (PORT ena (637:637:637) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (534:534:534))
        (PORT datab (541:541:541) (630:630:630))
        (PORT datad (824:824:824) (945:945:945))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (892:892:892))
        (PORT datab (827:827:827) (941:941:941))
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (926:926:926))
        (PORT datab (513:513:513) (597:597:597))
        (PORT datac (931:931:931) (1077:1077:1077))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (141:141:141) (187:187:187))
        (PORT datac (108:108:108) (128:128:128))
        (PORT datad (312:312:312) (363:363:363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (283:283:283))
        (PORT datab (172:172:172) (203:203:203))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (197:197:197))
        (PORT datac (108:108:108) (129:129:129))
        (PORT datad (311:311:311) (362:362:362))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1257:1257:1257))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (376:376:376))
        (PORT datab (1218:1218:1218) (1401:1401:1401))
        (PORT datac (428:428:428) (495:495:495))
        (PORT datad (187:187:187) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (1020:1020:1020))
        (PORT datac (957:957:957) (1111:1111:1111))
        (PORT datad (136:136:136) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|pfdena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (403:403:403))
        (PORT datab (913:913:913) (1078:1078:1078))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|pfdena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (405:405:405))
        (PORT datab (136:136:136) (161:161:161))
        (PORT datac (959:959:959) (1113:1113:1113))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT asdata (818:818:818) (912:912:912))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (PORT ena (656:656:656) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (1145:1145:1145))
        (PORT datac (772:772:772) (897:897:897))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (632:632:632))
        (PORT datab (425:425:425) (519:519:519))
        (PORT datac (359:359:359) (428:428:428))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1244:1244:1244))
        (PORT datab (1535:1535:1535) (1801:1801:1801))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (295:295:295) (337:337:337))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2013:2013:2013))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (4236:4236:4236) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2810:2810:2810))
        (PORT d[1] (2948:2948:2948) (3418:3418:3418))
        (PORT d[2] (2954:2954:2954) (3401:3401:3401))
        (PORT d[3] (2008:2008:2008) (2308:2308:2308))
        (PORT d[4] (1658:1658:1658) (1931:1931:1931))
        (PORT d[5] (2690:2690:2690) (3022:3022:3022))
        (PORT d[6] (2971:2971:2971) (3442:3442:3442))
        (PORT d[7] (2381:2381:2381) (2731:2731:2731))
        (PORT d[8] (1411:1411:1411) (1618:1618:1618))
        (PORT d[9] (2077:2077:2077) (2392:2392:2392))
        (PORT d[10] (2949:2949:2949) (3358:3358:3358))
        (PORT d[11] (1310:1310:1310) (1526:1526:1526))
        (PORT d[12] (1093:1093:1093) (1277:1277:1277))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2407:2407:2407))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1995:1995:1995))
        (PORT clk (1441:1441:1441) (1417:1417:1417))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2426:2426:2426))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (4236:4236:4236) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT d[0] (4236:4236:4236) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (931:931:931))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1285:1285:1285))
        (PORT datab (813:813:813) (979:979:979))
        (PORT datad (576:576:576) (657:657:657))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1468:1468:1468))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (1398:1398:1398) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2580:2580:2580))
        (PORT d[1] (3213:3213:3213) (3732:3732:3732))
        (PORT d[2] (1728:1728:1728) (1960:1960:1960))
        (PORT d[3] (2633:2633:2633) (2991:2991:2991))
        (PORT d[4] (1499:1499:1499) (1759:1759:1759))
        (PORT d[5] (2229:2229:2229) (2531:2531:2531))
        (PORT d[6] (1734:1734:1734) (2003:2003:2003))
        (PORT d[7] (2071:2071:2071) (2347:2347:2347))
        (PORT d[8] (1655:1655:1655) (1901:1901:1901))
        (PORT d[9] (2121:2121:2121) (2408:2408:2408))
        (PORT d[10] (2019:2019:2019) (2281:2281:2281))
        (PORT d[11] (1076:1076:1076) (1260:1260:1260))
        (PORT d[12] (2419:2419:2419) (2797:2797:2797))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (1395:1395:1395) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1203:1203:1203))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (1395:1395:1395) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1807:1807:1807))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (1395:1395:1395) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1696:1696:1696))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (1398:1398:1398) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT d[0] (1398:1398:1398) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1287:1287:1287))
        (PORT datab (812:812:812) (979:979:979))
        (PORT datac (1334:1334:1334) (1540:1540:1540))
        (PORT datad (447:447:447) (500:500:500))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2006:2006:2006))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (4230:4230:4230) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2809:2809:2809))
        (PORT d[1] (2953:2953:2953) (3424:3424:3424))
        (PORT d[2] (2956:2956:2956) (3408:3408:3408))
        (PORT d[3] (2004:2004:2004) (2300:2300:2300))
        (PORT d[4] (2704:2704:2704) (3116:3116:3116))
        (PORT d[5] (2690:2690:2690) (3021:3021:3021))
        (PORT d[6] (2977:2977:2977) (3450:3450:3450))
        (PORT d[7] (2471:2471:2471) (2832:2832:2832))
        (PORT d[8] (1574:1574:1574) (1799:1799:1799))
        (PORT d[9] (2083:2083:2083) (2403:2403:2403))
        (PORT d[10] (2949:2949:2949) (3357:3357:3357))
        (PORT d[11] (1309:1309:1309) (1531:1531:1531))
        (PORT d[12] (1274:1274:1274) (1478:1478:1478))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (4227:4227:4227) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3391:3391:3391))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (4227:4227:4227) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2038:2038:2038))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
        (PORT ena (4227:4227:4227) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2415:2415:2415))
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT ena (4230:4230:4230) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1426:1426:1426))
        (PORT d[0] (4230:4230:4230) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (938:938:938))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1681:1681:1681))
        (PORT clk (1473:1473:1473) (1449:1449:1449))
        (PORT ena (1166:1166:1166) (1124:1124:1124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2942:2942:2942))
        (PORT d[1] (1620:1620:1620) (1886:1886:1886))
        (PORT d[2] (1439:1439:1439) (1634:1634:1634))
        (PORT d[3] (1833:1833:1833) (2109:2109:2109))
        (PORT d[4] (1277:1277:1277) (1490:1490:1490))
        (PORT d[5] (2560:2560:2560) (2908:2908:2908))
        (PORT d[6] (2106:2106:2106) (2439:2439:2439))
        (PORT d[7] (2244:2244:2244) (2539:2539:2539))
        (PORT d[8] (1682:1682:1682) (1940:1940:1940))
        (PORT d[9] (2078:2078:2078) (2390:2390:2390))
        (PORT d[10] (914:914:914) (1028:1028:1028))
        (PORT d[11] (1267:1267:1267) (1474:1474:1474))
        (PORT d[12] (2595:2595:2595) (2996:2996:2996))
        (PORT clk (1471:1471:1471) (1447:1447:1447))
        (PORT ena (1163:1163:1163) (1123:1123:1123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1190:1190:1190))
        (PORT clk (1471:1471:1471) (1447:1447:1447))
        (PORT ena (1163:1163:1163) (1123:1123:1123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1784:1784:1784))
        (PORT clk (1471:1471:1471) (1447:1447:1447))
        (PORT ena (1163:1163:1163) (1123:1123:1123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2071:2071:2071))
        (PORT clk (1473:1473:1473) (1449:1449:1449))
        (PORT ena (1166:1166:1166) (1124:1124:1124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1449:1449:1449))
        (PORT d[0] (1166:1166:1166) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2012:2012:2012))
        (PORT clk (1445:1445:1445) (1421:1421:1421))
        (PORT ena (4236:4236:4236) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3020:3020:3020))
        (PORT d[1] (3131:3131:3131) (3632:3632:3632))
        (PORT d[2] (2966:2966:2966) (3417:3417:3417))
        (PORT d[3] (2157:2157:2157) (2474:2474:2474))
        (PORT d[4] (1653:1653:1653) (1922:1922:1922))
        (PORT d[5] (2829:2829:2829) (3175:3175:3175))
        (PORT d[6] (3140:3140:3140) (3634:3634:3634))
        (PORT d[7] (2550:2550:2550) (2926:2926:2926))
        (PORT d[8] (1746:1746:1746) (1994:1994:1994))
        (PORT d[9] (2077:2077:2077) (2393:2393:2393))
        (PORT d[10] (2348:2348:2348) (2679:2679:2679))
        (PORT d[11] (1317:1317:1317) (1534:1534:1534))
        (PORT d[12] (1094:1094:1094) (1277:1277:1277))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2616:2616:2616))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2061:2061:2061))
        (PORT clk (1443:1443:1443) (1419:1419:1419))
        (PORT ena (4233:4233:4233) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2414:2414:2414))
        (PORT clk (1445:1445:1445) (1421:1421:1421))
        (PORT ena (4236:4236:4236) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1421:1421:1421))
        (PORT d[0] (4236:4236:4236) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (965:965:965) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1656:1656:1656))
        (PORT clk (1435:1435:1435) (1411:1411:1411))
        (PORT ena (4046:4046:4046) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3333:3333:3333))
        (PORT d[1] (2957:2957:2957) (3432:3432:3432))
        (PORT d[2] (2812:2812:2812) (3239:3239:3239))
        (PORT d[3] (1986:1986:1986) (2277:2277:2277))
        (PORT d[4] (2538:2538:2538) (2930:2930:2930))
        (PORT d[5] (2657:2657:2657) (2982:2982:2982))
        (PORT d[6] (2974:2974:2974) (3445:3445:3445))
        (PORT d[7] (2374:2374:2374) (2725:2725:2725))
        (PORT d[8] (2515:2515:2515) (2872:2872:2872))
        (PORT d[9] (2044:2044:2044) (2351:2351:2351))
        (PORT d[10] (2780:2780:2780) (3166:3166:3166))
        (PORT d[11] (1137:1137:1137) (1330:1330:1330))
        (PORT d[12] (1281:1281:1281) (1488:1488:1488))
        (PORT clk (1433:1433:1433) (1409:1409:1409))
        (PORT ena (4043:4043:4043) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1475:1475:1475))
        (PORT clk (1433:1433:1433) (1409:1409:1409))
        (PORT ena (4043:4043:4043) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (3167:3167:3167))
        (PORT clk (1433:1433:1433) (1409:1409:1409))
        (PORT ena (4043:4043:4043) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2242:2242:2242))
        (PORT clk (1435:1435:1435) (1411:1411:1411))
        (PORT ena (4046:4046:4046) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1411:1411:1411))
        (PORT d[0] (4046:4046:4046) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1283:1283:1283))
        (PORT datab (814:814:814) (980:980:980))
        (PORT datac (563:563:563) (636:636:636))
        (PORT datad (552:552:552) (627:627:627))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (678:678:678))
        (PORT datab (818:818:818) (985:985:985))
        (PORT datac (872:872:872) (981:981:981))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1284:1284:1284))
        (PORT datab (109:109:109) (134:134:134))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (907:907:907))
        (PORT datac (422:422:422) (468:468:468))
        (PORT datad (1090:1090:1090) (1257:1257:1257))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (445:445:445))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (1333:1333:1333) (1498:1498:1498))
        (PORT datad (183:183:183) (221:221:221))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (432:432:432) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (608:608:608))
        (PORT datab (596:596:596) (690:690:690))
        (PORT datac (133:133:133) (172:172:172))
        (PORT datad (794:794:794) (902:902:902))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (729:729:729))
        (PORT datab (734:734:734) (843:843:843))
        (PORT datad (966:966:966) (1097:1097:1097))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (969:969:969) (1090:1090:1090))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (937:937:937) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (818:818:818))
        (PORT datad (127:127:127) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2267:2267:2267))
        (PORT clk (1459:1459:1459) (1438:1438:1438))
        (PORT ena (3630:3630:3630) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3302:3302:3302))
        (PORT d[1] (1693:1693:1693) (1966:1966:1966))
        (PORT d[2] (2545:2545:2545) (2912:2912:2912))
        (PORT d[3] (2775:2775:2775) (3193:3193:3193))
        (PORT d[4] (1706:1706:1706) (1993:1993:1993))
        (PORT d[5] (5852:5852:5852) (6645:6645:6645))
        (PORT d[6] (2148:2148:2148) (2497:2497:2497))
        (PORT d[7] (2710:2710:2710) (3100:3100:3100))
        (PORT d[8] (2434:2434:2434) (2816:2816:2816))
        (PORT d[9] (2491:2491:2491) (2868:2868:2868))
        (PORT d[10] (3223:3223:3223) (3703:3703:3703))
        (PORT d[11] (1631:1631:1631) (1923:1923:1923))
        (PORT d[12] (2442:2442:2442) (2755:2755:2755))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3627:3627:3627) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1950:1950:1950))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3627:3627:3627) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2769:2769:2769))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3627:3627:3627) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2795:2795:2795))
        (PORT clk (1459:1459:1459) (1438:1438:1438))
        (PORT ena (3630:3630:3630) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1438:1438:1438))
        (PORT d[0] (3630:3630:3630) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1078:1078:1078))
        (PORT datab (816:816:816) (936:936:936))
        (PORT datac (790:790:790) (922:922:922))
        (PORT datad (1123:1123:1123) (1250:1250:1250))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1750:1750:1750))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3192:3192:3192) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3487:3487:3487))
        (PORT d[1] (2298:2298:2298) (2686:2686:2686))
        (PORT d[2] (2339:2339:2339) (2661:2661:2661))
        (PORT d[3] (2406:2406:2406) (2773:2773:2773))
        (PORT d[4] (1535:1535:1535) (1797:1797:1797))
        (PORT d[5] (5481:5481:5481) (6222:6222:6222))
        (PORT d[6] (1989:1989:1989) (2307:2307:2307))
        (PORT d[7] (2876:2876:2876) (3295:3295:3295))
        (PORT d[8] (2073:2073:2073) (2404:2404:2404))
        (PORT d[9] (2126:2126:2126) (2450:2450:2450))
        (PORT d[10] (3027:3027:3027) (3479:3479:3479))
        (PORT d[11] (1373:1373:1373) (1621:1621:1621))
        (PORT d[12] (2228:2228:2228) (2511:2511:2511))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3189:3189:3189) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3018:3018:3018))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3189:3189:3189) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2387:2387:2387))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3189:3189:3189) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2474:2474:2474))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3192:3192:3192) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT d[0] (3192:3192:3192) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1079:1079:1079))
        (PORT datac (790:790:790) (922:922:922))
        (PORT datad (1139:1139:1139) (1307:1307:1307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2057:2057:2057))
        (PORT clk (1465:1465:1465) (1446:1446:1446))
        (PORT ena (3255:3255:3255) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3300:3300:3300))
        (PORT d[1] (1503:1503:1503) (1744:1744:1744))
        (PORT d[2] (2373:2373:2373) (2717:2717:2717))
        (PORT d[3] (2624:2624:2624) (3030:3030:3030))
        (PORT d[4] (1888:1888:1888) (2198:2198:2198))
        (PORT d[5] (5432:5432:5432) (6148:6148:6148))
        (PORT d[6] (1837:1837:1837) (2137:2137:2137))
        (PORT d[7] (2869:2869:2869) (3288:3288:3288))
        (PORT d[8] (2116:2116:2116) (2446:2446:2446))
        (PORT d[9] (2629:2629:2629) (3020:3020:3020))
        (PORT d[10] (3085:3085:3085) (3538:3538:3538))
        (PORT d[11] (2116:2116:2116) (2460:2460:2460))
        (PORT d[12] (2504:2504:2504) (2906:2906:2906))
        (PORT clk (1463:1463:1463) (1444:1444:1444))
        (PORT ena (3252:3252:3252) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2018:2018:2018))
        (PORT clk (1463:1463:1463) (1444:1444:1444))
        (PORT ena (3252:3252:3252) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2333:2333:2333))
        (PORT clk (1463:1463:1463) (1444:1444:1444))
        (PORT ena (3252:3252:3252) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2236:2236:2236))
        (PORT clk (1465:1465:1465) (1446:1446:1446))
        (PORT ena (3255:3255:3255) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1446:1446:1446))
        (PORT d[0] (3255:3255:3255) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1870:1870:1870))
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT ena (3436:3436:3436) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3698:3698:3698))
        (PORT d[1] (1507:1507:1507) (1747:1747:1747))
        (PORT d[2] (2203:2203:2203) (2523:2523:2523))
        (PORT d[3] (2621:2621:2621) (3027:3027:3027))
        (PORT d[4] (1888:1888:1888) (2196:2196:2196))
        (PORT d[5] (5425:5425:5425) (6143:6143:6143))
        (PORT d[6] (1863:1863:1863) (2167:2167:2167))
        (PORT d[7] (2881:2881:2881) (3304:3304:3304))
        (PORT d[8] (2243:2243:2243) (2593:2593:2593))
        (PORT d[9] (2651:2651:2651) (3050:3050:3050))
        (PORT d[10] (3142:3142:3142) (3593:3593:3593))
        (PORT d[11] (2063:2063:2063) (2404:2404:2404))
        (PORT d[12] (2292:2292:2292) (2658:2658:2658))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3433:3433:3433) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2918:2918:2918))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3433:3433:3433) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2345:2345:2345))
        (PORT clk (1449:1449:1449) (1428:1428:1428))
        (PORT ena (3433:3433:3433) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2222:2222:2222))
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT ena (3436:3436:3436) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (PORT d[0] (3436:3436:3436) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (436:436:436))
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT ena (3166:3166:3166) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (828:828:828))
        (PORT d[1] (532:532:532) (618:618:618))
        (PORT d[2] (1057:1057:1057) (1210:1210:1210))
        (PORT d[3] (1331:1331:1331) (1523:1523:1523))
        (PORT d[4] (1794:1794:1794) (2091:2091:2091))
        (PORT d[5] (766:766:766) (878:878:878))
        (PORT d[6] (359:359:359) (418:418:418))
        (PORT d[7] (223:223:223) (262:262:262))
        (PORT d[8] (770:770:770) (873:873:873))
        (PORT d[9] (3104:3104:3104) (3569:3569:3569))
        (PORT d[10] (1485:1485:1485) (1698:1698:1698))
        (PORT d[11] (1675:1675:1675) (1961:1961:1961))
        (PORT d[12] (778:778:778) (888:888:888))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (3163:3163:3163) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (895:895:895))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (3163:3163:3163) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1499:1499:1499))
        (PORT clk (1486:1486:1486) (1467:1467:1467))
        (PORT ena (3163:3163:3163) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (488:488:488) (556:556:556))
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT ena (3166:3166:3166) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1469:1469:1469))
        (PORT d[0] (3166:3166:3166) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1009:1009:1009) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2460:2460:2460))
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT ena (3600:3600:3600) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3319:3319:3319))
        (PORT d[1] (1689:1689:1689) (1962:1962:1962))
        (PORT d[2] (2558:2558:2558) (2928:2928:2928))
        (PORT d[3] (2951:2951:2951) (3395:3395:3395))
        (PORT d[4] (1848:1848:1848) (2146:2146:2146))
        (PORT d[5] (5078:5078:5078) (5754:5754:5754))
        (PORT d[6] (2178:2178:2178) (2535:2535:2535))
        (PORT d[7] (2874:2874:2874) (3286:3286:3286))
        (PORT d[8] (2501:2501:2501) (2882:2882:2882))
        (PORT d[9] (2495:2495:2495) (2873:2873:2873))
        (PORT d[10] (3571:3571:3571) (4102:4102:4102))
        (PORT d[11] (1786:1786:1786) (2095:2095:2095))
        (PORT d[12] (2606:2606:2606) (2941:2941:2941))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3597:3597:3597) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2797:2797:2797))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3597:3597:3597) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2774:2774:2774))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3597:3597:3597) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2801:2801:2801))
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT ena (3600:3600:3600) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT d[0] (3600:3600:3600) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1081:1081:1081))
        (PORT datab (805:805:805) (941:941:941))
        (PORT datac (406:406:406) (457:457:457))
        (PORT datad (693:693:693) (800:800:800))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (647:647:647))
        (PORT datab (766:766:766) (876:876:876))
        (PORT datac (901:901:901) (1054:1054:1054))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (1571:1571:1571) (1835:1835:1835))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1194:1194:1194))
        (PORT datab (690:690:690) (797:797:797))
        (PORT datac (121:121:121) (160:160:160))
        (PORT datad (1224:1224:1224) (1412:1412:1412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (601:601:601))
        (PORT datac (731:731:731) (819:819:819))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (808:808:808))
        (PORT datac (487:487:487) (574:574:574))
        (PORT datad (250:250:250) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (727:727:727))
        (PORT datab (799:799:799) (920:920:920))
        (PORT datad (767:767:767) (881:881:881))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (969:969:969) (1076:1076:1076))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (937:937:937) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (537:537:537))
        (PORT datab (716:716:716) (842:842:842))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1391:1391:1391))
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT ena (1781:1781:1781) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2003:2003:2003))
        (PORT d[1] (2686:2686:2686) (3133:3133:3133))
        (PORT d[2] (2332:2332:2332) (2678:2678:2678))
        (PORT d[3] (1395:1395:1395) (1581:1581:1581))
        (PORT d[4] (1544:1544:1544) (1814:1814:1814))
        (PORT d[5] (1535:1535:1535) (1736:1736:1736))
        (PORT d[6] (2656:2656:2656) (3090:3090:3090))
        (PORT d[7] (1438:1438:1438) (1627:1627:1627))
        (PORT d[8] (1886:1886:1886) (2170:2170:2170))
        (PORT d[9] (1796:1796:1796) (2036:2036:2036))
        (PORT d[10] (1709:1709:1709) (1934:1934:1934))
        (PORT d[11] (1475:1475:1475) (1714:1714:1714))
        (PORT d[12] (1909:1909:1909) (2219:2219:2219))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (1778:1778:1778) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2892:2892:2892))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (1778:1778:1778) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2760:2760:2760))
        (PORT clk (1414:1414:1414) (1392:1392:1392))
        (PORT ena (1778:1778:1778) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1787:1787:1787))
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT ena (1781:1781:1781) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1394:1394:1394))
        (PORT d[0] (1781:1781:1781) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1055:1055:1055))
        (PORT datac (999:999:999) (1174:1174:1174))
        (PORT datad (584:584:584) (669:669:669))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1199:1199:1199))
        (PORT clk (1436:1436:1436) (1414:1414:1414))
        (PORT ena (1913:1913:1913) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2186:2186:2186))
        (PORT d[1] (2870:2870:2870) (3343:3343:3343))
        (PORT d[2] (1409:1409:1409) (1591:1591:1591))
        (PORT d[3] (2278:2278:2278) (2588:2588:2588))
        (PORT d[4] (1712:1712:1712) (2002:2002:2002))
        (PORT d[5] (1816:1816:1816) (2047:2047:2047))
        (PORT d[6] (2820:2820:2820) (3275:3275:3275))
        (PORT d[7] (1718:1718:1718) (1939:1939:1939))
        (PORT d[8] (2073:2073:2073) (2385:2385:2385))
        (PORT d[9] (1780:1780:1780) (2022:2022:2022))
        (PORT d[10] (1706:1706:1706) (1928:1928:1928))
        (PORT d[11] (1663:1663:1663) (1927:1927:1927))
        (PORT d[12] (2086:2086:2086) (2418:2418:2418))
        (PORT clk (1434:1434:1434) (1412:1412:1412))
        (PORT ena (1910:1910:1910) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2331:2331:2331))
        (PORT clk (1434:1434:1434) (1412:1412:1412))
        (PORT ena (1910:1910:1910) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2925:2925:2925))
        (PORT clk (1434:1434:1434) (1412:1412:1412))
        (PORT ena (1910:1910:1910) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2117:2117:2117))
        (PORT clk (1436:1436:1436) (1414:1414:1414))
        (PORT ena (1913:1913:1913) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1414:1414:1414))
        (PORT d[0] (1913:1913:1913) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (957:957:957) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1050:1050:1050))
        (PORT datab (1027:1027:1027) (1205:1205:1205))
        (PORT datac (684:684:684) (780:780:780))
        (PORT datad (538:538:538) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (944:944:944))
        (PORT clk (1416:1416:1416) (1393:1393:1393))
        (PORT ena (3565:3565:3565) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1528:1528:1528))
        (PORT d[1] (2894:2894:2894) (3365:3365:3365))
        (PORT d[2] (1605:1605:1605) (1830:1830:1830))
        (PORT d[3] (1126:1126:1126) (1288:1288:1288))
        (PORT d[4] (1925:1925:1925) (2248:2248:2248))
        (PORT d[5] (1456:1456:1456) (1664:1664:1664))
        (PORT d[6] (1513:1513:1513) (1737:1737:1737))
        (PORT d[7] (2095:2095:2095) (2403:2403:2403))
        (PORT d[8] (2489:2489:2489) (2884:2884:2884))
        (PORT d[9] (2488:2488:2488) (2882:2882:2882))
        (PORT d[10] (3668:3668:3668) (4207:4207:4207))
        (PORT d[11] (1903:1903:1903) (2207:2207:2207))
        (PORT d[12] (2123:2123:2123) (2473:2473:2473))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT ena (3562:3562:3562) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1828:1828:1828))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT ena (3562:3562:3562) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (3127:3127:3127))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT ena (3562:3562:3562) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1667:1667:1667))
        (PORT clk (1416:1416:1416) (1393:1393:1393))
        (PORT ena (3565:3565:3565) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1393:1393:1393))
        (PORT d[0] (3565:3565:3565) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1457:1457:1457))
        (PORT clk (1388:1388:1388) (1365:1365:1365))
        (PORT ena (2966:2966:2966) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (3004:3004:3004))
        (PORT d[1] (1931:1931:1931) (2253:2253:2253))
        (PORT d[2] (2410:2410:2410) (2774:2774:2774))
        (PORT d[3] (1826:1826:1826) (2105:2105:2105))
        (PORT d[4] (1743:1743:1743) (2025:2025:2025))
        (PORT d[5] (2515:2515:2515) (2799:2799:2799))
        (PORT d[6] (1996:1996:1996) (2312:2312:2312))
        (PORT d[7] (2755:2755:2755) (3163:3163:3163))
        (PORT d[8] (1628:1628:1628) (1857:1857:1857))
        (PORT d[9] (2260:2260:2260) (2609:2609:2609))
        (PORT d[10] (2126:2126:2126) (2410:2410:2410))
        (PORT d[11] (1213:1213:1213) (1416:1416:1416))
        (PORT d[12] (1319:1319:1319) (1538:1538:1538))
        (PORT clk (1386:1386:1386) (1363:1363:1363))
        (PORT ena (2963:2963:2963) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1980:1980:1980))
        (PORT clk (1386:1386:1386) (1363:1363:1363))
        (PORT ena (2963:2963:2963) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2568:2568:2568))
        (PORT clk (1386:1386:1386) (1363:1363:1363))
        (PORT ena (2963:2963:2963) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2905:2905:2905))
        (PORT clk (1388:1388:1388) (1365:1365:1365))
        (PORT ena (2966:2966:2966) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1365:1365:1365))
        (PORT d[0] (2966:2966:2966) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1305:1305:1305))
        (PORT clk (1408:1408:1408) (1386:1386:1386))
        (PORT ena (3172:3172:3172) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3147:3147:3147))
        (PORT d[1] (2095:2095:2095) (2428:2428:2428))
        (PORT d[2] (2584:2584:2584) (2970:2970:2970))
        (PORT d[3] (1985:1985:1985) (2275:2275:2275))
        (PORT d[4] (1748:1748:1748) (2039:2039:2039))
        (PORT d[5] (2839:2839:2839) (3169:3169:3169))
        (PORT d[6] (2041:2041:2041) (2369:2369:2369))
        (PORT d[7] (2773:2773:2773) (3189:3189:3189))
        (PORT d[8] (1785:1785:1785) (2033:2033:2033))
        (PORT d[9] (2448:2448:2448) (2822:2822:2822))
        (PORT d[10] (2173:2173:2173) (2468:2468:2468))
        (PORT d[11] (1182:1182:1182) (1380:1380:1380))
        (PORT d[12] (1343:1343:1343) (1566:1566:1566))
        (PORT clk (1406:1406:1406) (1384:1384:1384))
        (PORT ena (3169:3169:3169) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1822:1822:1822))
        (PORT clk (1406:1406:1406) (1384:1384:1384))
        (PORT ena (3169:3169:3169) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2752:2752:2752))
        (PORT clk (1406:1406:1406) (1384:1384:1384))
        (PORT ena (3169:3169:3169) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2952:2952:2952))
        (PORT clk (1408:1408:1408) (1386:1386:1386))
        (PORT ena (3172:3172:3172) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1386:1386:1386))
        (PORT d[0] (3172:3172:3172) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1390:1390:1390))
        (PORT clk (1403:1403:1403) (1378:1378:1378))
        (PORT ena (1906:1906:1906) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2316:2316:2316))
        (PORT d[1] (2690:2690:2690) (3139:3139:3139))
        (PORT d[2] (2320:2320:2320) (2662:2662:2662))
        (PORT d[3] (1537:1537:1537) (1740:1740:1740))
        (PORT d[4] (1655:1655:1655) (1929:1929:1929))
        (PORT d[5] (1814:1814:1814) (2047:2047:2047))
        (PORT d[6] (2827:2827:2827) (3286:3286:3286))
        (PORT d[7] (1700:1700:1700) (1917:1917:1917))
        (PORT d[8] (1886:1886:1886) (2169:2169:2169))
        (PORT d[9] (1620:1620:1620) (1839:1839:1839))
        (PORT d[10] (1685:1685:1685) (1904:1904:1904))
        (PORT d[11] (1487:1487:1487) (1731:1731:1731))
        (PORT d[12] (1888:1888:1888) (2191:2191:2191))
        (PORT clk (1401:1401:1401) (1376:1376:1376))
        (PORT ena (1903:1903:1903) (1777:1777:1777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2273:2273:2273))
        (PORT clk (1401:1401:1401) (1376:1376:1376))
        (PORT ena (1903:1903:1903) (1777:1777:1777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2734:2734:2734))
        (PORT clk (1401:1401:1401) (1376:1376:1376))
        (PORT ena (1903:1903:1903) (1777:1777:1777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2085:2085:2085))
        (PORT clk (1403:1403:1403) (1378:1378:1378))
        (PORT ena (1906:1906:1906) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1378:1378:1378))
        (PORT d[0] (1906:1906:1906) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1051:1051:1051))
        (PORT datab (1414:1414:1414) (1588:1588:1588))
        (PORT datac (1005:1005:1005) (1181:1181:1181))
        (PORT datad (735:735:735) (839:839:839))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (747:747:747))
        (PORT datab (1020:1020:1020) (1198:1198:1198))
        (PORT datac (1633:1633:1633) (1863:1863:1863))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1098:1098:1098))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1567:1567:1567))
        (PORT datab (549:549:549) (634:634:634))
        (PORT datac (1037:1037:1037) (1178:1178:1178))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (998:998:998))
        (PORT datac (420:420:420) (463:463:463))
        (PORT datad (898:898:898) (1016:1016:1016))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[26\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (689:689:689))
        (PORT datab (538:538:538) (602:602:602))
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT ena (1164:1164:1164) (1273:1273:1273))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (223:223:223))
        (PORT datab (643:643:643) (757:757:757))
        (PORT datac (277:277:277) (316:316:316))
        (PORT datad (648:648:648) (751:751:751))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (PORT datab (227:227:227) (276:276:276))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (457:457:457) (523:523:523))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1000:1000:1000))
        (PORT datab (752:752:752) (851:851:851))
        (PORT datad (724:724:724) (821:821:821))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (920:920:920) (1037:1037:1037))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT sload (937:937:937) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (665:665:665))
        (PORT datad (552:552:552) (656:656:656))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (968:968:968))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3367:3367:3367) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3831:3831:3831))
        (PORT d[1] (2321:2321:2321) (2714:2714:2714))
        (PORT d[2] (2197:2197:2197) (2515:2515:2515))
        (PORT d[3] (2596:2596:2596) (2992:2992:2992))
        (PORT d[4] (1536:1536:1536) (1799:1799:1799))
        (PORT d[5] (5471:5471:5471) (6208:6208:6208))
        (PORT d[6] (2007:2007:2007) (2328:2328:2328))
        (PORT d[7] (2527:2527:2527) (2892:2892:2892))
        (PORT d[8] (2215:2215:2215) (2565:2565:2565))
        (PORT d[9] (2284:2284:2284) (2628:2628:2628))
        (PORT d[10] (3276:3276:3276) (3751:3751:3751))
        (PORT d[11] (1421:1421:1421) (1679:1679:1679))
        (PORT d[12] (2253:2253:2253) (2544:2544:2544))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3364:3364:3364) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3013:3013:3013))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3364:3364:3364) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2559:2559:2559))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (3364:3364:3364) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2736:2736:2736))
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT ena (3367:3367:3367) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1433:1433:1433))
        (PORT d[0] (3367:3367:3367) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (851:851:851))
        (PORT datac (1211:1211:1211) (1379:1379:1379))
        (PORT datad (699:699:699) (823:823:823))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1155:1155:1155))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3013:3013:3013) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (3283:3283:3283))
        (PORT d[1] (2277:2277:2277) (2643:2643:2643))
        (PORT d[2] (2018:2018:2018) (2310:2310:2310))
        (PORT d[3] (2264:2264:2264) (2612:2612:2612))
        (PORT d[4] (1705:1705:1705) (1989:1989:1989))
        (PORT d[5] (5426:5426:5426) (6148:6148:6148))
        (PORT d[6] (1999:1999:1999) (2319:2319:2319))
        (PORT d[7] (2702:2702:2702) (3097:3097:3097))
        (PORT d[8] (2116:2116:2116) (2446:2446:2446))
        (PORT d[9] (2068:2068:2068) (2381:2381:2381))
        (PORT d[10] (2961:2961:2961) (3406:3406:3406))
        (PORT d[11] (1429:1429:1429) (1681:1681:1681))
        (PORT d[12] (1791:1791:1791) (2014:2014:2014))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3010:3010:3010) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2348:2348:2348))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3010:3010:3010) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2142:2142:2142))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
        (PORT ena (3010:3010:3010) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2066:2066:2066))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3013:3013:3013) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT d[0] (3013:3013:3013) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (802:802:802))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT ena (2887:2887:2887) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (969:969:969))
        (PORT d[1] (1325:1325:1325) (1519:1519:1519))
        (PORT d[2] (2105:2105:2105) (2401:2401:2401))
        (PORT d[3] (1140:1140:1140) (1309:1309:1309))
        (PORT d[4] (1601:1601:1601) (1864:1864:1864))
        (PORT d[5] (949:949:949) (1087:1087:1087))
        (PORT d[6] (827:827:827) (949:949:949))
        (PORT d[7] (991:991:991) (1143:1143:1143))
        (PORT d[8] (1862:1862:1862) (2157:2157:2157))
        (PORT d[9] (1554:1554:1554) (1778:1778:1778))
        (PORT d[10] (1115:1115:1115) (1272:1272:1272))
        (PORT d[11] (1154:1154:1154) (1364:1364:1364))
        (PORT d[12] (1137:1137:1137) (1299:1299:1299))
        (PORT clk (1464:1464:1464) (1444:1444:1444))
        (PORT ena (2884:2884:2884) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1103:1103:1103))
        (PORT clk (1464:1464:1464) (1444:1444:1444))
        (PORT ena (2884:2884:2884) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1147:1147:1147))
        (PORT clk (1464:1464:1464) (1444:1444:1444))
        (PORT ena (2884:2884:2884) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1111:1111:1111))
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT ena (2887:2887:2887) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1446:1446:1446))
        (PORT d[0] (2887:2887:2887) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (987:987:987) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (365:365:365) (424:424:424))
        (PORT clk (1470:1470:1470) (1449:1449:1449))
        (PORT ena (2963:2963:2963) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1367:1367:1367))
        (PORT d[1] (853:853:853) (981:981:981))
        (PORT d[2] (2101:2101:2101) (2397:2397:2397))
        (PORT d[3] (665:665:665) (753:753:753))
        (PORT d[4] (1301:1301:1301) (1530:1530:1530))
        (PORT d[5] (968:968:968) (1106:1106:1106))
        (PORT d[6] (834:834:834) (960:960:960))
        (PORT d[7] (586:586:586) (677:677:677))
        (PORT d[8] (3032:3032:3032) (3503:3503:3503))
        (PORT d[9] (1564:1564:1564) (1789:1789:1789))
        (PORT d[10] (1302:1302:1302) (1493:1493:1493))
        (PORT d[11] (1314:1314:1314) (1553:1553:1553))
        (PORT d[12] (1316:1316:1316) (1502:1502:1502))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (2960:2960:2960) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1854:1854:1854))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (2960:2960:2960) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1291:1291:1291))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (2960:2960:2960) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1127:1127:1127))
        (PORT clk (1470:1470:1470) (1449:1449:1449))
        (PORT ena (2963:2963:2963) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1449:1449:1449))
        (PORT d[0] (2963:2963:2963) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (849:849:849))
        (PORT datab (721:721:721) (855:855:855))
        (PORT datac (363:363:363) (427:427:427))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1092:1092:1092))
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT ena (3014:3014:3014) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3486:3486:3486))
        (PORT d[1] (2114:2114:2114) (2479:2479:2479))
        (PORT d[2] (2292:2292:2292) (2625:2625:2625))
        (PORT d[3] (2293:2293:2293) (2659:2659:2659))
        (PORT d[4] (1528:1528:1528) (1788:1788:1788))
        (PORT d[5] (6374:6374:6374) (7235:7235:7235))
        (PORT d[6] (1706:1706:1706) (1968:1968:1968))
        (PORT d[7] (2535:2535:2535) (2908:2908:2908))
        (PORT d[8] (2027:2027:2027) (2334:2334:2334))
        (PORT d[9] (2729:2729:2729) (3138:3138:3138))
        (PORT d[10] (2800:2800:2800) (3208:3208:3208))
        (PORT d[11] (1564:1564:1564) (1837:1837:1837))
        (PORT d[12] (1935:1935:1935) (2254:2254:2254))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3011:3011:3011) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1786:1786:1786))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3011:3011:3011) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1921:1921:1921))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
        (PORT ena (3011:3011:3011) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1857:1857:1857))
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT ena (3014:3014:3014) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1420:1420:1420))
        (PORT d[0] (3014:3014:3014) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1821:1821:1821))
        (PORT datab (714:714:714) (847:847:847))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (717:717:717) (819:819:819))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1153:1153:1153))
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (PORT ena (3349:3349:3349) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3486:3486:3486))
        (PORT d[1] (2139:2139:2139) (2504:2504:2504))
        (PORT d[2] (2190:2190:2190) (2507:2507:2507))
        (PORT d[3] (2416:2416:2416) (2787:2787:2787))
        (PORT d[4] (1552:1552:1552) (1817:1817:1817))
        (PORT d[5] (5462:5462:5462) (6195:6195:6195))
        (PORT d[6] (2009:2009:2009) (2325:2325:2325))
        (PORT d[7] (2376:2376:2376) (2717:2717:2717))
        (PORT d[8] (2191:2191:2191) (2528:2528:2528))
        (PORT d[9] (2125:2125:2125) (2449:2449:2449))
        (PORT d[10] (3039:3039:3039) (3496:3496:3496))
        (PORT d[11] (1412:1412:1412) (1663:1663:1663))
        (PORT d[12] (2108:2108:2108) (2376:2376:2376))
        (PORT clk (1447:1447:1447) (1425:1425:1425))
        (PORT ena (3346:3346:3346) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2141:2141:2141))
        (PORT clk (1447:1447:1447) (1425:1425:1425))
        (PORT ena (3346:3346:3346) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2386:2386:2386))
        (PORT clk (1447:1447:1447) (1425:1425:1425))
        (PORT ena (3346:3346:3346) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2454:2454:2454))
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (PORT ena (3349:3349:3349) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1427:1427:1427))
        (PORT d[0] (3349:3349:3349) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (939:939:939))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (852:852:852))
        (PORT datab (946:946:946) (1078:1078:1078))
        (PORT datac (467:467:467) (529:529:529))
        (PORT datad (698:698:698) (822:822:822))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1854:1854:1854))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (90:90:90) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1196:1196:1196))
        (PORT datab (1159:1159:1159) (1369:1369:1369))
        (PORT datac (647:647:647) (727:727:727))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (923:923:923))
        (PORT datab (690:690:690) (796:796:796))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (433:433:433))
        (PORT datac (719:719:719) (800:800:800))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1016:1016:1016) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (575:575:575))
        (PORT datab (192:192:192) (227:227:227))
        (PORT datac (134:134:134) (175:175:175))
        (PORT datad (459:459:459) (524:524:524))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (364:364:364))
        (PORT datab (325:325:325) (379:379:379))
        (PORT datac (998:998:998) (1150:1150:1150))
        (PORT datad (625:625:625) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (820:820:820))
        (PORT datac (516:516:516) (610:610:610))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (635:635:635))
        (PORT datab (307:307:307) (363:363:363))
        (PORT datac (690:690:690) (801:801:801))
        (PORT datad (506:506:506) (601:601:601))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (507:507:507))
        (PORT datab (351:351:351) (410:410:410))
        (PORT datad (515:515:515) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (610:610:610))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT sclr (1020:1020:1020) (1161:1161:1161))
        (PORT sload (1321:1321:1321) (1497:1497:1497))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (926:926:926))
        (PORT datab (512:512:512) (596:596:596))
        (PORT datac (931:931:931) (1077:1077:1077))
        (PORT datad (354:354:354) (414:414:414))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1215:1215:1215) (1397:1397:1397))
        (PORT datac (426:426:426) (492:492:492))
        (PORT datad (183:183:183) (215:215:215))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (429:429:429))
        (PORT datab (478:478:478) (546:546:546))
        (PORT datac (215:215:215) (272:272:272))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (204:204:204) (245:245:245))
        (PORT datad (187:187:187) (216:216:216))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1099:1099:1099))
        (PORT datab (120:120:120) (144:144:144))
        (PORT datac (231:231:231) (298:298:298))
        (PORT datad (353:353:353) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (447:447:447))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (179:179:179) (208:208:208))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (158:158:158) (206:206:206))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1244:1244:1244) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (446:446:446))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1258:1258:1258))
        (PORT asdata (622:622:622) (669:669:669))
        (PORT clrn (1250:1250:1250) (1216:1216:1216))
        (PORT ena (797:797:797) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (247:247:247))
        (PORT datab (175:175:175) (237:237:237))
        (PORT datad (538:538:538) (632:632:632))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (653:653:653))
        (PORT datab (630:630:630) (718:718:718))
        (PORT datac (1284:1284:1284) (1493:1493:1493))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (580:580:580))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datad (503:503:503) (589:589:589))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (407:407:407))
        (PORT datab (847:847:847) (973:973:973))
        (PORT datac (188:188:188) (230:230:230))
        (PORT datad (1373:1373:1373) (1554:1554:1554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (919:919:919) (991:991:991))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (518:518:518))
        (PORT datab (193:193:193) (229:229:229))
        (PORT datac (591:591:591) (698:698:698))
        (PORT datad (460:460:460) (526:526:526))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[15\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (599:599:599))
        (PORT datab (353:353:353) (421:421:421))
        (PORT datac (935:935:935) (1089:1089:1089))
        (PORT datad (569:569:569) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (469:469:469))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (340:340:340) (411:411:411))
        (PORT datad (605:605:605) (709:709:709))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (145:145:145))
        (PORT datab (319:319:319) (367:367:367))
        (PORT datad (519:519:519) (606:606:606))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (561:561:561))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (1137:1137:1137) (1296:1296:1296))
        (PORT sload (784:784:784) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (777:777:777))
        (PORT datab (591:591:591) (692:692:692))
        (PORT datac (650:650:650) (753:753:753))
        (PORT datad (498:498:498) (589:589:589))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1327:1327:1327))
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT ena (3594:3594:3594) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3497:3497:3497))
        (PORT d[1] (2498:2498:2498) (2913:2913:2913))
        (PORT d[2] (2549:2549:2549) (2918:2918:2918))
        (PORT d[3] (2785:2785:2785) (3207:3207:3207))
        (PORT d[4] (1710:1710:1710) (1984:1984:1984))
        (PORT d[5] (5822:5822:5822) (6606:6606:6606))
        (PORT d[6] (2021:2021:2021) (2351:2351:2351))
        (PORT d[7] (2701:2701:2701) (3085:3085:3085))
        (PORT d[8] (2422:2422:2422) (2801:2801:2801))
        (PORT d[9] (2483:2483:2483) (2856:2856:2856))
        (PORT d[10] (3389:3389:3389) (3895:3895:3895))
        (PORT d[11] (1641:1641:1641) (1936:1936:1936))
        (PORT d[12] (2442:2442:2442) (2758:2758:2758))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3591:3591:3591) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3616:3616:3616))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3591:3591:3591) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2737:2737:2737))
        (PORT clk (1456:1456:1456) (1436:1436:1436))
        (PORT ena (3591:3591:3591) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2436:2436:2436))
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT ena (3594:3594:3594) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (PORT d[0] (3594:3594:3594) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (950:950:950))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datac (742:742:742) (864:864:864))
        (PORT datad (682:682:682) (781:781:781))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1472:1472:1472))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3185:3185:3185) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3501:3501:3501))
        (PORT d[1] (2495:2495:2495) (2919:2919:2919))
        (PORT d[2] (2182:2182:2182) (2499:2499:2499))
        (PORT d[3] (2454:2454:2454) (2840:2840:2840))
        (PORT d[4] (1478:1478:1478) (1719:1719:1719))
        (PORT d[5] (6546:6546:6546) (7435:7435:7435))
        (PORT d[6] (1830:1830:1830) (2119:2119:2119))
        (PORT d[7] (2690:2690:2690) (3084:3084:3084))
        (PORT d[8] (2061:2061:2061) (2391:2391:2391))
        (PORT d[9] (2929:2929:2929) (3372:3372:3372))
        (PORT d[10] (2972:2972:2972) (3404:3404:3404))
        (PORT d[11] (1894:1894:1894) (2217:2217:2217))
        (PORT d[12] (2128:2128:2128) (2479:2479:2479))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3182:3182:3182) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3041:3041:3041))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3182:3182:3182) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2139:2139:2139))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3182:3182:3182) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1592:1592:1592))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3185:3185:3185) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT d[0] (3185:3185:3185) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1351:1351:1351))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3386:3386:3386) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3680:3680:3680))
        (PORT d[1] (2328:2328:2328) (2723:2723:2723))
        (PORT d[2] (2371:2371:2371) (2716:2716:2716))
        (PORT d[3] (2594:2594:2594) (2986:2986:2986))
        (PORT d[4] (1531:1531:1531) (1794:1794:1794))
        (PORT d[5] (5647:5647:5647) (6407:6407:6407))
        (PORT d[6] (2159:2159:2159) (2499:2499:2499))
        (PORT d[7] (2535:2535:2535) (2901:2901:2901))
        (PORT d[8] (2237:2237:2237) (2589:2589:2589))
        (PORT d[9] (2304:2304:2304) (2654:2654:2654))
        (PORT d[10] (3283:3283:3283) (3758:3758:3758))
        (PORT d[11] (1453:1453:1453) (1717:1717:1717))
        (PORT d[12] (2260:2260:2260) (2548:2548:2548))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3383:3383:3383) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2003:2003:2003))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3383:3383:3383) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2586:2586:2586))
        (PORT clk (1455:1455:1455) (1434:1434:1434))
        (PORT ena (3383:3383:3383) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2158:2158:2158))
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT ena (3386:3386:3386) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1436:1436:1436))
        (PORT d[0] (3386:3386:3386) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (948:948:948))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1463:1463:1463))
        (PORT clk (1448:1448:1448) (1428:1428:1428))
        (PORT ena (3210:3210:3210) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3516:3516:3516))
        (PORT d[1] (2302:2302:2302) (2695:2695:2695))
        (PORT d[2] (2049:2049:2049) (2346:2346:2346))
        (PORT d[3] (2451:2451:2451) (2831:2831:2831))
        (PORT d[4] (1309:1309:1309) (1530:1530:1530))
        (PORT d[5] (6504:6504:6504) (7384:7384:7384))
        (PORT d[6] (1813:1813:1813) (2098:2098:2098))
        (PORT d[7] (2713:2713:2713) (3116:3116:3116))
        (PORT d[8] (2072:2072:2072) (2404:2404:2404))
        (PORT d[9] (2899:2899:2899) (3331:3331:3331))
        (PORT d[10] (2983:2983:2983) (3419:3419:3419))
        (PORT d[11] (1711:1711:1711) (2001:2001:2001))
        (PORT d[12] (2116:2116:2116) (2460:2460:2460))
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (PORT ena (3207:3207:3207) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2626:2626:2626))
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (PORT ena (3207:3207:3207) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2138:2138:2138))
        (PORT clk (1446:1446:1446) (1426:1426:1426))
        (PORT ena (3207:3207:3207) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1553:1553:1553))
        (PORT clk (1448:1448:1448) (1428:1428:1428))
        (PORT ena (3210:3210:3210) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1428:1428:1428))
        (PORT d[0] (3210:3210:3210) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1460:1460:1460))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3451:3451:3451) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3293:3293:3293))
        (PORT d[1] (2479:2479:2479) (2898:2898:2898))
        (PORT d[2] (2184:2184:2184) (2499:2499:2499))
        (PORT d[3] (2604:2604:2604) (3006:3006:3006))
        (PORT d[4] (1491:1491:1491) (1728:1728:1728))
        (PORT d[5] (6534:6534:6534) (7419:7419:7419))
        (PORT d[6] (1831:1831:1831) (2120:2120:2120))
        (PORT d[7] (2709:2709:2709) (3109:3109:3109))
        (PORT d[8] (2074:2074:2074) (2397:2397:2397))
        (PORT d[9] (2918:2918:2918) (3354:3354:3354))
        (PORT d[10] (3135:3135:3135) (3584:3584:3584))
        (PORT d[11] (1890:1890:1890) (2207:2207:2207))
        (PORT d[12] (2288:2288:2288) (2658:2658:2658))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3448:3448:3448) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2735:2735:2735))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3448:3448:3448) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2363:2363:2363))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3448:3448:3448) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1762:1762:1762))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3451:3451:3451) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT d[0] (3451:3451:3451) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datab (732:732:732) (823:823:823))
        (PORT datac (743:743:743) (865:865:865))
        (PORT datad (610:610:610) (689:689:689))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datab (852:852:852) (992:992:992))
        (PORT datac (726:726:726) (840:840:840))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1508:1508:1508))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3387:3387:3387) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3666:3666:3666))
        (PORT d[1] (2491:2491:2491) (2905:2905:2905))
        (PORT d[2] (2537:2537:2537) (2899:2899:2899))
        (PORT d[3] (2765:2765:2765) (3185:3185:3185))
        (PORT d[4] (1695:1695:1695) (1977:1977:1977))
        (PORT d[5] (5667:5667:5667) (6434:6434:6434))
        (PORT d[6] (2160:2160:2160) (2499:2499:2499))
        (PORT d[7] (2692:2692:2692) (3079:3079:3079))
        (PORT d[8] (2248:2248:2248) (2604:2604:2604))
        (PORT d[9] (2305:2305:2305) (2655:2655:2655))
        (PORT d[10] (3386:3386:3386) (3883:3883:3883))
        (PORT d[11] (1443:1443:1443) (1703:1703:1703))
        (PORT d[12] (2421:2421:2421) (2732:2732:2732))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3384:3384:3384) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1960:1960:1960))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3384:3384:3384) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2582:2582:2582))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3384:3384:3384) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2150:2150:2150))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3387:3387:3387) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT d[0] (3387:3387:3387) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (935:935:935))
        (PORT datab (908:908:908) (1037:1037:1037))
        (PORT datac (747:747:747) (869:869:869))
        (PORT datad (1099:1099:1099) (1221:1221:1221))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1505:1505:1505) (1761:1761:1761))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (669:669:669))
        (PORT datab (127:127:127) (152:152:152))
        (PORT datac (1301:1301:1301) (1528:1528:1528))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (663:663:663))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (173:173:173) (225:225:225))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1126:1126:1126))
        (PORT datab (519:519:519) (602:602:602))
        (PORT datac (432:432:432) (474:474:474))
        (PORT datad (324:324:324) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (557:557:557))
        (PORT datac (481:481:481) (566:566:566))
        (PORT datad (266:266:266) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (787:787:787))
        (PORT datab (705:705:705) (840:840:840))
        (PORT datac (826:826:826) (968:968:968))
        (PORT datad (811:811:811) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (983:983:983))
        (PORT datab (694:694:694) (827:827:827))
        (PORT datac (630:630:630) (724:724:724))
        (PORT datad (817:817:817) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (978:978:978))
        (PORT datab (728:728:728) (832:832:832))
        (PORT datac (197:197:197) (236:236:236))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (981:981:981))
        (PORT datab (857:857:857) (1022:1022:1022))
        (PORT datad (188:188:188) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (340:340:340))
        (PORT datab (107:107:107) (130:130:130))
        (PORT datac (95:95:95) (116:116:116))
        (PORT datad (837:837:837) (995:995:995))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (775:775:775))
        (PORT datab (219:219:219) (261:261:261))
        (PORT datac (594:594:594) (692:692:692))
        (PORT datad (127:127:127) (151:151:151))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (116:116:116) (134:134:134))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (774:774:774))
        (PORT datab (142:142:142) (171:171:171))
        (PORT datac (91:91:91) (111:111:111))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (310:310:310))
        (PORT datab (300:300:300) (349:349:349))
        (PORT datac (257:257:257) (285:285:285))
        (PORT datad (272:272:272) (306:306:306))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (542:542:542))
        (PORT datab (187:187:187) (221:221:221))
        (PORT datad (351:351:351) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (296:296:296) (338:338:338))
        (PORT datac (192:192:192) (226:226:226))
        (PORT datad (460:460:460) (518:518:518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT asdata (1041:1041:1041) (1196:1196:1196))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (171:171:171))
        (PORT datad (1024:1024:1024) (1199:1199:1199))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (846:846:846))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (147:147:147))
        (PORT datab (697:697:697) (818:818:818))
        (PORT datad (325:325:325) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (451:451:451))
        (PORT datab (636:636:636) (731:731:731))
        (PORT datac (450:450:450) (510:510:510))
        (PORT datad (354:354:354) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT asdata (388:388:388) (438:438:438))
        (PORT ena (1272:1272:1272) (1430:1430:1430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (630:630:630))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datac (353:353:353) (427:427:427))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (521:521:521))
        (PORT datab (129:129:129) (159:159:159))
        (PORT datac (724:724:724) (825:825:825))
        (PORT datad (327:327:327) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2687:2687:2687) (3098:3098:3098))
        (PORT datad (466:466:466) (533:533:533))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1277:1277:1277))
        (PORT datab (449:449:449) (555:555:555))
        (PORT datac (203:203:203) (242:242:242))
        (PORT datad (383:383:383) (453:453:453))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (749:749:749) (839:839:839))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1368:1368:1368))
        (PORT datab (543:543:543) (627:627:627))
        (PORT datac (1042:1042:1042) (1184:1184:1184))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (994:994:994))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (172:172:172) (225:225:225))
        (PORT datad (538:538:538) (632:632:632))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (534:534:534))
        (PORT datab (340:340:340) (398:398:398))
        (PORT datac (785:785:785) (898:898:898))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (505:505:505))
        (PORT datac (487:487:487) (573:573:573))
        (PORT datad (466:466:466) (531:531:531))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1059:1059:1059))
        (PORT datab (506:506:506) (622:622:622))
        (PORT datac (291:291:291) (331:331:331))
        (PORT datad (441:441:441) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT asdata (951:951:951) (1067:1067:1067))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1165:1165:1165))
        (PORT datad (652:652:652) (770:770:770))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (150:150:150))
        (PORT datab (153:153:153) (199:199:199))
        (PORT datac (200:200:200) (246:246:246))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (611:611:611))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (477:477:477) (564:564:564))
        (PORT datad (352:352:352) (420:420:420))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (347:347:347))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (PORT sload (701:701:701) (647:647:647))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (472:472:472))
        (PORT datab (591:591:591) (695:695:695))
        (PORT datac (380:380:380) (464:464:464))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (605:605:605) (662:662:662))
        (PORT ena (608:608:608) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (203:203:203))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datac (340:340:340) (400:400:400))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (435:435:435))
        (PORT datab (664:664:664) (775:775:775))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (439:439:439))
        (PORT datad (135:135:135) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (442:442:442))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (PORT ena (406:406:406) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (473:473:473))
        (PORT datab (398:398:398) (484:484:484))
        (PORT datac (139:139:139) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (475:475:475))
        (PORT datac (554:554:554) (636:636:636))
        (PORT datad (367:367:367) (438:438:438))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (574:574:574))
        (PORT datab (286:286:286) (330:330:330))
        (PORT datac (462:462:462) (527:527:527))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (590:590:590) (694:694:694))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (605:605:605) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (218:218:218) (272:272:272))
        (PORT datad (462:462:462) (545:545:545))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (466:466:466))
        (PORT datab (515:515:515) (609:609:609))
        (PORT datac (381:381:381) (464:464:464))
        (PORT datad (471:471:471) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (137:137:137))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (176:176:176) (208:208:208))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (868:868:868) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (182:182:182))
        (PORT datac (360:360:360) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (955:955:955) (1066:1066:1066))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (234:234:234))
        (PORT datac (326:326:326) (379:379:379))
        (PORT datad (202:202:202) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (264:264:264))
        (PORT datab (337:337:337) (394:394:394))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (332:332:332) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (638:638:638) (697:697:697))
        (PORT ena (492:492:492) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (453:453:453))
        (PORT datad (356:356:356) (432:432:432))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (519:519:519))
        (PORT datab (118:118:118) (141:141:141))
        (PORT datad (370:370:370) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (605:605:605))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (931:931:931) (1039:1039:1039))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (303:303:303))
        (PORT datac (523:523:523) (607:607:607))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (610:610:610))
        (PORT datab (178:178:178) (209:209:209))
        (PORT datac (399:399:399) (475:475:475))
        (PORT datad (191:191:191) (231:231:231))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (145:145:145) (190:190:190))
        (PORT datad (618:618:618) (707:707:707))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (414:414:414) (495:495:495))
        (PORT datac (503:503:503) (586:586:586))
        (PORT datad (193:193:193) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (182:182:182))
        (PORT datab (624:624:624) (710:710:710))
        (PORT datac (144:144:144) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (417:417:417) (499:499:499))
        (PORT datac (501:501:501) (584:584:584))
        (PORT datad (191:191:191) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (391:391:391))
        (PORT datab (135:135:135) (179:179:179))
        (PORT datac (144:144:144) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (614:614:614))
        (PORT datab (211:211:211) (259:259:259))
        (PORT datac (395:395:395) (471:471:471))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (561:561:561))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (118:118:118) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (257:257:257))
        (PORT datac (503:503:503) (586:586:586))
        (PORT datad (454:454:454) (530:530:530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (301:301:301) (364:364:364))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (PORT sclr (698:698:698) (662:662:662))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1242:1242:1242))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT asdata (748:748:748) (823:823:823))
        (PORT clrn (605:605:605) (662:662:662))
        (PORT ena (608:608:608) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1195:1195:1195))
        (PORT asdata (742:742:742) (825:825:825))
        (PORT clrn (605:605:605) (662:662:662))
        (PORT ena (608:608:608) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (555:555:555))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (570:570:570) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (433:433:433))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (564:564:564))
        (PORT datad (316:316:316) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (203:203:203))
        (PORT datab (349:349:349) (418:418:418))
        (PORT datac (346:346:346) (409:409:409))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (374:374:374))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (475:475:475))
        (PORT datac (339:339:339) (401:401:401))
        (PORT datad (367:367:367) (439:439:439))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (111:111:111) (136:136:136))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (568:568:568))
        (PORT datab (368:368:368) (434:434:434))
        (PORT datac (462:462:462) (532:532:532))
        (PORT datad (499:499:499) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (564:564:564))
        (PORT datac (346:346:346) (409:409:409))
        (PORT datad (316:316:316) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (231:231:231))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (225:225:225))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (568:568:568))
        (PORT datab (516:516:516) (610:610:610))
        (PORT datac (376:376:376) (461:461:461))
        (PORT datad (568:568:568) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (483:483:483) (533:533:533))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (211:211:211))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (483:483:483) (533:533:533))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (237:237:237))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (483:483:483) (533:533:533))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (222:222:222))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (483:483:483) (533:533:533))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (231:231:231))
        (PORT datab (229:229:229) (281:281:281))
        (PORT datac (147:147:147) (200:200:200))
        (PORT datad (161:161:161) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (268:268:268))
        (PORT datab (513:513:513) (607:607:607))
        (PORT datac (155:155:155) (177:177:177))
        (PORT datad (565:565:565) (649:649:649))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (483:483:483) (533:533:533))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (212:212:212))
        (PORT datac (153:153:153) (203:203:203))
        (PORT datad (164:164:164) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (238:238:238))
        (PORT datab (110:110:110) (135:135:135))
        (PORT datac (152:152:152) (207:207:207))
        (PORT datad (165:165:165) (215:215:215))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (239:239:239))
        (PORT datab (169:169:169) (230:230:230))
        (PORT datac (154:154:154) (204:204:204))
        (PORT datad (165:165:165) (216:216:216))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (152:152:152) (202:202:202))
        (PORT datad (145:145:145) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (236:236:236))
        (PORT datad (163:163:163) (213:213:213))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (210:210:210))
        (PORT datab (163:163:163) (222:222:222))
        (PORT datac (152:152:152) (202:202:202))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (576:576:576))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (139:139:139) (182:182:182))
        (PORT datad (462:462:462) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (177:177:177) (175:175:175))
        (PORT ena (777:777:777) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (308:308:308) (344:344:344))
        (PORT ena (777:777:777) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1172:1172:1172))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT ena (777:777:777) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (234:234:234))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (567:567:567))
        (PORT datad (468:468:468) (551:551:551))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (135:135:135))
        (PORT datab (147:147:147) (191:191:191))
        (PORT datac (140:140:140) (184:184:184))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (374:374:374))
        (PORT datab (344:344:344) (404:404:404))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (237:237:237))
        (PORT datac (151:151:151) (205:205:205))
        (PORT datad (164:164:164) (214:214:214))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (449:449:449))
        (PORT datab (393:393:393) (478:478:478))
        (PORT datac (317:317:317) (369:369:369))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (226:226:226))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (207:207:207))
        (PORT datab (136:136:136) (181:181:181))
        (PORT datad (326:326:326) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (240:240:240))
        (PORT datab (231:231:231) (283:283:283))
        (PORT datac (153:153:153) (208:208:208))
        (PORT datad (166:166:166) (216:216:216))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (449:449:449))
        (PORT datab (342:342:342) (388:388:388))
        (PORT datac (376:376:376) (457:457:457))
        (PORT datad (345:345:345) (408:408:408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (344:344:344) (405:405:405))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (229:229:229))
        (PORT datac (213:213:213) (261:261:261))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (167:167:167) (228:228:228))
        (PORT datac (153:153:153) (202:202:202))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (185:185:185))
        (PORT datab (340:340:340) (399:399:399))
        (PORT datad (326:326:326) (380:380:380))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (382:382:382))
        (PORT datac (219:219:219) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (590:590:590))
        (PORT datab (605:605:605) (701:701:701))
        (PORT datac (475:475:475) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (177:177:177) (175:175:175))
        (PORT sload (759:759:759) (844:844:844))
        (PORT ena (731:731:731) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (299:299:299) (336:336:336))
        (PORT sload (759:759:759) (844:844:844))
        (PORT ena (731:731:731) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (298:298:298) (336:336:336))
        (PORT sload (759:759:759) (844:844:844))
        (PORT ena (731:731:731) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (333:333:333))
        (PORT sload (759:759:759) (844:844:844))
        (PORT ena (731:731:731) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (466:466:466))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (502:502:502))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (501:501:501))
        (PORT datac (119:119:119) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (502:502:502))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (225:225:225))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (698:698:698))
        (PORT datad (555:555:555) (636:636:636))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (592:592:592))
        (PORT datab (129:129:129) (159:159:159))
        (PORT datac (591:591:591) (682:682:682))
        (PORT datad (449:449:449) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (317:317:317) (369:369:369))
        (PORT ena (472:472:472) (496:496:496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (223:223:223))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (317:317:317) (369:369:369))
        (PORT ena (472:472:472) (496:496:496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (317:317:317) (369:369:369))
        (PORT ena (472:472:472) (496:496:496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (317:317:317) (369:369:369))
        (PORT ena (472:472:472) (496:496:496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (226:226:226))
        (PORT datab (167:167:167) (227:227:227))
        (PORT datac (209:209:209) (251:251:251))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (693:693:693))
        (PORT datab (481:481:481) (564:564:564))
        (PORT datac (136:136:136) (184:184:184))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (317:317:317) (369:369:369))
        (PORT ena (472:472:472) (496:496:496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (226:226:226))
        (PORT datab (166:166:166) (227:227:227))
        (PORT datad (143:143:143) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (695:695:695))
        (PORT datab (493:493:493) (580:580:580))
        (PORT datad (553:553:553) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (227:227:227))
        (PORT datab (164:164:164) (225:225:225))
        (PORT datac (137:137:137) (185:185:185))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (128:128:128) (158:158:158))
        (PORT datac (475:475:475) (560:560:560))
        (PORT datad (170:170:170) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (592:592:592))
        (PORT datab (130:130:130) (160:160:160))
        (PORT datac (591:591:591) (683:683:683))
        (PORT datad (450:450:450) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (563:563:563))
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (588:588:588) (670:670:670))
        (PORT datad (464:464:464) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (225:225:225))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (108:108:108) (129:129:129))
        (PORT datad (146:146:146) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (225:225:225))
        (PORT datab (164:164:164) (225:225:225))
        (PORT datad (142:142:142) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (564:564:564))
        (PORT datab (158:158:158) (208:208:208))
        (PORT datac (175:175:175) (199:199:199))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (214:214:214))
        (PORT datab (118:118:118) (149:149:149))
        (PORT datac (189:189:189) (231:231:231))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (271:271:271))
        (PORT datab (165:165:165) (225:225:225))
        (PORT datac (112:112:112) (133:133:133))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (564:564:564))
        (PORT datab (190:190:190) (218:218:218))
        (PORT datac (137:137:137) (185:185:185))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (227:227:227))
        (PORT datab (165:165:165) (225:225:225))
        (PORT datac (257:257:257) (289:289:289))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (658:658:658))
        (PORT datab (392:392:392) (474:474:474))
        (PORT datac (300:300:300) (358:358:358))
        (PORT datad (330:330:330) (397:397:397))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (659:659:659))
        (PORT datab (470:470:470) (548:548:548))
        (PORT datac (91:91:91) (111:111:111))
        (PORT datad (367:367:367) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (399:399:399))
        (PORT datab (172:172:172) (199:199:199))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (147:147:147) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (191:191:191))
        (PORT datac (225:225:225) (281:281:281))
        (PORT datad (299:299:299) (361:361:361))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (959:959:959) (1075:1075:1075))
        (PORT ena (491:491:491) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (179:179:179))
        (PORT datac (385:385:385) (472:472:472))
        (PORT datad (296:296:296) (358:358:358))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (959:959:959) (1075:1075:1075))
        (PORT ena (406:406:406) (427:427:427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (586:586:586) (669:669:669))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1241:1241:1241))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (431:431:431) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (483:483:483))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (346:346:346) (405:405:405))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (521:521:521))
        (PORT datad (177:177:177) (202:202:202))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (768:768:768) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (805:805:805))
        (PORT datab (536:536:536) (622:622:622))
        (PORT datac (671:671:671) (784:784:784))
        (PORT datad (873:873:873) (1020:1020:1020))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (419:419:419))
        (PORT datac (522:522:522) (604:604:604))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (433:433:433))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (1039:1039:1039) (1205:1205:1205))
        (PORT datad (366:366:366) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT asdata (774:774:774) (857:857:857))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1198:1198:1198))
        (PORT datab (690:690:690) (798:798:798))
        (PORT datac (1456:1456:1456) (1690:1690:1690))
        (PORT datad (180:180:180) (223:223:223))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1047:1047:1047))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (327:327:327) (383:383:383))
        (PORT datad (661:661:661) (765:765:765))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (915:915:915) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (793:793:793))
        (PORT datab (695:695:695) (828:828:828))
        (PORT datac (818:818:818) (958:958:958))
        (PORT datad (817:817:817) (968:968:968))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (991:991:991))
        (PORT datab (850:850:850) (1014:1014:1014))
        (PORT datac (266:266:266) (297:297:297))
        (PORT datad (267:267:267) (301:301:301))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (652:652:652))
        (PORT datab (661:661:661) (757:757:757))
        (PORT datac (309:309:309) (343:343:343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (440:440:440) (506:506:506))
        (PORT datac (330:330:330) (392:392:392))
        (PORT datad (297:297:297) (339:339:339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (611:611:611))
        (PORT datac (324:324:324) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (991:991:991))
        (PORT datab (228:228:228) (266:266:266))
        (PORT datac (943:943:943) (1101:1101:1101))
        (PORT datad (172:172:172) (201:201:201))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (751:751:751))
        (PORT datab (522:522:522) (626:626:626))
        (PORT datac (493:493:493) (573:573:573))
        (PORT datad (561:561:561) (649:649:649))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (782:782:782))
        (PORT datab (138:138:138) (171:171:171))
        (PORT datac (389:389:389) (477:477:477))
        (PORT datad (443:443:443) (518:518:518))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (554:554:554))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (779:779:779))
        (PORT datab (408:408:408) (499:499:499))
        (PORT datac (458:458:458) (537:537:537))
        (PORT datad (123:123:123) (151:151:151))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (783:783:783))
        (PORT datab (407:407:407) (497:497:497))
        (PORT datac (455:455:455) (534:534:534))
        (PORT datad (119:119:119) (147:147:147))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (780:780:780))
        (PORT datab (139:139:139) (172:172:172))
        (PORT datac (389:389:389) (477:477:477))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (539:539:539))
        (PORT datab (398:398:398) (490:490:490))
        (PORT datac (137:137:137) (179:179:179))
        (PORT datad (447:447:447) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (805:805:805) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (780:780:780))
        (PORT datab (407:407:407) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (583:583:583))
        (PORT datab (169:169:169) (196:196:196))
        (PORT datac (444:444:444) (518:518:518))
        (PORT datad (172:172:172) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (573:573:573))
        (PORT datab (455:455:455) (511:511:511))
        (PORT datac (131:131:131) (170:170:170))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (427:427:427))
        (PORT datab (1000:1000:1000) (1186:1186:1186))
        (PORT datac (926:926:926) (1065:1065:1065))
        (PORT datad (704:704:704) (788:788:788))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (220:220:220))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (327:327:327) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (805:805:805) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (785:785:785))
        (PORT datab (134:134:134) (165:165:165))
        (PORT datac (387:387:387) (474:474:474))
        (PORT datad (500:500:500) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (512:512:512))
        (PORT datab (151:151:151) (196:196:196))
        (PORT datac (440:440:440) (497:497:497))
        (PORT datad (228:228:228) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (805:805:805) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (195:195:195))
        (PORT datab (409:409:409) (499:499:499))
        (PORT datac (634:634:634) (752:752:752))
        (PORT datad (499:499:499) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (109:109:109) (133:133:133))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (355:355:355) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (372:372:372))
        (PORT datab (524:524:524) (629:629:629))
        (PORT datac (496:496:496) (576:576:576))
        (PORT datad (625:625:625) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (114:114:114) (141:141:141))
        (PORT datac (494:494:494) (574:574:574))
        (PORT datad (483:483:483) (560:560:560))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (787:787:787))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (510:510:510) (599:599:599))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (684:684:684))
        (PORT datab (337:337:337) (401:401:401))
        (PORT datac (329:329:329) (399:399:399))
        (PORT datad (184:184:184) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1327:1327:1327))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3226:3226:3226) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3749:3749:3749))
        (PORT d[1] (1692:1692:1692) (1963:1963:1963))
        (PORT d[2] (2420:2420:2420) (2781:2781:2781))
        (PORT d[3] (2834:2834:2834) (3268:3268:3268))
        (PORT d[4] (1675:1675:1675) (1943:1943:1943))
        (PORT d[5] (5810:5810:5810) (6583:6583:6583))
        (PORT d[6] (1842:1842:1842) (2138:2138:2138))
        (PORT d[7] (2585:2585:2585) (2968:2968:2968))
        (PORT d[8] (2103:2103:2103) (2428:2428:2428))
        (PORT d[9] (2611:2611:2611) (3004:3004:3004))
        (PORT d[10] (3649:3649:3649) (4207:4207:4207))
        (PORT d[11] (1770:1770:1770) (2066:2066:2066))
        (PORT d[12] (2129:2129:2129) (2474:2474:2474))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3223:3223:3223) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3004:3004:3004))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3223:3223:3223) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1388:1388:1388))
        (PORT clk (1448:1448:1448) (1427:1427:1427))
        (PORT ena (3223:3223:3223) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1573:1573:1573))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (3226:3226:3226) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT d[0] (3226:3226:3226) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1498:1498:1498))
        (PORT clk (1447:1447:1447) (1428:1428:1428))
        (PORT ena (3226:3226:3226) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3518:3518:3518))
        (PORT d[1] (1670:1670:1670) (1936:1936:1936))
        (PORT d[2] (2397:2397:2397) (2752:2752:2752))
        (PORT d[3] (2833:2833:2833) (3267:3267:3267))
        (PORT d[4] (1680:1680:1680) (1952:1952:1952))
        (PORT d[5] (5816:5816:5816) (6591:6591:6591))
        (PORT d[6] (1868:1868:1868) (2175:2175:2175))
        (PORT d[7] (2567:2567:2567) (2942:2942:2942))
        (PORT d[8] (2101:2101:2101) (2426:2426:2426))
        (PORT d[9] (2076:2076:2076) (2388:2388:2388))
        (PORT d[10] (3651:3651:3651) (4212:4212:4212))
        (PORT d[11] (1781:1781:1781) (2083:2083:2083))
        (PORT d[12] (1995:1995:1995) (2327:2327:2327))
        (PORT clk (1445:1445:1445) (1426:1426:1426))
        (PORT ena (3223:3223:3223) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2016:2016:2016))
        (PORT clk (1445:1445:1445) (1426:1426:1426))
        (PORT ena (3223:3223:3223) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1414:1414:1414))
        (PORT clk (1445:1445:1445) (1426:1426:1426))
        (PORT ena (3223:3223:3223) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1383:1383:1383))
        (PORT clk (1447:1447:1447) (1428:1428:1428))
        (PORT ena (3226:3226:3226) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1428:1428:1428))
        (PORT d[0] (3226:3226:3226) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (940:940:940))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1519:1519:1519))
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (PORT ena (3468:3468:3468) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3728:3728:3728))
        (PORT d[1] (1818:1818:1818) (2102:2102:2102))
        (PORT d[2] (2417:2417:2417) (2775:2775:2775))
        (PORT d[3] (2510:2510:2510) (2895:2895:2895))
        (PORT d[4] (1525:1525:1525) (1767:1767:1767))
        (PORT d[5] (5647:5647:5647) (6399:6399:6399))
        (PORT d[6] (1877:1877:1877) (2185:2185:2185))
        (PORT d[7] (2510:2510:2510) (2876:2876:2876))
        (PORT d[8] (2108:2108:2108) (2436:2436:2436))
        (PORT d[9] (2458:2458:2458) (2836:2836:2836))
        (PORT d[10] (3643:3643:3643) (4197:4197:4197))
        (PORT d[11] (1579:1579:1579) (1847:1847:1847))
        (PORT d[12] (2179:2179:2179) (2536:2536:2536))
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (PORT ena (3465:3465:3465) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2102:2102:2102))
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (PORT ena (3465:3465:3465) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1591:1591:1591))
        (PORT clk (1440:1440:1440) (1420:1420:1420))
        (PORT ena (3465:3465:3465) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1373:1373:1373))
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (PORT ena (3468:3468:3468) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1422:1422:1422))
        (PORT d[0] (3468:3468:3468) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (934:934:934))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (988:988:988))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3197:3197:3197) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (617:617:617))
        (PORT d[1] (688:688:688) (793:793:793))
        (PORT d[2] (602:602:602) (681:681:681))
        (PORT d[3] (1202:1202:1202) (1389:1389:1389))
        (PORT d[4] (1617:1617:1617) (1890:1890:1890))
        (PORT d[5] (525:525:525) (613:613:613))
        (PORT d[6] (1058:1058:1058) (1222:1222:1222))
        (PORT d[7] (400:400:400) (467:467:467))
        (PORT d[8] (583:583:583) (659:659:659))
        (PORT d[9] (1735:1735:1735) (1981:1981:1981))
        (PORT d[10] (1486:1486:1486) (1704:1704:1704))
        (PORT d[11] (1481:1481:1481) (1738:1738:1738))
        (PORT d[12] (767:767:767) (874:874:874))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3194:3194:3194) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2041:2041:2041))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3194:3194:3194) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1483:1483:1483))
        (PORT clk (1472:1472:1472) (1451:1451:1451))
        (PORT ena (3194:3194:3194) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (692:692:692))
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT ena (3197:3197:3197) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1453:1453:1453))
        (PORT d[0] (3197:3197:3197) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (995:995:995) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1066:1066:1066))
        (PORT datab (412:412:412) (465:465:465))
        (PORT datac (741:741:741) (862:862:862))
        (PORT datad (774:774:774) (903:903:903))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (935:935:935))
        (PORT datab (956:956:956) (1086:1086:1086))
        (PORT datac (1025:1025:1025) (1180:1180:1180))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1875:1875:1875))
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT ena (3398:3398:3398) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3682:3682:3682))
        (PORT d[1] (1683:1683:1683) (1955:1955:1955))
        (PORT d[2] (2554:2554:2554) (2921:2921:2921))
        (PORT d[3] (2961:2961:2961) (3405:3405:3405))
        (PORT d[4] (1846:1846:1846) (2133:2133:2133))
        (PORT d[5] (5207:5207:5207) (5897:5897:5897))
        (PORT d[6] (2195:2195:2195) (2556:2556:2556))
        (PORT d[7] (2884:2884:2884) (3297:3297:3297))
        (PORT d[8] (2495:2495:2495) (2876:2876:2876))
        (PORT d[9] (2644:2644:2644) (3034:3034:3034))
        (PORT d[10] (3220:3220:3220) (3700:3700:3700))
        (PORT d[11] (1809:1809:1809) (2125:2125:2125))
        (PORT d[12] (2617:2617:2617) (2956:2956:2956))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3395:3395:3395) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3244:3244:3244))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3395:3395:3395) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2946:2946:2946))
        (PORT clk (1470:1470:1470) (1452:1452:1452))
        (PORT ena (3395:3395:3395) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1173:1173:1173))
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT ena (3398:3398:3398) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (PORT d[0] (3398:3398:3398) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (993:993:993) (966:966:966))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1247:1247:1247))
        (PORT datac (746:746:746) (868:868:868))
        (PORT datad (776:776:776) (905:905:905))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1568:1568:1568))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3389:3389:3389) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3853:3853:3853))
        (PORT d[1] (1501:1501:1501) (1739:1739:1739))
        (PORT d[2] (2724:2724:2724) (3114:3114:3114))
        (PORT d[3] (2957:2957:2957) (3398:3398:3398))
        (PORT d[4] (1873:1873:1873) (2179:2179:2179))
        (PORT d[5] (5234:5234:5234) (5930:5930:5930))
        (PORT d[6] (2026:2026:2026) (2356:2356:2356))
        (PORT d[7] (2890:2890:2890) (3303:3303:3303))
        (PORT d[8] (2338:2338:2338) (2702:2702:2702))
        (PORT d[9] (2660:2660:2660) (3053:3053:3053))
        (PORT d[10] (3384:3384:3384) (3887:3887:3887))
        (PORT d[11] (1816:1816:1816) (2133:2133:2133))
        (PORT d[12] (2623:2623:2623) (2959:2959:2959))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3386:3386:3386) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1755:1755:1755))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3386:3386:3386) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2985:2985:2985))
        (PORT clk (1469:1469:1469) (1451:1451:1451))
        (PORT ena (3386:3386:3386) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1179:1179:1179))
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT ena (3389:3389:3389) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1453:1453:1453))
        (PORT d[0] (3389:3389:3389) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (991:991:991) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (965:965:965))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (935:935:935))
        (PORT datab (556:556:556) (632:632:632))
        (PORT datac (748:748:748) (871:871:871))
        (PORT datad (1267:1267:1267) (1415:1415:1415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (1509:1509:1509) (1766:1766:1766))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|w_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1389:1389:1389))
        (PORT datab (702:702:702) (827:827:827))
        (PORT datac (963:963:963) (1117:1117:1117))
        (PORT datad (461:461:461) (528:528:528))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|prev_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_pll")
    (INSTANCE u0\|altpll_0\|sd1\|pll7)
    (DELAY
      (ABSOLUTE
        (PORT areset (1514:1514:1514) (1514:1514:1514))
        (PORT inclk[0] (1526:1526:1526) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (116:116:116))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (3423:3423:3423) (3856:3856:3856))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (1132:1132:1132))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (407:407:407))
        (PORT datab (156:156:156) (204:204:204))
        (PORT datac (626:626:626) (727:727:727))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (853:853:853) (956:956:956))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (PORT ena (416:416:416) (433:433:433))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (922:922:922))
        (PORT datab (359:359:359) (423:423:423))
        (PORT datad (963:963:963) (1117:1117:1117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (632:632:632))
        (PORT datab (422:422:422) (515:515:515))
        (PORT datac (454:454:454) (531:531:531))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1221:1221:1221))
        (PORT d (266:266:266) (262:262:262))
        (PORT clrn (1355:1355:1355) (1367:1367:1367))
        (IOPATH (posedge clk) q (336:336:336) (305:305:305))
        (IOPATH (negedge clrn) q (392:392:392) (361:361:361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (562:562:562))
        (PORT datac (589:589:589) (658:658:658))
        (PORT datad (828:828:828) (949:949:949))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_reg_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (160:160:160))
        (PORT datab (204:204:204) (257:257:257))
        (PORT datac (131:131:131) (169:169:169))
        (PORT datad (137:137:137) (160:160:160))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (332:332:332))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (684:684:684) (758:758:758))
        (PORT sload (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT asdata (683:683:683) (761:761:761))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (467:467:467))
        (PORT datab (527:527:527) (609:609:609))
        (PORT datac (610:610:610) (689:689:689))
        (PORT datad (186:186:186) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (551:551:551))
        (PORT datab (1363:1363:1363) (1598:1598:1598))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (514:514:514) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (701:701:701))
        (PORT datac (484:484:484) (548:548:548))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (331:331:331))
        (PORT datab (359:359:359) (427:427:427))
        (PORT datac (124:124:124) (165:165:165))
        (PORT datad (1084:1084:1084) (1231:1231:1231))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1594:1594:1594) (1782:1782:1782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (384:384:384) (457:457:457))
        (PORT datac (257:257:257) (287:287:287))
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (545:545:545))
        (PORT datab (1156:1156:1156) (1363:1363:1363))
        (PORT datad (598:598:598) (684:684:684))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (677:677:677) (752:752:752))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (603:603:603))
        (PORT datab (633:633:633) (745:745:745))
        (PORT datac (499:499:499) (606:606:606))
        (PORT datad (503:503:503) (597:597:597))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (501:501:501))
        (PORT datab (475:475:475) (560:560:560))
        (PORT datad (1071:1071:1071) (1223:1223:1223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (435:435:435))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (861:861:861) (985:985:985))
        (PORT sload (661:661:661) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (936:936:936))
        (PORT datab (243:243:243) (312:312:312))
        (PORT datac (908:908:908) (1049:1049:1049))
        (PORT datad (225:225:225) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1083:1083:1083))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datac (475:475:475) (562:562:562))
        (PORT datad (184:184:184) (209:209:209))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (412:412:412))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1243:1243:1243))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1236:1236:1236) (1202:1202:1202))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (540:540:540))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (PORT sload (657:657:657) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1394:1394:1394))
        (PORT datab (302:302:302) (359:359:359))
        (PORT datac (468:468:468) (537:537:537))
        (PORT datad (537:537:537) (621:621:621))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (618:618:618))
        (PORT datac (774:774:774) (885:885:885))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (397:397:397))
        (PORT datab (792:792:792) (906:906:906))
        (PORT datac (187:187:187) (228:228:228))
        (PORT datad (1075:1075:1075) (1224:1224:1224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (919:919:919) (991:991:991))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (797:797:797))
        (PORT datab (690:690:690) (822:822:822))
        (PORT datac (813:813:813) (953:953:953))
        (PORT datad (820:820:820) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (237:237:237))
        (PORT datab (657:657:657) (761:761:761))
        (PORT datac (166:166:166) (192:192:192))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (913:913:913))
        (PORT datab (847:847:847) (992:992:992))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (137:137:137))
        (PORT datac (332:332:332) (394:394:394))
        (PORT datad (299:299:299) (340:340:340))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (348:348:348))
        (PORT datab (226:226:226) (266:266:266))
        (PORT datac (966:966:966) (1089:1089:1089))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (484:484:484))
        (PORT datac (125:125:125) (165:165:165))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[8\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (550:550:550))
        (PORT datab (549:549:549) (640:640:640))
        (PORT datac (787:787:787) (902:902:902))
        (PORT datad (1059:1059:1059) (1186:1186:1186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (655:655:655))
        (PORT datab (323:323:323) (389:389:389))
        (PORT datac (510:510:510) (615:615:615))
        (PORT datad (502:502:502) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (646:646:646))
        (PORT datab (909:909:909) (1065:1065:1065))
        (PORT datac (143:143:143) (189:189:189))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (968:968:968) (1112:1112:1112))
        (PORT datad (204:204:204) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (160:160:160) (212:212:212))
        (PORT datac (329:329:329) (394:394:394))
        (PORT datad (891:891:891) (1038:1038:1038))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (161:161:161) (213:213:213))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (253:253:253) (285:285:285))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1185:1185:1185))
        (PORT datab (158:158:158) (209:209:209))
        (PORT datac (915:915:915) (1039:1039:1039))
        (PORT datad (217:217:217) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (220:220:220))
        (PORT datab (966:966:966) (1111:1111:1111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (821:821:821))
        (PORT datab (492:492:492) (581:581:581))
        (PORT datad (135:135:135) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1246:1246:1246) (1211:1211:1211))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (724:724:724))
        (PORT datab (942:942:942) (1079:1079:1079))
        (PORT datac (366:366:366) (417:417:417))
        (PORT datad (857:857:857) (1012:1012:1012))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1261:1261:1261))
        (PORT asdata (531:531:531) (602:602:602))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (180:180:180))
        (PORT datab (1307:1307:1307) (1542:1542:1542))
        (PORT datac (1033:1033:1033) (1174:1174:1174))
        (PORT datad (534:534:534) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (374:374:374))
        (PORT datab (791:791:791) (905:905:905))
        (PORT datac (655:655:655) (747:747:747))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (434:434:434))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (163:163:163) (187:187:187))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (1016:1016:1016) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1233:1233:1233))
        (PORT datab (620:620:620) (714:714:714))
        (PORT datad (427:427:427) (484:484:484))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (541:541:541))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sload (795:795:795) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1054:1054:1054))
        (PORT datab (395:395:395) (475:475:475))
        (PORT datac (630:630:630) (742:742:742))
        (PORT datad (390:390:390) (476:476:476))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (140:140:140))
        (PORT datab (692:692:692) (811:811:811))
        (PORT datad (430:430:430) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (722:722:722))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (880:880:880) (1012:1012:1012))
        (PORT sload (687:687:687) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (277:277:277))
        (PORT datab (148:148:148) (192:192:192))
        (PORT datac (98:98:98) (119:119:119))
        (PORT datad (428:428:428) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (476:476:476))
        (PORT datab (1118:1118:1118) (1296:1296:1296))
        (PORT datac (174:174:174) (200:200:200))
        (PORT datad (609:609:609) (703:703:703))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (923:923:923))
        (PORT datac (925:925:925) (1069:1069:1069))
        (PORT datad (499:499:499) (578:578:578))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (987:987:987))
        (PORT datab (120:120:120) (145:145:145))
        (PORT datac (652:652:652) (762:762:762))
        (PORT datad (270:270:270) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (703:703:703))
        (PORT datab (949:949:949) (1100:1100:1100))
        (PORT datad (535:535:535) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (106:106:106) (125:125:125))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (655:655:655))
        (PORT datab (747:747:747) (848:848:848))
        (PORT datac (343:343:343) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (700:700:700))
        (PORT datab (582:582:582) (689:689:689))
        (PORT datac (538:538:538) (638:638:638))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (104:104:104) (123:123:123))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datac (518:518:518) (611:611:611))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (594:594:594))
        (PORT datab (547:547:547) (633:633:633))
        (PORT datad (487:487:487) (549:549:549))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1278:1278:1278) (1240:1240:1240))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1278:1278:1278) (1240:1240:1240))
        (PORT ena (418:418:418) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (614:614:614))
        (PORT datab (550:550:550) (637:637:637))
        (PORT datac (510:510:510) (594:594:594))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1278:1278:1278) (1240:1240:1240))
        (PORT ena (801:801:801) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (809:809:809))
        (PORT datab (354:354:354) (429:429:429))
        (PORT datac (533:533:533) (618:618:618))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (612:612:612))
        (PORT datab (915:915:915) (1041:1041:1041))
        (PORT datac (567:567:567) (669:669:669))
        (PORT datad (151:151:151) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1907w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (180:180:180))
        (PORT datab (142:142:142) (184:184:184))
        (PORT datac (1260:1260:1260) (1424:1424:1424))
        (PORT datad (342:342:342) (396:396:396))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1724:1724:1724))
        (PORT clk (1413:1413:1413) (1390:1390:1390))
        (PORT ena (1927:1927:1927) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2178:2178:2178))
        (PORT d[1] (2507:2507:2507) (2929:2929:2929))
        (PORT d[2] (2159:2159:2159) (2482:2482:2482))
        (PORT d[3] (1889:1889:1889) (2149:2149:2149))
        (PORT d[4] (2032:2032:2032) (2364:2364:2364))
        (PORT d[5] (1943:1943:1943) (2191:2191:2191))
        (PORT d[6] (2486:2486:2486) (2897:2897:2897))
        (PORT d[7] (1721:1721:1721) (1941:1941:1941))
        (PORT d[8] (1814:1814:1814) (2088:2088:2088))
        (PORT d[9] (1783:1783:1783) (2018:2018:2018))
        (PORT d[10] (1718:1718:1718) (1946:1946:1946))
        (PORT d[11] (1301:1301:1301) (1515:1515:1515))
        (PORT d[12] (1722:1722:1722) (2001:2001:2001))
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (PORT ena (1924:1924:1924) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2752:2752:2752))
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (PORT ena (1924:1924:1924) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2532:2532:2532))
        (PORT clk (1411:1411:1411) (1388:1388:1388))
        (PORT ena (1924:1924:1924) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2883:2883:2883))
        (PORT clk (1413:1413:1413) (1390:1390:1390))
        (PORT ena (1927:1927:1927) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1390:1390:1390))
        (PORT d[0] (1927:1927:1927) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1270:1270:1270))
        (PORT datac (1007:1007:1007) (1146:1146:1146))
        (PORT datad (985:985:985) (1154:1154:1154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1672:1672:1672))
        (PORT clk (1422:1422:1422) (1399:1399:1399))
        (PORT ena (3165:3165:3165) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1947:1947:1947))
        (PORT d[1] (2682:2682:2682) (3125:3125:3125))
        (PORT d[2] (1798:1798:1798) (2055:2055:2055))
        (PORT d[3] (2426:2426:2426) (2795:2795:2795))
        (PORT d[4] (1948:1948:1948) (2279:2279:2279))
        (PORT d[5] (1616:1616:1616) (1846:1846:1846))
        (PORT d[6] (2646:2646:2646) (3070:3070:3070))
        (PORT d[7] (2114:2114:2114) (2407:2407:2407))
        (PORT d[8] (2271:2271:2271) (2619:2619:2619))
        (PORT d[9] (2297:2297:2297) (2654:2654:2654))
        (PORT d[10] (3294:3294:3294) (3775:3775:3775))
        (PORT d[11] (1524:1524:1524) (1772:1772:1772))
        (PORT d[12] (1893:1893:1893) (2203:2203:2203))
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (PORT ena (3162:3162:3162) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2449:2449:2449))
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (PORT ena (3162:3162:3162) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2755:2755:2755))
        (PORT clk (1420:1420:1420) (1397:1397:1397))
        (PORT ena (3162:3162:3162) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1977:1977:1977))
        (PORT clk (1422:1422:1422) (1399:1399:1399))
        (PORT ena (3165:3165:3165) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1399:1399:1399))
        (PORT d[0] (3165:3165:3165) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1275:1275:1275))
        (PORT datab (1008:1008:1008) (1188:1188:1188))
        (PORT datac (800:800:800) (912:912:912))
        (PORT datad (358:358:358) (418:418:418))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1725:1725:1725))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (1965:1965:1965) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2393:2393:2393))
        (PORT d[1] (3037:3037:3037) (3533:3533:3533))
        (PORT d[2] (2490:2490:2490) (2852:2852:2852))
        (PORT d[3] (1821:1821:1821) (2097:2097:2097))
        (PORT d[4] (1674:1674:1674) (1954:1954:1954))
        (PORT d[5] (2053:2053:2053) (2330:2330:2330))
        (PORT d[6] (2989:2989:2989) (3468:3468:3468))
        (PORT d[7] (1893:1893:1893) (2134:2134:2134))
        (PORT d[8] (2257:2257:2257) (2593:2593:2593))
        (PORT d[9] (1959:1959:1959) (2222:2222:2222))
        (PORT d[10] (1849:1849:1849) (2088:2088:2088))
        (PORT d[11] (1840:1840:1840) (2132:2132:2132))
        (PORT d[12] (2255:2255:2255) (2611:2611:2611))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (1962:1962:1962) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1459:1459:1459))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (1962:1962:1962) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2020:2020:2020))
        (PORT clk (1450:1450:1450) (1429:1429:1429))
        (PORT ena (1962:1962:1962) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1974:1974:1974))
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT ena (1965:1965:1965) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1431:1431:1431))
        (PORT d[0] (1965:1965:1965) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (943:943:943))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1508:1508:1508))
        (PORT clk (1397:1397:1397) (1371:1371:1371))
        (PORT ena (3598:3598:3598) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1727:1727:1727))
        (PORT d[1] (2724:2724:2724) (3174:3174:3174))
        (PORT d[2] (1769:1769:1769) (2013:2013:2013))
        (PORT d[3] (1297:1297:1297) (1483:1483:1483))
        (PORT d[4] (1930:1930:1930) (2263:2263:2263))
        (PORT d[5] (1578:1578:1578) (1797:1797:1797))
        (PORT d[6] (2985:2985:2985) (3457:3457:3457))
        (PORT d[7] (2456:2456:2456) (2791:2791:2791))
        (PORT d[8] (2327:2327:2327) (2696:2696:2696))
        (PORT d[9] (2467:2467:2467) (2854:2854:2854))
        (PORT d[10] (3646:3646:3646) (4174:4174:4174))
        (PORT d[11] (1346:1346:1346) (1570:1570:1570))
        (PORT d[12] (1941:1941:1941) (2265:2265:2265))
        (PORT clk (1395:1395:1395) (1369:1369:1369))
        (PORT ena (3595:3595:3595) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1845:1845:1845))
        (PORT clk (1395:1395:1395) (1369:1369:1369))
        (PORT ena (3595:3595:3595) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2942:2942:2942))
        (PORT clk (1395:1395:1395) (1369:1369:1369))
        (PORT ena (3595:3595:3595) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1801:1801:1801))
        (PORT clk (1397:1397:1397) (1371:1371:1371))
        (PORT ena (3598:3598:3598) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1371:1371:1371))
        (PORT d[0] (3598:3598:3598) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1276:1276:1276))
        (PORT datab (1010:1010:1010) (1189:1189:1189))
        (PORT datac (545:545:545) (627:627:627))
        (PORT datad (652:652:652) (737:737:737))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1368:1368:1368))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (3645:3645:3645) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2956:2956:2956))
        (PORT d[1] (2636:2636:2636) (3072:3072:3072))
        (PORT d[2] (2679:2679:2679) (3065:3065:3065))
        (PORT d[3] (1794:1794:1794) (2052:2052:2052))
        (PORT d[4] (2177:2177:2177) (2520:2520:2520))
        (PORT d[5] (2316:2316:2316) (2598:2598:2598))
        (PORT d[6] (2640:2640:2640) (3071:3071:3071))
        (PORT d[7] (2958:2958:2958) (3400:3400:3400))
        (PORT d[8] (2164:2164:2164) (2482:2482:2482))
        (PORT d[9] (2943:2943:2943) (3383:3383:3383))
        (PORT d[10] (2441:2441:2441) (2782:2782:2782))
        (PORT d[11] (1646:1646:1646) (1901:1901:1901))
        (PORT d[12] (1101:1101:1101) (1280:1280:1280))
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (PORT ena (3642:3642:3642) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2728:2728:2728))
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (PORT ena (3642:3642:3642) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2787:2787:2787))
        (PORT clk (1405:1405:1405) (1384:1384:1384))
        (PORT ena (3642:3642:3642) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3425:3425:3425))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT ena (3645:3645:3645) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1386:1386:1386))
        (PORT d[0] (3645:3645:3645) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1640:1640:1640))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT ena (3350:3350:3350) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1911:1911:1911))
        (PORT d[1] (2538:2538:2538) (2961:2961:2961))
        (PORT d[2] (2074:2074:2074) (2381:2381:2381))
        (PORT d[3] (2343:2343:2343) (2697:2697:2697))
        (PORT d[4] (1951:1951:1951) (2279:2279:2279))
        (PORT d[5] (1455:1455:1455) (1660:1660:1660))
        (PORT d[6] (2782:2782:2782) (3227:3227:3227))
        (PORT d[7] (2292:2292:2292) (2609:2609:2609))
        (PORT d[8] (2251:2251:2251) (2593:2593:2593))
        (PORT d[9] (2480:2480:2480) (2866:2866:2866))
        (PORT d[10] (3476:3476:3476) (3986:3986:3986))
        (PORT d[11] (1686:1686:1686) (1957:1957:1957))
        (PORT d[12] (1738:1738:1738) (2028:2028:2028))
        (PORT clk (1412:1412:1412) (1389:1389:1389))
        (PORT ena (3347:3347:3347) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1390:1390:1390))
        (PORT clk (1412:1412:1412) (1389:1389:1389))
        (PORT ena (3347:3347:3347) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2724:2724:2724))
        (PORT clk (1412:1412:1412) (1389:1389:1389))
        (PORT ena (3347:3347:3347) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1997:1997:1997))
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT ena (3350:3350:3350) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1391:1391:1391))
        (PORT d[0] (3350:3350:3350) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (327:327:327))
        (PORT datab (714:714:714) (837:837:837))
        (PORT datac (646:646:646) (729:729:729))
        (PORT datad (989:989:989) (1158:1158:1158))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (1036:1036:1036) (1186:1186:1186))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1374:1374:1374))
        (PORT datab (857:857:857) (980:980:980))
        (PORT datac (122:122:122) (161:161:161))
        (PORT datad (644:644:644) (730:730:730))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (577:577:577))
        (PORT datac (183:183:183) (227:227:227))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1026:1026:1026))
        (PORT datab (472:472:472) (542:542:542))
        (PORT datac (987:987:987) (1135:1135:1135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (494:494:494))
        (PORT datab (461:461:461) (526:526:526))
        (PORT datac (482:482:482) (567:567:567))
        (PORT datad (499:499:499) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1096:1096:1096))
        (PORT datab (529:529:529) (629:629:629))
        (PORT datac (355:355:355) (417:417:417))
        (PORT datad (336:336:336) (376:376:376))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (510:510:510) (600:600:600))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (145:145:145))
        (PORT datab (113:113:113) (140:140:140))
        (PORT datac (104:104:104) (122:122:122))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (405:405:405))
        (PORT datab (352:352:352) (417:417:417))
        (PORT datac (574:574:574) (643:643:643))
        (PORT datad (682:682:682) (778:778:778))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (725:725:725))
        (PORT datab (344:344:344) (418:418:418))
        (PORT datac (356:356:356) (429:429:429))
        (PORT datad (321:321:321) (383:383:383))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (146:146:146))
        (PORT datab (272:272:272) (308:308:308))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (101:101:101) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (700:700:700))
        (PORT datab (439:439:439) (500:500:500))
        (PORT datac (491:491:491) (568:568:568))
        (PORT datad (444:444:444) (509:509:509))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (179:179:179) (210:210:210))
        (PORT datac (278:278:278) (312:312:312))
        (PORT datad (320:320:320) (368:368:368))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (529:529:529))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datac (335:335:335) (389:389:389))
        (PORT datad (426:426:426) (485:485:485))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (647:647:647) (761:761:761))
        (PORT datac (629:629:629) (730:730:730))
        (PORT datad (393:393:393) (479:479:479))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (141:141:141))
        (PORT datab (109:109:109) (134:134:134))
        (PORT datac (99:99:99) (120:120:120))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (148:148:148))
        (PORT datab (119:119:119) (143:143:143))
        (PORT datac (106:106:106) (126:126:126))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datab (112:112:112) (139:139:139))
        (PORT datac (99:99:99) (121:121:121))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (419:419:419))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datac (429:429:429) (488:488:488))
        (PORT datad (302:302:302) (347:347:347))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (169:169:169) (192:192:192))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (189:189:189))
        (PORT datab (454:454:454) (523:523:523))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (978:978:978))
        (PORT datab (861:861:861) (1027:1027:1027))
        (PORT datac (191:191:191) (226:226:226))
        (PORT datad (211:211:211) (246:246:246))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (138:138:138))
        (PORT datac (416:416:416) (478:478:478))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (433:433:433))
        (PORT datab (379:379:379) (461:461:461))
        (PORT datac (301:301:301) (354:354:354))
        (PORT datad (568:568:568) (660:660:660))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (232:232:232))
        (PORT datac (376:376:376) (464:464:464))
        (PORT datad (231:231:231) (299:299:299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (419:419:419))
        (PORT datab (373:373:373) (435:435:435))
        (PORT datac (317:317:317) (364:364:364))
        (PORT datad (440:440:440) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT ena (1078:1078:1078) (1209:1209:1209))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (785:785:785))
        (PORT datac (1635:1635:1635) (1861:1861:1861))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (762:762:762))
        (PORT datab (662:662:662) (778:778:778))
        (PORT datac (401:401:401) (457:457:457))
        (PORT datad (205:205:205) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1252:1252:1252))
        (PORT asdata (296:296:296) (333:333:333))
        (PORT clrn (1245:1245:1245) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (133:133:133) (175:175:175))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (209:209:209))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datab (330:330:330) (390:390:390))
        (PORT datad (412:412:412) (460:460:460))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (221:221:221))
        (PORT datad (179:179:179) (214:214:214))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (229:229:229))
        (PORT datad (446:446:446) (519:519:519))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT asdata (270:270:270) (287:287:287))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (PORT ena (420:420:420) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (204:204:204))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (420:420:420))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (912:912:912))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (135:135:135) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datab (149:149:149) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (133:133:133) (178:178:178))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (535:535:535))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (197:197:197))
        (PORT datab (140:140:140) (186:186:186))
        (PORT datad (132:132:132) (178:178:178))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (143:143:143))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datad (582:582:582) (655:655:655))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (205:205:205))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (485:485:485))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datad (187:187:187) (229:229:229))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (520:520:520))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datad (290:290:290) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (202:202:202))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (175:175:175))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (482:482:482))
        (PORT datab (290:290:290) (341:341:341))
        (PORT datad (445:445:445) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (204:204:204))
        (PORT datad (292:292:292) (344:344:344))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (328:328:328))
        (PORT datab (340:340:340) (398:398:398))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (207:207:207))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (156:156:156) (182:182:182))
        (PORT datad (259:259:259) (293:293:293))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (326:326:326))
        (PORT datab (271:271:271) (302:302:302))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (390:390:390) (430:430:430))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (178:178:178))
        (PORT datad (132:132:132) (178:178:178))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (552:552:552))
        (PORT datab (733:733:733) (818:818:818))
        (PORT datac (429:429:429) (474:474:474))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1196:1196:1196))
        (PORT datab (662:662:662) (746:746:746))
        (PORT datac (1381:1381:1381) (1622:1622:1622))
        (PORT datad (501:501:501) (583:583:583))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (663:663:663))
        (PORT datab (177:177:177) (238:238:238))
        (PORT datac (172:172:172) (224:224:224))
        (PORT datad (348:348:348) (418:418:418))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (922:922:922))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (589:589:589) (659:659:659))
        (PORT datad (477:477:477) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (559:559:559))
        (PORT datab (454:454:454) (509:509:509))
        (PORT datac (486:486:486) (573:573:573))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1262:1262:1262))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1220:1220:1220))
        (PORT ena (1089:1089:1089) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (742:742:742))
        (PORT datab (687:687:687) (811:811:811))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (402:402:402) (492:492:492))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (677:677:677))
        (PORT datab (111:111:111) (137:137:137))
        (PORT datac (540:540:540) (647:647:647))
        (PORT datad (402:402:402) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (518:518:518))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (775:775:775))
        (PORT datab (143:143:143) (173:173:173))
        (PORT datac (206:206:206) (235:235:235))
        (PORT datad (463:463:463) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (135:135:135))
        (PORT datab (326:326:326) (374:374:374))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (892:892:892))
        (PORT datac (725:725:725) (850:850:850))
        (PORT datad (463:463:463) (563:563:563))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (561:561:561))
        (PORT datab (837:837:837) (986:986:986))
        (PORT datad (436:436:436) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1064:1064:1064) (1228:1228:1228))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datac (510:510:510) (602:602:602))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (778:778:778))
        (PORT datab (691:691:691) (810:810:810))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (703:703:703))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (880:880:880) (1012:1012:1012))
        (PORT sload (687:687:687) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (601:601:601))
        (PORT datab (664:664:664) (779:779:779))
        (PORT datac (589:589:589) (696:696:696))
        (PORT datad (511:511:511) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (299:299:299) (333:333:333))
        (PORT ena (906:906:906) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1271:1271:1271))
        (PORT clk (1485:1485:1485) (1464:1464:1464))
        (PORT ena (4282:4282:4282) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (4295:4295:4295))
        (PORT d[1] (1804:1804:1804) (2093:2093:2093))
        (PORT d[2] (4293:4293:4293) (4936:4936:4936))
        (PORT d[3] (2625:2625:2625) (3024:3024:3024))
        (PORT d[4] (1511:1511:1511) (1772:1772:1772))
        (PORT d[5] (2928:2928:2928) (3325:3325:3325))
        (PORT d[6] (3164:3164:3164) (3663:3663:3663))
        (PORT d[7] (3806:3806:3806) (4395:4395:4395))
        (PORT d[8] (1630:1630:1630) (1873:1873:1873))
        (PORT d[9] (2046:2046:2046) (2351:2351:2351))
        (PORT d[10] (3912:3912:3912) (4470:4470:4470))
        (PORT d[11] (1943:1943:1943) (2253:2253:2253))
        (PORT d[12] (2062:2062:2062) (2386:2386:2386))
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (PORT ena (4279:4279:4279) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1104:1104:1104))
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (PORT ena (4279:4279:4279) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3892:3892:3892))
        (PORT clk (1483:1483:1483) (1462:1462:1462))
        (PORT ena (4279:4279:4279) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1843:1843:1843))
        (PORT clk (1485:1485:1485) (1464:1464:1464))
        (PORT ena (4282:4282:4282) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1464:1464:1464))
        (PORT d[0] (4282:4282:4282) (3833:3833:3833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1005:1005:1005) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1105:1105:1105))
        (PORT datab (1091:1091:1091) (1280:1280:1280))
        (PORT datac (1175:1175:1175) (1365:1365:1365))
        (PORT datad (357:357:357) (410:410:410))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1481:1481:1481))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (1168:1168:1168) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (3004:3004:3004))
        (PORT d[1] (1782:1782:1782) (2065:2065:2065))
        (PORT d[2] (1584:1584:1584) (1793:1793:1793))
        (PORT d[3] (2154:2154:2154) (2479:2479:2479))
        (PORT d[4] (1322:1322:1322) (1540:1540:1540))
        (PORT d[5] (2731:2731:2731) (3105:3105:3105))
        (PORT d[6] (2281:2281:2281) (2638:2638:2638))
        (PORT d[7] (2412:2412:2412) (2730:2730:2730))
        (PORT d[8] (1841:1841:1841) (2113:2113:2113))
        (PORT d[9] (2244:2244:2244) (2577:2577:2577))
        (PORT d[10] (1093:1093:1093) (1238:1238:1238))
        (PORT d[11] (1449:1449:1449) (1679:1679:1679))
        (PORT d[12] (1183:1183:1183) (1360:1360:1360))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1165:1165:1165) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (903:903:903))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1165:1165:1165) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1984:1984:1984))
        (PORT clk (1479:1479:1479) (1458:1458:1458))
        (PORT ena (1165:1165:1165) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1645:1645:1645))
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT ena (1168:1168:1168) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1460:1460:1460))
        (PORT d[0] (1168:1168:1168) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1001:1001:1001) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1002:1002:1002) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1174:1174:1174) (1380:1380:1380))
        (PORT datac (1151:1151:1151) (1370:1370:1370))
        (PORT datad (783:783:783) (892:892:892))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1936:1936:1936))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (2973:2973:2973) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (3255:3255:3255))
        (PORT d[1] (3135:3135:3135) (3621:3621:3621))
        (PORT d[2] (3811:3811:3811) (4390:4390:4390))
        (PORT d[3] (2903:2903:2903) (3329:3329:3329))
        (PORT d[4] (1718:1718:1718) (2008:2008:2008))
        (PORT d[5] (3236:3236:3236) (3646:3646:3646))
        (PORT d[6] (3158:3158:3158) (3652:3652:3652))
        (PORT d[7] (2896:2896:2896) (3315:3315:3315))
        (PORT d[8] (1566:1566:1566) (1781:1781:1781))
        (PORT d[9] (2317:2317:2317) (2667:2667:2667))
        (PORT d[10] (2894:2894:2894) (3305:3305:3305))
        (PORT d[11] (776:776:776) (909:909:909))
        (PORT d[12] (1304:1304:1304) (1518:1518:1518))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2970:2970:2970) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1418:1418:1418))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2970:2970:2970) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2297:2297:2297))
        (PORT clk (1462:1462:1462) (1441:1441:1441))
        (PORT ena (2970:2970:2970) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3014:3014:3014))
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT ena (2973:2973:2973) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (PORT d[0] (2973:2973:2973) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (955:955:955))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2239:2239:2239))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3177:3177:3177) (2867:2867:2867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (3204:3204:3204))
        (PORT d[1] (3290:3290:3290) (3806:3806:3806))
        (PORT d[2] (3309:3309:3309) (3804:3804:3804))
        (PORT d[3] (2346:2346:2346) (2693:2693:2693))
        (PORT d[4] (1834:1834:1834) (2126:2126:2126))
        (PORT d[5] (3199:3199:3199) (3604:3604:3604))
        (PORT d[6] (3506:3506:3506) (4050:4050:4050))
        (PORT d[7] (2901:2901:2901) (3332:3332:3332))
        (PORT d[8] (1773:1773:1773) (2023:2023:2023))
        (PORT d[9] (2429:2429:2429) (2792:2792:2792))
        (PORT d[10] (2675:2675:2675) (3053:3053:3053))
        (PORT d[11] (1676:1676:1676) (1940:1940:1940))
        (PORT d[12] (927:927:927) (1079:1079:1079))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3174:3174:3174) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1521:1521:1521))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3174:3174:3174) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2285:2285:2285))
        (PORT clk (1455:1455:1455) (1435:1435:1435))
        (PORT ena (3174:3174:3174) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2016:2016:2016))
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT ena (3177:3177:3177) (2867:2867:2867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1437:1437:1437))
        (PORT d[0] (3177:3177:3177) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1277:1277:1277))
        (PORT clk (1478:1478:1478) (1460:1460:1460))
        (PORT ena (3878:3878:3878) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3934:3934:3934))
        (PORT d[1] (1724:1724:1724) (2008:2008:2008))
        (PORT d[2] (3928:3928:3928) (4522:4522:4522))
        (PORT d[3] (2282:2282:2282) (2632:2632:2632))
        (PORT d[4] (1513:1513:1513) (1772:1772:1772))
        (PORT d[5] (5042:5042:5042) (5710:5710:5710))
        (PORT d[6] (2978:2978:2978) (3448:3448:3448))
        (PORT d[7] (3636:3636:3636) (4203:4203:4203))
        (PORT d[8] (1603:1603:1603) (1837:1837:1837))
        (PORT d[9] (1898:1898:1898) (2182:2182:2182))
        (PORT d[10] (3539:3539:3539) (4045:4045:4045))
        (PORT d[11] (1739:1739:1739) (2021:2021:2021))
        (PORT d[12] (1900:1900:1900) (2211:2211:2211))
        (PORT clk (1476:1476:1476) (1458:1458:1458))
        (PORT ena (3875:3875:3875) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1486:1486:1486))
        (PORT clk (1476:1476:1476) (1458:1458:1458))
        (PORT ena (3875:3875:3875) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3549:3549:3549))
        (PORT clk (1476:1476:1476) (1458:1458:1458))
        (PORT ena (3875:3875:3875) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3282:3282:3282))
        (PORT clk (1478:1478:1478) (1460:1460:1460))
        (PORT ena (3878:3878:3878) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1460:1460:1460))
        (PORT d[0] (3878:3878:3878) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (998:998:998) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (972:972:972))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1393:1393:1393))
        (PORT datab (1170:1170:1170) (1375:1375:1375))
        (PORT datac (835:835:835) (950:950:950))
        (PORT datad (612:612:612) (693:693:693))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1485:1485:1485))
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT ena (3166:3166:3166) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (3061:3061:3061))
        (PORT d[1] (2805:2805:2805) (3257:3257:3257))
        (PORT d[2] (3646:3646:3646) (4203:4203:4203))
        (PORT d[3] (2740:2740:2740) (3144:3144:3144))
        (PORT d[4] (1721:1721:1721) (2013:2013:2013))
        (PORT d[5] (4755:4755:4755) (5373:5373:5373))
        (PORT d[6] (2982:2982:2982) (3450:3450:3450))
        (PORT d[7] (3668:3668:3668) (4230:4230:4230))
        (PORT d[8] (1395:1395:1395) (1590:1590:1590))
        (PORT d[9] (2147:2147:2147) (2474:2474:2474))
        (PORT d[10] (2728:2728:2728) (3123:3123:3123))
        (PORT d[11] (974:974:974) (1142:1142:1142))
        (PORT d[12] (1123:1123:1123) (1313:1313:1313))
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT ena (3163:3163:3163) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3382:3382:3382))
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT ena (3163:3163:3163) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2324:2324:2324))
        (PORT clk (1457:1457:1457) (1435:1435:1435))
        (PORT ena (3163:3163:3163) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2793:2793:2793))
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT ena (3166:3166:3166) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1437:1437:1437))
        (PORT d[0] (3166:3166:3166) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (896:896:896))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (1142:1142:1142) (1360:1360:1360))
        (PORT datad (525:525:525) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (477:477:477))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (1332:1332:1332) (1549:1549:1549))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1426:1426:1426))
        (PORT datab (1052:1052:1052) (1198:1198:1198))
        (PORT datac (120:120:120) (159:159:159))
        (PORT datad (531:531:531) (608:608:608))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (799:799:799))
        (PORT datac (476:476:476) (537:537:537))
        (PORT datad (302:302:302) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1041:1041:1041))
        (PORT datab (838:838:838) (944:944:944))
        (PORT datac (290:290:290) (337:337:337))
        (PORT datad (257:257:257) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (PORT ena (1164:1164:1164) (1273:1273:1273))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (545:545:545))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (816:816:816) (956:956:956))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (689:689:689) (783:783:783))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT sclr (332:332:332) (387:387:387))
        (PORT sload (797:797:797) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (718:718:718))
        (PORT datab (366:366:366) (440:440:440))
        (PORT datac (211:211:211) (259:259:259))
        (PORT datad (387:387:387) (472:472:472))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (141:141:141))
        (PORT datab (716:716:716) (819:819:819))
        (PORT datad (675:675:675) (786:786:786))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (650:650:650) (728:728:728))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (880:880:880) (1012:1012:1012))
        (PORT sload (687:687:687) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (604:604:604))
        (PORT datab (661:661:661) (776:776:776))
        (PORT datac (594:594:594) (701:701:701))
        (PORT datad (596:596:596) (690:690:690))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (312:312:312) (340:340:340))
        (PORT ena (906:906:906) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (996:996:996))
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT ena (3891:3891:3891) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3906:3906:3906))
        (PORT d[1] (2863:2863:2863) (3319:3319:3319))
        (PORT d[2] (3944:3944:3944) (4535:4535:4535))
        (PORT d[3] (2284:2284:2284) (2632:2632:2632))
        (PORT d[4] (1530:1530:1530) (1790:1790:1790))
        (PORT d[5] (5042:5042:5042) (5706:5706:5706))
        (PORT d[6] (2813:2813:2813) (3265:3265:3265))
        (PORT d[7] (3464:3464:3464) (4007:4007:4007))
        (PORT d[8] (1798:1798:1798) (2066:2066:2066))
        (PORT d[9] (2637:2637:2637) (3023:3023:3023))
        (PORT d[10] (3537:3537:3537) (4043:4043:4043))
        (PORT d[11] (1568:1568:1568) (1826:1826:1826))
        (PORT d[12] (1731:1731:1731) (2016:2016:2016))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3888:3888:3888) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2671:2671:2671))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3888:3888:3888) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3523:3523:3523))
        (PORT clk (1461:1461:1461) (1440:1440:1440))
        (PORT ena (3888:3888:3888) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3091:3091:3091))
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT ena (3891:3891:3891) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1442:1442:1442))
        (PORT d[0] (3891:3891:3891) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (983:983:983) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (811:811:811))
        (PORT datab (1439:1439:1439) (1694:1694:1694))
        (PORT datac (504:504:504) (573:573:573))
        (PORT datad (1152:1152:1152) (1345:1345:1345))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1440:1440:1440))
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (PORT ena (3582:3582:3582) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3468:3468:3468))
        (PORT d[1] (2419:2419:2419) (2811:2811:2811))
        (PORT d[2] (3100:3100:3100) (3581:3581:3581))
        (PORT d[3] (2670:2670:2670) (3066:3066:3066))
        (PORT d[4] (2077:2077:2077) (2407:2407:2407))
        (PORT d[5] (4929:4929:4929) (5563:5563:5563))
        (PORT d[6] (2623:2623:2623) (3040:3040:3040))
        (PORT d[7] (3242:3242:3242) (3744:3744:3744))
        (PORT d[8] (1758:1758:1758) (2005:2005:2005))
        (PORT d[9] (2330:2330:2330) (2680:2680:2680))
        (PORT d[10] (2775:2775:2775) (3172:3172:3172))
        (PORT d[11] (1134:1134:1134) (1322:1322:1322))
        (PORT d[12] (1294:1294:1294) (1507:1507:1507))
        (PORT clk (1424:1424:1424) (1403:1403:1403))
        (PORT ena (3579:3579:3579) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2358:2358:2358))
        (PORT clk (1424:1424:1424) (1403:1403:1403))
        (PORT ena (3579:3579:3579) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2539:2539:2539))
        (PORT clk (1424:1424:1424) (1403:1403:1403))
        (PORT ena (3579:3579:3579) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2261:2261:2261))
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (PORT ena (3582:3582:3582) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1405:1405:1405))
        (PORT d[0] (3582:3582:3582) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1379:1379:1379))
        (PORT datab (1438:1438:1438) (1692:1692:1692))
        (PORT datad (956:956:956) (1088:1088:1088))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1258:1258:1258))
        (PORT clk (1454:1454:1454) (1435:1435:1435))
        (PORT ena (2948:2948:2948) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2961:2961:2961))
        (PORT d[1] (2633:2633:2633) (3058:3058:3058))
        (PORT d[2] (3464:3464:3464) (3996:3996:3996))
        (PORT d[3] (2569:2569:2569) (2952:2952:2952))
        (PORT d[4] (1715:1715:1715) (2008:2008:2008))
        (PORT d[5] (5297:5297:5297) (5989:5989:5989))
        (PORT d[6] (2810:2810:2810) (3256:3256:3256))
        (PORT d[7] (3440:3440:3440) (3971:3971:3971))
        (PORT d[8] (1766:1766:1766) (2009:2009:2009))
        (PORT d[9] (2139:2139:2139) (2466:2466:2466))
        (PORT d[10] (2719:2719:2719) (3113:3113:3113))
        (PORT d[11] (964:964:964) (1129:1129:1129))
        (PORT d[12] (1118:1118:1118) (1306:1306:1306))
        (PORT clk (1452:1452:1452) (1433:1433:1433))
        (PORT ena (2945:2945:2945) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3413:3413:3413))
        (PORT clk (1452:1452:1452) (1433:1433:1433))
        (PORT ena (2945:2945:2945) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2301:2301:2301))
        (PORT clk (1452:1452:1452) (1433:1433:1433))
        (PORT ena (2945:2945:2945) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2770:2770:2770))
        (PORT clk (1454:1454:1454) (1435:1435:1435))
        (PORT ena (2948:2948:2948) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1435:1435:1435))
        (PORT d[0] (2948:2948:2948) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (982:982:982))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (3866:3866:3866) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (4095:4095:4095))
        (PORT d[1] (1728:1728:1728) (2019:2019:2019))
        (PORT d[2] (3956:3956:3956) (4551:4551:4551))
        (PORT d[3] (2839:2839:2839) (3273:3273:3273))
        (PORT d[4] (1513:1513:1513) (1770:1770:1770))
        (PORT d[5] (5061:5061:5061) (5734:5734:5734))
        (PORT d[6] (2993:2993:2993) (3475:3475:3475))
        (PORT d[7] (3613:3613:3613) (4177:4177:4177))
        (PORT d[8] (1608:1608:1608) (1842:1842:1842))
        (PORT d[9] (2637:2637:2637) (3023:3023:3023))
        (PORT d[10] (3550:3550:3550) (4062:4062:4062))
        (PORT d[11] (1739:1739:1739) (2026:2026:2026))
        (PORT d[12] (2442:2442:2442) (2822:2822:2822))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (3863:3863:3863) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1815:1815:1815))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (3863:3863:3863) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3548:3548:3548))
        (PORT clk (1466:1466:1466) (1445:1445:1445))
        (PORT ena (3863:3863:3863) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3308:3308:3308))
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT ena (3866:3866:3866) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1447:1447:1447))
        (PORT d[0] (3866:3866:3866) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (988:988:988) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (959:959:959))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1181:1181:1181))
        (PORT clk (1443:1443:1443) (1421:1421:1421))
        (PORT ena (3694:3694:3694) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3705:3705:3705))
        (PORT d[1] (2694:2694:2694) (3130:3130:3130))
        (PORT d[2] (3445:3445:3445) (3973:3973:3973))
        (PORT d[3] (2469:2469:2469) (2851:2851:2851))
        (PORT d[4] (1537:1537:1537) (1798:1798:1798))
        (PORT d[5] (5046:5046:5046) (5712:5712:5712))
        (PORT d[6] (2629:2629:2629) (3054:3054:3054))
        (PORT d[7] (3616:3616:3616) (4176:4176:4176))
        (PORT d[8] (1790:1790:1790) (2055:2055:2055))
        (PORT d[9] (2085:2085:2085) (2392:2392:2392))
        (PORT d[10] (3359:3359:3359) (3845:3845:3845))
        (PORT d[11] (1370:1370:1370) (1594:1594:1594))
        (PORT d[12] (2241:2241:2241) (2594:2594:2594))
        (PORT clk (1441:1441:1441) (1419:1419:1419))
        (PORT ena (3691:3691:3691) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2182:2182:2182))
        (PORT clk (1441:1441:1441) (1419:1419:1419))
        (PORT ena (3691:3691:3691) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3337:3337:3337))
        (PORT clk (1441:1441:1441) (1419:1419:1419))
        (PORT ena (3691:3691:3691) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2897:2897:2897))
        (PORT clk (1443:1443:1443) (1421:1421:1421))
        (PORT ena (3694:3694:3694) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1421:1421:1421))
        (PORT d[0] (3694:3694:3694) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1379:1379:1379))
        (PORT datab (1438:1438:1438) (1693:1693:1693))
        (PORT datac (499:499:499) (559:559:559))
        (PORT datad (653:653:653) (738:738:738))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1255:1255:1255))
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (PORT ena (3766:3766:3766) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (3018:3018:3018))
        (PORT d[1] (2626:2626:2626) (3051:3051:3051))
        (PORT d[2] (3474:3474:3474) (4009:4009:4009))
        (PORT d[3] (2569:2569:2569) (2951:2951:2951))
        (PORT d[4] (1553:1553:1553) (1815:1815:1815))
        (PORT d[5] (5277:5277:5277) (5962:5962:5962))
        (PORT d[6] (2809:2809:2809) (3255:3255:3255))
        (PORT d[7] (3506:3506:3506) (4048:4048:4048))
        (PORT d[8] (1773:1773:1773) (2021:2021:2021))
        (PORT d[9] (2140:2140:2140) (2470:2470:2470))
        (PORT d[10] (2693:2693:2693) (3078:3078:3078))
        (PORT d[11] (982:982:982) (1151:1151:1151))
        (PORT d[12] (2021:2021:2021) (2330:2330:2330))
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (PORT ena (3763:3763:3763) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1757:1757:1757))
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (PORT ena (3763:3763:3763) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2298:2298:2298))
        (PORT clk (1455:1455:1455) (1438:1438:1438))
        (PORT ena (3763:3763:3763) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2583:2583:2583))
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (PORT ena (3766:3766:3766) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1440:1440:1440))
        (PORT d[0] (3766:3766:3766) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (977:977:977) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (952:952:952))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (727:727:727))
        (PORT datab (1438:1438:1438) (1693:1693:1693))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (775:775:775) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1703:1703:1703))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (653:653:653))
        (PORT datab (491:491:491) (564:564:564))
        (PORT datac (1302:1302:1302) (1527:1527:1527))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (656:656:656))
        (PORT datac (775:775:775) (886:886:886))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1376:1376:1376))
        (PORT datab (689:689:689) (797:797:797))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (592:592:592) (662:662:662))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (160:160:160))
        (PORT datab (119:119:119) (142:142:142))
        (PORT datac (616:616:616) (719:719:719))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (PORT ena (749:749:749) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1136:1136:1136))
        (PORT datab (673:673:673) (775:775:775))
        (PORT datac (946:946:946) (1075:1075:1075))
        (PORT datad (344:344:344) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (890:890:890))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (740:740:740) (852:852:852))
        (PORT datad (311:311:311) (374:374:374))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (221:221:221))
        (PORT datab (285:285:285) (327:327:327))
        (PORT datad (1065:1065:1065) (1216:1216:1216))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (593:593:593) (649:649:649))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (861:861:861) (985:985:985))
        (PORT sload (661:661:661) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1131:1131:1131))
        (PORT datab (652:652:652) (752:752:752))
        (PORT datac (605:605:605) (692:692:692))
        (PORT datad (561:561:561) (639:639:639))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1189:1189:1189))
        (PORT datab (346:346:346) (401:401:401))
        (PORT datac (627:627:627) (706:706:706))
        (PORT datad (660:660:660) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1186:1186:1186))
        (PORT datab (966:966:966) (1110:1110:1110))
        (PORT datac (132:132:132) (171:171:171))
        (PORT datad (217:217:217) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (172:172:172) (196:196:196))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (154:154:154))
        (PORT datac (1048:1048:1048) (1167:1167:1167))
        (PORT datad (588:588:588) (670:670:670))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (PORT ena (419:419:419) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1279:1279:1279) (1240:1240:1240))
        (PORT ena (419:419:419) (453:453:453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (152:152:152))
        (PORT datab (297:297:297) (354:354:354))
        (PORT datad (589:589:589) (671:671:671))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (PORT ena (1090:1090:1090) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (679:679:679))
        (PORT datab (962:962:962) (1104:1104:1104))
        (PORT datac (307:307:307) (374:374:374))
        (PORT datad (918:918:918) (1067:1067:1067))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (193:193:193))
        (PORT datab (145:145:145) (188:188:188))
        (PORT datac (130:130:130) (168:168:168))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (573:573:573))
        (PORT datac (360:360:360) (429:429:429))
        (PORT datad (336:336:336) (393:393:393))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (160:160:160))
        (PORT datab (154:154:154) (204:204:204))
        (PORT datac (200:200:200) (246:246:246))
        (PORT datad (136:136:136) (159:159:159))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (328:328:328))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (685:685:685) (760:760:760))
        (PORT sload (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1258:1258:1258))
        (PORT asdata (526:526:526) (595:595:595))
        (PORT clrn (1252:1252:1252) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (651:651:651))
        (PORT datab (1535:1535:1535) (1800:1800:1800))
        (PORT datac (473:473:473) (542:542:542))
        (PORT datad (186:186:186) (227:227:227))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (770:770:770) (880:880:880))
        (PORT datad (202:202:202) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (496:496:496))
        (PORT datab (299:299:299) (347:347:347))
        (PORT datac (878:878:878) (992:992:992))
        (PORT datad (1091:1091:1091) (1257:1257:1257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (1035:1035:1035) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (671:671:671))
        (PORT datab (635:635:635) (744:744:744))
        (PORT datac (531:531:531) (646:646:646))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (744:744:744))
        (PORT datab (822:822:822) (976:976:976))
        (PORT datac (754:754:754) (870:870:870))
        (PORT datad (337:337:337) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (156:156:156))
        (PORT datab (186:186:186) (214:214:214))
        (PORT datac (331:331:331) (393:393:393))
        (PORT datad (298:298:298) (340:340:340))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (643:643:643) (758:758:758))
        (PORT datac (279:279:279) (317:317:317))
        (PORT datad (647:647:647) (749:749:749))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (474:474:474))
        (PORT datab (826:826:826) (981:981:981))
        (PORT datac (780:780:780) (909:909:909))
        (PORT datad (299:299:299) (340:340:340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (208:208:208) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datac (306:306:306) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (342:342:342) (416:416:416))
        (PORT datac (517:517:517) (599:599:599))
        (PORT datad (475:475:475) (558:558:558))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (336:336:336))
        (PORT datab (518:518:518) (607:607:607))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (516:516:516) (576:576:576))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sclr (669:669:669) (761:761:761))
        (PORT sload (439:439:439) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1285:1285:1285))
        (PORT datab (938:938:938) (1098:1098:1098))
        (PORT datac (630:630:630) (740:740:740))
        (PORT datad (868:868:868) (993:993:993))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (565:565:565))
        (PORT datab (883:883:883) (1015:1015:1015))
        (PORT datac (923:923:923) (1078:1078:1078))
        (PORT datad (290:290:290) (333:333:333))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (467:467:467) (536:536:536))
        (PORT datac (336:336:336) (379:379:379))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (998:998:998))
        (PORT datab (232:232:232) (290:290:290))
        (PORT datac (939:939:939) (1078:1078:1078))
        (PORT datad (840:840:840) (961:961:961))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (999:999:999))
        (PORT datab (468:468:468) (542:542:542))
        (PORT datac (653:653:653) (747:747:747))
        (PORT datad (839:839:839) (959:959:959))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (188:188:188) (218:218:218))
        (PORT datac (318:318:318) (356:356:356))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (874:874:874))
        (PORT datab (978:978:978) (1135:1135:1135))
        (PORT datac (814:814:814) (950:950:950))
        (PORT datad (309:309:309) (364:364:364))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (873:873:873))
        (PORT datab (397:397:397) (481:481:481))
        (PORT datac (816:816:816) (953:953:953))
        (PORT datad (940:940:940) (1081:1081:1081))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (229:229:229))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (191:191:191) (226:226:226))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1285:1285:1285))
        (PORT datab (736:736:736) (866:866:866))
        (PORT datac (924:924:924) (1080:1080:1080))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (571:571:571))
        (PORT datab (719:719:719) (839:839:839))
        (PORT datac (918:918:918) (1073:1073:1073))
        (PORT datad (868:868:868) (994:994:994))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (364:364:364))
        (PORT datab (108:108:108) (133:133:133))
        (PORT datac (324:324:324) (361:361:361))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (197:197:197))
        (PORT datab (463:463:463) (535:535:535))
        (PORT datac (322:322:322) (373:373:373))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1054:1054:1054))
        (PORT datab (484:484:484) (562:562:562))
        (PORT datac (845:845:845) (981:981:981))
        (PORT datad (542:542:542) (619:619:619))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1053:1053:1053))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datac (846:846:846) (982:982:982))
        (PORT datad (734:734:734) (844:844:844))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (417:417:417))
        (PORT datab (332:332:332) (385:385:385))
        (PORT datac (329:329:329) (371:371:371))
        (PORT datad (489:489:489) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1053:1053:1053))
        (PORT datab (560:560:560) (642:642:642))
        (PORT datac (847:847:847) (983:983:983))
        (PORT datad (471:471:471) (552:552:552))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (PORT datac (764:764:764) (894:894:894))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (430:430:430))
        (PORT datab (464:464:464) (549:549:549))
        (PORT datac (395:395:395) (464:464:464))
        (PORT datad (1293:1293:1293) (1497:1497:1497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (445:445:445))
        (PORT datac (428:428:428) (493:493:493))
        (PORT datad (266:266:266) (298:298:298))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1389:1389:1389))
        (PORT datab (474:474:474) (552:552:552))
        (PORT datac (628:628:628) (725:725:725))
        (PORT datad (651:651:651) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (212:212:212))
        (PORT datac (230:230:230) (297:297:297))
        (PORT datad (128:128:128) (172:172:172))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (224:224:224))
        (PORT datab (1084:1084:1084) (1257:1257:1257))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (206:206:206) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (430:430:430))
        (PORT datab (1309:1309:1309) (1518:1518:1518))
        (PORT datac (465:465:465) (524:524:524))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (398:398:398))
        (PORT datab (749:749:749) (850:850:850))
        (PORT datac (341:341:341) (401:401:401))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (409:409:409))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (265:265:265) (303:303:303))
        (PORT datad (258:258:258) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (887:887:887))
        (PORT datab (922:922:922) (1079:1079:1079))
        (PORT datac (546:546:546) (612:612:612))
        (PORT datad (990:990:990) (1124:1124:1124))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (977:977:977))
        (PORT datab (731:731:731) (835:835:835))
        (PORT datac (904:904:904) (1059:1059:1059))
        (PORT datad (217:217:217) (269:269:269))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (154:154:154))
        (PORT datab (185:185:185) (221:221:221))
        (PORT datac (283:283:283) (311:311:311))
        (PORT datad (172:172:172) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (390:390:390))
        (PORT datab (943:943:943) (1104:1104:1104))
        (PORT datac (707:707:707) (823:823:823))
        (PORT datad (718:718:718) (844:844:844))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (1026:1026:1026))
        (PORT datab (690:690:690) (789:789:789))
        (PORT datac (878:878:878) (1023:1023:1023))
        (PORT datad (205:205:205) (249:249:249))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1048:1048:1048))
        (PORT datab (304:304:304) (345:345:345))
        (PORT datac (722:722:722) (813:813:813))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (557:557:557))
        (PORT datab (358:358:358) (418:418:418))
        (PORT datac (418:418:418) (461:461:461))
        (PORT datad (318:318:318) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (360:360:360))
        (PORT datab (339:339:339) (398:398:398))
        (PORT datac (306:306:306) (351:351:351))
        (PORT datad (264:264:264) (301:301:301))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (230:230:230))
        (PORT datab (795:795:795) (929:929:929))
        (PORT datac (913:913:913) (1046:1046:1046))
        (PORT datad (196:196:196) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (397:397:397))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (799:799:799))
        (PORT datab (748:748:748) (848:848:848))
        (PORT datac (343:343:343) (403:403:403))
        (PORT datad (382:382:382) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (422:422:422))
        (PORT datab (1177:1177:1177) (1368:1368:1368))
        (PORT datac (434:434:434) (489:489:489))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (279:279:279) (311:311:311))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (199:199:199))
        (PORT datac (707:707:707) (823:823:823))
        (PORT datad (305:305:305) (353:353:353))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1389:1389:1389))
        (PORT datab (483:483:483) (545:545:545))
        (PORT datad (119:119:119) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datab (154:154:154) (201:201:201))
        (PORT datac (466:466:466) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (818:818:818))
        (PORT datab (848:848:848) (1011:1011:1011))
        (PORT datac (623:623:623) (724:724:724))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (156:156:156))
        (PORT datab (481:481:481) (543:543:543))
        (PORT datad (839:839:839) (998:998:998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1248:1248:1248) (1214:1214:1214))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_agent\|cp_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (1004:1004:1004))
        (PORT datab (381:381:381) (467:467:467))
        (PORT datac (613:613:613) (706:706:706))
        (PORT datad (730:730:730) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (654:654:654))
        (PORT datab (749:749:749) (850:850:850))
        (PORT datac (342:342:342) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datab (123:123:123) (147:147:147))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (418:418:418) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (421:421:421))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datad (352:352:352) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (418:418:418) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (182:182:182))
        (PORT datab (139:139:139) (185:185:185))
        (PORT datac (339:339:339) (397:397:397))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (400:400:400))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1265:1265:1265))
        (PORT asdata (271:271:271) (288:288:288))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (PORT ena (419:419:419) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (438:438:438))
        (PORT datac (469:469:469) (560:560:560))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (421:421:421) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (259:259:259))
        (PORT datac (415:415:415) (523:523:523))
        (PORT datad (182:182:182) (220:220:220))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (265:265:265))
        (PORT datac (417:417:417) (526:526:526))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (469:469:469) (492:492:492))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (444:444:444))
        (PORT datab (529:529:529) (638:638:638))
        (PORT datad (334:334:334) (401:401:401))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT ena (477:477:477) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (448:448:448))
        (PORT datac (413:413:413) (507:507:507))
        (PORT datad (179:179:179) (218:218:218))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (421:421:421) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (531:531:531))
        (PORT datac (363:363:363) (440:440:440))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1274:1274:1274) (1235:1235:1235))
        (PORT ena (406:406:406) (427:427:427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (653:653:653))
        (PORT datab (490:490:490) (573:573:573))
        (PORT datad (522:522:522) (609:609:609))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (754:754:754))
        (PORT datab (859:859:859) (982:982:982))
        (PORT datac (1409:1409:1409) (1671:1671:1671))
        (PORT datad (310:310:310) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (210:210:210))
        (PORT datab (502:502:502) (578:578:578))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (963:963:963) (1102:1102:1102))
        (PORT datac (761:761:761) (857:857:857))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (1240:1240:1240) (1344:1344:1344))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (998:998:998))
        (PORT datab (477:477:477) (556:556:556))
        (PORT datac (486:486:486) (594:594:594))
        (PORT datad (464:464:464) (546:546:546))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datab (442:442:442) (508:508:508))
        (PORT datac (317:317:317) (387:387:387))
        (PORT datad (233:233:233) (301:301:301))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1272:1272:1272))
        (PORT asdata (272:272:272) (290:290:290))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (PORT ena (805:805:805) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (744:744:744))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (283:283:283))
        (PORT datab (213:213:213) (268:268:268))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (181:181:181))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (PORT datac (189:189:189) (232:232:232))
        (PORT datad (196:196:196) (241:241:241))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1251:1251:1251))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (469:469:469) (502:502:502))
        (PORT sload (631:631:631) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (744:744:744))
        (PORT datab (449:449:449) (508:508:508))
        (PORT datad (373:373:373) (445:445:445))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1259:1259:1259))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (180:180:180))
        (PORT datab (362:362:362) (436:436:436))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (553:553:553) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (160:160:160))
        (PORT datab (146:146:146) (190:190:190))
        (PORT datac (614:614:614) (718:718:718))
        (PORT datad (753:753:753) (870:870:870))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (243:243:243))
        (PORT datab (174:174:174) (236:236:236))
        (PORT datac (509:509:509) (605:605:605))
        (PORT datad (541:541:541) (635:635:635))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1193:1193:1193))
        (PORT datab (543:543:543) (618:618:618))
        (PORT datad (1344:1344:1344) (1575:1575:1575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (702:702:702))
        (PORT datab (504:504:504) (575:575:575))
        (PORT datac (1052:1052:1052) (1188:1188:1188))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (832:832:832))
        (PORT datac (316:316:316) (363:363:363))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (896:896:896) (968:968:968))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (339:339:339) (410:410:410))
        (PORT datac (448:448:448) (519:519:519))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (338:338:338) (410:410:410))
        (PORT datac (449:449:449) (520:520:520))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (547:547:547))
        (PORT datab (150:150:150) (195:195:195))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (533:533:533))
        (PORT datab (113:113:113) (140:140:140))
        (PORT datac (524:524:524) (605:605:605))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (563:563:563))
        (PORT datab (286:286:286) (319:319:319))
        (PORT datac (457:457:457) (522:522:522))
        (PORT datad (1233:1233:1233) (1403:1403:1403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (780:780:780))
        (PORT datab (969:969:969) (1140:1140:1140))
        (PORT datac (1388:1388:1388) (1605:1605:1605))
        (PORT datad (481:481:481) (557:557:557))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (599:599:599))
        (PORT datad (486:486:486) (582:582:582))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (709:709:709))
        (PORT datab (548:548:548) (638:638:638))
        (PORT datac (788:788:788) (902:902:902))
        (PORT datad (315:315:315) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT ena (1218:1218:1218) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (921:921:921))
        (PORT datad (843:843:843) (979:979:979))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src20_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (673:673:673))
        (PORT datab (122:122:122) (146:146:146))
        (PORT datac (1112:1112:1112) (1305:1305:1305))
        (PORT datad (400:400:400) (450:450:450))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (110:110:110))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (704:704:704))
        (PORT datab (940:940:940) (1101:1101:1101))
        (PORT datac (705:705:705) (821:821:821))
        (PORT datad (718:718:718) (844:844:844))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (349:349:349))
        (PORT datab (354:354:354) (415:415:415))
        (PORT datad (299:299:299) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (419:419:419) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (345:345:345))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datad (298:298:298) (348:348:348))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (419:419:419) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (485:485:485))
        (PORT datab (138:138:138) (184:184:184))
        (PORT datac (284:284:284) (322:322:322))
        (PORT datad (298:298:298) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1206:1206:1206))
        (PORT ena (655:655:655) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (306:306:306) (360:360:360))
        (PORT datac (283:283:283) (321:321:321))
        (PORT datad (298:298:298) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (512:512:512))
        (PORT datab (111:111:111) (137:137:137))
        (PORT datac (459:459:459) (544:544:544))
        (PORT datad (182:182:182) (218:218:218))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (148:148:148) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_022\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (204:204:204))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (208:208:208))
        (PORT datab (602:602:602) (697:697:697))
        (PORT datac (545:545:545) (625:625:625))
        (PORT datad (540:540:540) (610:610:610))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (612:612:612))
        (PORT datab (708:708:708) (833:833:833))
        (PORT datac (508:508:508) (575:575:575))
        (PORT datad (444:444:444) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (633:633:633))
        (PORT datab (544:544:544) (633:633:633))
        (PORT datac (1067:1067:1067) (1199:1199:1199))
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (646:646:646))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (320:320:320) (373:373:373))
        (PORT datad (411:411:411) (463:463:463))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (186:186:186))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (321:321:321) (361:361:361))
        (PORT datad (139:139:139) (186:186:186))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (496:496:496))
        (PORT datab (295:295:295) (341:341:341))
        (PORT datac (417:417:417) (471:471:471))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (490:490:490))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (168:168:168) (191:191:191))
        (PORT datad (429:429:429) (488:488:488))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (519:519:519))
        (PORT datab (448:448:448) (514:514:514))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (548:548:548))
        (PORT datab (710:710:710) (797:797:797))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (723:723:723))
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (410:410:410) (483:483:483))
        (PORT datac (400:400:400) (489:489:489))
        (PORT datad (383:383:383) (457:457:457))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (595:595:595))
        (PORT datab (455:455:455) (525:525:525))
        (PORT datac (147:147:147) (187:187:187))
        (PORT datad (188:188:188) (213:213:213))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (151:151:151))
        (PORT datac (226:226:226) (288:288:288))
        (PORT datad (469:469:469) (551:551:551))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (547:547:547))
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (PORT ena (490:490:490) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (388:388:388))
        (PORT datab (489:489:489) (576:576:576))
        (PORT datac (326:326:326) (378:378:378))
        (PORT datad (325:325:325) (383:383:383))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (431:431:431))
        (PORT datab (332:332:332) (387:387:387))
        (PORT datac (214:214:214) (256:256:256))
        (PORT datad (331:331:331) (391:391:391))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (207:207:207))
        (PORT datab (637:637:637) (720:720:720))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1242:1242:1242) (1207:1207:1207))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (274:274:274))
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (623:623:623))
        (PORT datad (517:517:517) (598:598:598))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1249:1249:1249) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1196:1196:1196))
        (PORT datab (690:690:690) (797:797:797))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (1868:1868:1868) (2179:2179:2179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (601:601:601))
        (PORT datab (503:503:503) (581:581:581))
        (PORT datac (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (311:311:311))
        (PORT datab (1324:1324:1324) (1510:1510:1510))
        (PORT datac (878:878:878) (992:992:992))
        (PORT datad (282:282:282) (323:323:323))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (1035:1035:1035) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (630:630:630))
        (PORT datab (323:323:323) (367:367:367))
        (PORT datac (935:935:935) (1069:1069:1069))
        (PORT datad (459:459:459) (521:521:521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datab (622:622:622) (733:733:733))
        (PORT datac (940:940:940) (1104:1104:1104))
        (PORT datad (312:312:312) (374:374:374))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (633:633:633))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datad (271:271:271) (303:303:303))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (497:497:497) (546:546:546))
        (PORT clrn (1260:1260:1260) (1226:1226:1226))
        (PORT sclr (1137:1137:1137) (1296:1296:1296))
        (PORT sload (784:784:784) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (757:757:757))
        (PORT datac (658:658:658) (774:774:774))
        (PORT datad (678:678:678) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (924:924:924))
        (PORT datab (515:515:515) (598:598:598))
        (PORT datac (1102:1102:1102) (1276:1276:1276))
        (PORT datad (352:352:352) (412:412:412))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (555:555:555) (623:623:623))
        (PORT datac (930:930:930) (1076:1076:1076))
        (PORT datad (373:373:373) (431:431:431))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (438:438:438))
        (PORT datab (454:454:454) (523:523:523))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT asdata (344:344:344) (371:371:371))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (PORT ena (436:436:436) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (417:417:417))
        (PORT datab (1256:1256:1256) (1449:1449:1449))
        (PORT datac (321:321:321) (387:387:387))
        (PORT datad (1350:1350:1350) (1544:1544:1544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (552:552:552))
        (PORT datab (735:735:735) (820:820:820))
        (PORT datac (428:428:428) (473:473:473))
        (PORT datad (355:355:355) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (649:649:649))
        (PORT datab (1150:1150:1150) (1361:1361:1361))
        (PORT datac (186:186:186) (228:228:228))
        (PORT datad (352:352:352) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (179:179:179))
        (PORT datac (772:772:772) (883:883:883))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (254:254:254))
        (PORT datab (792:792:792) (906:906:906))
        (PORT datac (883:883:883) (1015:1015:1015))
        (PORT datad (584:584:584) (661:661:661))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (PORT ena (919:919:919) (991:991:991))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1027:1027:1027))
        (PORT datab (1058:1058:1058) (1233:1233:1233))
        (PORT datac (489:489:489) (560:560:560))
        (PORT datad (890:890:890) (1017:1017:1017))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (853:853:853))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datad (899:899:899) (1026:1026:1026))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (1029:1029:1029))
        (PORT datac (186:186:186) (225:225:225))
        (PORT datad (804:804:804) (942:942:942))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (494:494:494))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (96:96:96) (117:117:117))
        (PORT datad (211:211:211) (246:246:246))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (212:212:212))
        (PORT datab (305:305:305) (355:355:355))
        (PORT datac (255:255:255) (283:283:283))
        (PORT datad (274:274:274) (308:308:308))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (463:463:463))
        (PORT datad (230:230:230) (298:298:298))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (420:420:420))
        (PORT datab (374:374:374) (437:437:437))
        (PORT datac (340:340:340) (402:402:402))
        (PORT datad (422:422:422) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1227:1227:1227))
        (PORT ena (1078:1078:1078) (1209:1209:1209))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1468:1468:1468))
        (PORT datab (798:798:798) (930:930:930))
        (PORT datac (729:729:729) (826:826:826))
        (PORT datad (105:105:105) (127:127:127))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (450:450:450))
        (PORT datab (365:365:365) (435:435:435))
        (PORT datac (108:108:108) (129:129:129))
        (PORT datad (648:648:648) (766:766:766))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (974:974:974))
        (PORT datab (749:749:749) (852:852:852))
        (PORT datac (104:104:104) (123:123:123))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1464:1464:1464))
        (PORT datab (194:194:194) (233:233:233))
        (PORT datac (186:186:186) (217:217:217))
        (PORT datad (169:169:169) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1215:1215:1215))
        (PORT datab (931:931:931) (1090:1090:1090))
        (PORT datac (994:994:994) (1148:1148:1148))
        (PORT datad (925:925:925) (1079:1079:1079))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (717:717:717))
        (PORT datac (524:524:524) (593:593:593))
        (PORT datad (527:527:527) (622:622:622))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (786:786:786))
        (PORT datab (407:407:407) (459:459:459))
        (PORT datac (165:165:165) (189:189:189))
        (PORT datad (173:173:173) (192:192:192))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (348:348:348))
        (PORT datab (570:570:570) (633:633:633))
        (PORT datac (762:762:762) (868:868:868))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (512:512:512))
        (PORT datac (627:627:627) (706:706:706))
        (PORT datad (295:295:295) (337:337:337))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (744:744:744) (847:847:847))
        (PORT datad (473:473:473) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (597:597:597))
        (PORT datab (551:551:551) (639:639:639))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (270:270:270) (287:287:287))
        (PORT clrn (1278:1278:1278) (1240:1240:1240))
        (PORT ena (801:801:801) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (724:724:724))
        (PORT datab (485:485:485) (551:551:551))
        (PORT datac (543:543:543) (644:644:644))
        (PORT datad (402:402:402) (472:472:472))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (701:701:701))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (517:517:517) (610:610:610))
        (PORT datad (152:152:152) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (287:287:287))
        (PORT datab (134:134:134) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1195:1195:1195))
        (PORT datab (690:690:690) (797:797:797))
        (PORT datac (184:184:184) (229:229:229))
        (PORT datad (1630:1630:1630) (1877:1877:1877))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (638:638:638))
        (PORT datab (503:503:503) (581:581:581))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1047:1047:1047))
        (PORT datab (803:803:803) (935:935:935))
        (PORT datac (327:327:327) (383:383:383))
        (PORT datad (395:395:395) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (915:915:915) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (743:743:743))
        (PORT datab (389:389:389) (444:444:444))
        (PORT datac (758:758:758) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (390:390:390))
        (PORT datab (887:887:887) (1018:1018:1018))
        (PORT datac (642:642:642) (740:740:740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (569:569:569))
        (PORT datab (1274:1274:1274) (1485:1485:1485))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (474:474:474) (562:562:562))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1257:1257:1257) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (686:686:686))
        (PORT datab (340:340:340) (398:398:398))
        (PORT datad (440:440:440) (492:492:492))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (525:525:525) (578:578:578))
        (PORT clrn (1263:1263:1263) (1228:1228:1228))
        (PORT sclr (721:721:721) (828:828:828))
        (PORT sload (791:791:791) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (773:773:773))
        (PORT datad (761:761:761) (885:885:885))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1148:1148:1148))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (904:904:904) (1059:1059:1059))
        (PORT datad (991:991:991) (1126:1126:1126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (205:205:205))
        (PORT datab (213:213:213) (269:269:269))
        (PORT datac (418:418:418) (477:477:477))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1241:1241:1241) (1205:1205:1205))
        (PORT ena (488:488:488) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1215:1215:1215))
        (PORT datab (935:935:935) (1095:1095:1095))
        (PORT datac (997:997:997) (1152:1152:1152))
        (PORT datad (476:476:476) (555:555:555))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1217:1217:1217))
        (PORT datab (931:931:931) (1090:1090:1090))
        (PORT datac (994:994:994) (1149:1149:1149))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (582:582:582))
        (PORT datab (361:361:361) (425:425:425))
        (PORT datac (473:473:473) (546:546:546))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (456:456:456))
        (PORT datab (290:290:290) (331:331:331))
        (PORT datac (263:263:263) (292:292:292))
        (PORT datad (155:155:155) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (365:365:365))
        (PORT datab (334:334:334) (378:378:378))
        (PORT datac (1137:1137:1137) (1303:1303:1303))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (476:476:476))
        (PORT datab (860:860:860) (1001:1001:1001))
        (PORT datac (144:144:144) (189:189:189))
        (PORT datad (559:559:559) (640:640:640))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (401:401:401))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (286:286:286) (321:321:321))
        (PORT datad (328:328:328) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (581:581:581))
        (PORT datab (123:123:123) (149:149:149))
        (PORT datac (995:995:995) (1150:1150:1150))
        (PORT datad (448:448:448) (520:520:520))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1075:1075:1075))
        (PORT datab (488:488:488) (564:564:564))
        (PORT datac (466:466:466) (526:526:526))
        (PORT datad (413:413:413) (479:479:479))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (450:450:450) (511:511:511))
        (PORT datac (443:443:443) (502:502:502))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (688:688:688))
        (PORT datab (465:465:465) (531:531:531))
        (PORT datac (306:306:306) (359:359:359))
        (PORT datad (896:896:896) (1037:1037:1037))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (487:487:487))
        (PORT datab (444:444:444) (505:505:505))
        (PORT datac (446:446:446) (508:508:508))
        (PORT datad (1189:1189:1189) (1379:1379:1379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (229:229:229))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (191:191:191) (226:226:226))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (347:347:347))
        (PORT datab (456:456:456) (518:518:518))
        (PORT datac (395:395:395) (435:435:435))
        (PORT datad (151:151:151) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (484:484:484))
        (PORT datab (337:337:337) (390:390:390))
        (PORT datac (325:325:325) (379:379:379))
        (PORT datad (443:443:443) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (1047:1047:1047))
        (PORT datab (502:502:502) (580:580:580))
        (PORT datac (671:671:671) (777:777:777))
        (PORT datad (1029:1029:1029) (1174:1174:1174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (328:328:328))
        (PORT datab (305:305:305) (357:357:357))
        (PORT datac (532:532:532) (592:592:592))
        (PORT datad (432:432:432) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (140:140:140))
        (PORT datab (440:440:440) (507:507:507))
        (PORT datac (432:432:432) (486:486:486))
        (PORT datad (328:328:328) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (329:329:329))
        (PORT datab (598:598:598) (683:683:683))
        (PORT datac (283:283:283) (315:315:315))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (PORT datad (142:142:142) (188:188:188))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (140:140:140))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datac (421:421:421) (483:483:483))
        (PORT datad (411:411:411) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (538:538:538))
        (PORT datab (662:662:662) (742:742:742))
        (PORT datac (282:282:282) (329:329:329))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (219:219:219))
        (PORT datab (663:663:663) (744:744:744))
        (PORT datac (280:280:280) (327:327:327))
        (PORT datad (446:446:446) (511:511:511))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1269:1269:1269))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1240:1240:1240))
        (PORT datac (1144:1144:1144) (1323:1323:1323))
        (PORT datad (731:731:731) (854:854:854))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (599:599:599))
        (PORT datab (353:353:353) (415:415:415))
        (PORT datac (350:350:350) (419:419:419))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (558:558:558))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datac (907:907:907) (1055:1055:1055))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (281:281:281) (320:320:320))
        (PORT datad (299:299:299) (340:340:340))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (664:664:664))
        (PORT datab (1002:1002:1002) (1159:1159:1159))
        (PORT datac (1243:1243:1243) (1442:1442:1442))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (417:417:417))
        (PORT datab (276:276:276) (314:314:314))
        (PORT datac (170:170:170) (200:200:200))
        (PORT datad (487:487:487) (552:552:552))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1074:1074:1074))
        (PORT datab (481:481:481) (547:547:547))
        (PORT datac (472:472:472) (544:544:544))
        (PORT datad (602:602:602) (695:695:695))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (722:722:722))
        (PORT datac (407:407:407) (452:452:452))
        (PORT datad (582:582:582) (660:660:660))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (232:232:232))
        (PORT datab (176:176:176) (205:205:205))
        (PORT datac (286:286:286) (314:314:314))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (474:474:474))
        (PORT datab (331:331:331) (393:393:393))
        (PORT datac (1112:1112:1112) (1305:1305:1305))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (361:361:361))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1462:1462:1462))
        (PORT datab (999:999:999) (1156:1156:1156))
        (PORT datac (728:728:728) (845:845:845))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (786:786:786))
        (PORT datab (399:399:399) (480:480:480))
        (PORT datac (330:330:330) (377:377:377))
        (PORT datad (173:173:173) (192:192:192))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (852:852:852))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (556:556:556) (662:662:662))
        (PORT datad (632:632:632) (740:740:740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (673:673:673))
        (PORT datab (744:744:744) (847:847:847))
        (PORT datac (346:346:346) (393:393:393))
        (PORT datad (371:371:371) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (PORT datab (212:212:212) (262:262:262))
        (PORT datac (764:764:764) (869:869:869))
        (PORT datad (205:205:205) (255:255:255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (178:178:178) (208:208:208))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (302:302:302) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (443:443:443))
        (PORT datab (194:194:194) (233:233:233))
        (PORT datac (428:428:428) (492:492:492))
        (PORT datad (452:452:452) (520:520:520))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (279:279:279) (320:320:320))
        (PORT datac (265:265:265) (303:303:303))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (269:269:269) (306:306:306))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (200:200:200))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (92:92:92) (112:112:112))
        (PORT datad (310:310:310) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1266:1266:1266))
        (PORT datac (156:156:156) (203:203:203))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (913:913:913))
        (PORT datab (459:459:459) (531:531:531))
        (PORT datac (776:776:776) (902:902:902))
        (PORT datad (677:677:677) (797:797:797))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (728:728:728))
        (PORT datab (346:346:346) (401:401:401))
        (PORT datac (767:767:767) (883:883:883))
        (PORT datad (636:636:636) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (436:436:436) (465:465:465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (PORT datad (158:158:158) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1266:1266:1266))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT clrn (1252:1252:1252) (1217:1217:1217))
        (PORT ena (412:412:412) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (176:176:176))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1789:1789:1789))
        (PORT datab (512:512:512) (591:591:591))
        (PORT datac (779:779:779) (872:872:872))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (228:228:228))
        (PORT datac (631:631:631) (712:712:712))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (589:589:589))
        (PORT datab (598:598:598) (674:674:674))
        (PORT datac (879:879:879) (994:994:994))
        (PORT datad (281:281:281) (321:321:321))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1256:1256:1256) (1221:1221:1221))
        (PORT ena (1035:1035:1035) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (633:633:633))
        (PORT datab (630:630:630) (735:735:735))
        (PORT datac (540:540:540) (648:648:648))
        (PORT datad (672:672:672) (788:788:788))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1252:1252:1252) (1216:1216:1216))
        (PORT sclr (716:716:716) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (541:541:541))
        (PORT datab (110:110:110) (136:136:136))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (487:487:487))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (596:596:596) (694:694:694))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (548:548:548))
        (PORT datab (219:219:219) (277:277:277))
        (PORT datac (95:95:95) (114:114:114))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (520:520:520))
        (PORT datad (726:726:726) (849:849:849))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (304:304:304) (345:345:345))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sload (1047:1047:1047) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (351:351:351))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sload (1047:1047:1047) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (540:540:540))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sload (1047:1047:1047) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (186:186:186))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (543:543:543))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sload (1047:1047:1047) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (183:183:183))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (405:405:405) (462:462:462))
        (PORT clrn (1259:1259:1259) (1225:1225:1225))
        (PORT sload (1047:1047:1047) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (188:188:188))
        (PORT datab (139:139:139) (185:185:185))
        (PORT datac (735:735:735) (860:860:860))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (682:682:682))
        (PORT datab (849:849:849) (1012:1012:1012))
        (PORT datac (107:107:107) (128:128:128))
        (PORT datad (592:592:592) (675:675:675))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (977:977:977))
        (PORT datad (781:781:781) (895:895:895))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (176:176:176) (232:232:232))
        (PORT datad (782:782:782) (896:896:896))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (969:969:969))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (225:225:225))
        (PORT datab (660:660:660) (740:740:740))
        (PORT datac (283:283:283) (329:329:329))
        (PORT datad (445:445:445) (510:510:510))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1253:1253:1253))
        (PORT asdata (296:296:296) (332:332:332))
        (PORT clrn (1247:1247:1247) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1263:1263:1263))
        (PORT asdata (1126:1126:1126) (1241:1241:1241))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (543:543:543))
        (PORT datab (223:223:223) (282:282:282))
        (PORT datad (570:570:570) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1258:1258:1258))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1251:1251:1251) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (974:974:974))
        (PORT datac (228:228:228) (285:285:285))
        (PORT datad (783:783:783) (907:907:907))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (119:119:119) (143:143:143))
        (PORT datac (323:323:323) (368:368:368))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (596:596:596))
        (PORT datab (135:135:135) (161:161:161))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1269:1269:1269) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (307:307:307))
        (PORT datab (555:555:555) (655:655:655))
        (PORT datac (506:506:506) (577:577:577))
        (PORT datad (162:162:162) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (656:656:656))
        (PORT datab (530:530:530) (628:628:628))
        (PORT datac (501:501:501) (576:576:576))
        (PORT datad (324:324:324) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (578:578:578))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datad (210:210:210) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1258:1258:1258) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (287:287:287))
        (PORT datac (224:224:224) (275:275:275))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (556:556:556))
        (PORT datab (363:363:363) (431:431:431))
        (PORT datac (359:359:359) (423:423:423))
        (PORT datad (522:522:522) (614:614:614))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (291:291:291))
        (PORT datab (567:567:567) (672:672:672))
        (PORT datac (103:103:103) (128:128:128))
        (PORT datad (472:472:472) (558:558:558))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (379:379:379) (449:449:449))
        (PORT datac (374:374:374) (450:450:450))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (646:646:646))
        (PORT datac (142:142:142) (186:186:186))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (137:137:137))
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (173:173:173) (205:205:205))
        (PORT datad (415:415:415) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (370:370:370))
        (PORT datab (342:342:342) (401:401:401))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1230:1230:1230))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1262:1262:1262) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (477:477:477))
        (PORT datab (679:679:679) (795:795:795))
        (PORT datad (346:346:346) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|ack_refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_request\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1350:1350:1350))
        (PORT datab (678:678:678) (795:795:795))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1227:1227:1227))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (540:540:540))
        (PORT datad (154:154:154) (204:204:204))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (150:150:150))
        (PORT datab (510:510:510) (589:589:589))
        (PORT datac (500:500:500) (566:566:566))
        (PORT datad (356:356:356) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1229:1229:1229))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (700:700:700))
        (PORT datab (561:561:561) (662:662:662))
        (PORT datac (509:509:509) (581:581:581))
        (PORT datad (120:120:120) (145:145:145))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datac (394:394:394) (482:482:482))
        (PORT datad (119:119:119) (145:145:145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|f_pop)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1269:1269:1269) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (209:209:209))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datad (534:534:534) (627:627:627))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1269:1269:1269) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[58\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1443:1443:1443))
        (PORT datab (615:615:615) (713:713:713))
        (PORT datac (1048:1048:1048) (1188:1188:1188))
        (PORT datad (608:608:608) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (963:963:963) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (546:546:546) (616:616:616))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[56\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (733:733:733))
        (PORT datac (357:357:357) (430:430:430))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (155:155:155))
        (PORT datab (146:146:146) (189:189:189))
        (PORT datac (1836:1836:1836) (2130:2130:2130))
        (PORT datad (352:352:352) (417:417:417))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (566:566:566))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (112:112:112) (133:133:133))
        (PORT datad (1819:1819:1819) (2100:2100:2100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_cs_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[57\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (561:561:561))
        (PORT datab (680:680:680) (796:796:796))
        (PORT datac (1072:1072:1072) (1290:1290:1290))
        (PORT datad (478:478:478) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1235:1235:1235) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT asdata (897:897:897) (1012:1012:1012))
        (PORT ena (909:909:909) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[55\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (647:647:647))
        (PORT datac (778:778:778) (903:903:903))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[56\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (918:918:918))
        (PORT datab (1146:1146:1146) (1351:1351:1351))
        (PORT datac (458:458:458) (530:530:530))
        (PORT datad (453:453:453) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1218:1218:1218) (1348:1348:1348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (807:807:807))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1069:1069:1069) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[54\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1052:1052:1052))
        (PORT datab (534:534:534) (643:643:643))
        (PORT datad (333:333:333) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (135:135:135) (179:179:179))
        (PORT datac (687:687:687) (767:767:767))
        (PORT datad (292:292:292) (347:347:347))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (132:132:132))
        (PORT datab (632:632:632) (733:733:733))
        (PORT datac (312:312:312) (355:355:355))
        (PORT datad (191:191:191) (233:233:233))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (643:643:643))
        (PORT datab (808:808:808) (977:977:977))
        (PORT datac (949:949:949) (1095:1095:1095))
        (PORT datad (530:530:530) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (417:417:417) (477:477:477))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[52\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (736:736:736))
        (PORT datac (352:352:352) (426:426:426))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (643:643:643))
        (PORT datab (808:808:808) (978:978:978))
        (PORT datac (949:949:949) (1095:1095:1095))
        (PORT datad (1034:1034:1034) (1191:1191:1191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (466:466:466))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[53\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (741:741:741))
        (PORT datac (339:339:339) (407:407:407))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (257:257:257))
        (PORT datab (106:106:106) (129:129:129))
        (PORT datac (193:193:193) (236:236:236))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1101:1101:1101))
        (PORT datab (825:825:825) (984:984:984))
        (PORT datac (504:504:504) (583:583:583))
        (PORT datad (597:597:597) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1264:1264:1264) (1407:1407:1407))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (485:485:485))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[51\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (552:552:552))
        (PORT datab (613:613:613) (738:738:738))
        (PORT datac (296:296:296) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1104:1104:1104))
        (PORT datab (822:822:822) (981:981:981))
        (PORT datac (499:499:499) (578:578:578))
        (PORT datad (513:513:513) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1264:1264:1264) (1407:1407:1407))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (496:496:496))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[50\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (741:741:741))
        (PORT datac (448:448:448) (523:523:523))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (192:192:192) (235:235:235))
        (PORT datad (523:523:523) (612:612:612))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1211:1211:1211))
        (PORT datab (815:815:815) (955:955:955))
        (PORT datac (1198:1198:1198) (1421:1421:1421))
        (PORT datad (508:508:508) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (737:737:737) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (963:963:963) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[48\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (616:616:616))
        (PORT datab (538:538:538) (638:638:638))
        (PORT datac (416:416:416) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (1009:1009:1009))
        (PORT datab (944:944:944) (1080:1080:1080))
        (PORT datac (648:648:648) (751:751:751))
        (PORT datad (494:494:494) (586:586:586))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1346:1346:1346) (1487:1487:1487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (576:576:576) (650:650:650))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1036:1036:1036) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[49\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (752:752:752))
        (PORT datac (415:415:415) (500:500:500))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (498:498:498))
        (PORT datab (137:137:137) (182:182:182))
        (PORT datac (162:162:162) (185:185:185))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (698:698:698))
        (PORT datab (679:679:679) (794:794:794))
        (PORT datac (1075:1075:1075) (1294:1294:1294))
        (PORT datad (488:488:488) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1235:1235:1235) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (506:506:506))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[47\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (714:714:714))
        (PORT datac (631:631:631) (748:748:748))
        (PORT datad (328:328:328) (389:389:389))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (643:643:643))
        (PORT datab (805:805:805) (973:973:973))
        (PORT datac (951:951:951) (1097:1097:1097))
        (PORT datad (768:768:768) (890:890:890))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (454:454:454))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (735:735:735) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[46\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (716:716:716))
        (PORT datac (351:351:351) (425:425:425))
        (PORT datad (287:287:287) (339:339:339))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (320:320:320))
        (PORT datab (136:136:136) (181:181:181))
        (PORT datac (132:132:132) (170:170:170))
        (PORT datad (158:158:158) (182:182:182))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[59\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1017:1017:1017))
        (PORT datab (807:807:807) (976:976:976))
        (PORT datac (950:950:950) (1095:1095:1095))
        (PORT datad (624:624:624) (720:720:720))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1252:1252:1252))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (714:714:714) (809:809:809))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[57\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (449:449:449))
        (PORT datac (571:571:571) (660:660:660))
        (PORT datad (519:519:519) (608:608:608))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (1005:1005:1005))
        (PORT datab (942:942:942) (1079:1079:1079))
        (PORT datac (659:659:659) (776:776:776))
        (PORT datad (677:677:677) (797:797:797))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1346:1346:1346) (1487:1487:1487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (616:616:616) (681:681:681))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[45\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (741:741:741))
        (PORT datac (364:364:364) (425:425:425))
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (256:256:256))
        (PORT datab (808:808:808) (912:912:912))
        (PORT datac (97:97:97) (119:119:119))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (606:606:606))
        (PORT datab (525:525:525) (612:612:612))
        (PORT datac (512:512:512) (617:617:617))
        (PORT datad (505:505:505) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (512:512:512) (565:565:565))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (969:969:969) (1081:1081:1081))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[44\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (627:627:627))
        (PORT datad (1012:1012:1012) (1191:1191:1191))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (402:402:402))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1033:1033:1033))
        (PORT datab (138:138:138) (183:183:183))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (561:561:561))
        (PORT datab (471:471:471) (545:545:545))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (107:107:107) (131:131:131))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (424:424:424) (471:471:471))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (665:665:665))
        (PORT datac (157:157:157) (201:201:201))
        (PORT datad (160:160:160) (209:209:209))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (425:425:425))
        (PORT datab (574:574:574) (681:681:681))
        (PORT datac (372:372:372) (448:448:448))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (621:621:621))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1273:1273:1273) (1234:1234:1234))
        (PORT sclr (814:814:814) (772:772:772))
        (PORT ena (406:406:406) (426:426:426))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (769:769:769))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (927:927:927) (1059:1059:1059))
        (PORT datad (329:329:329) (380:380:380))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1254:1254:1254) (1217:1217:1217))
        (PORT ena (653:653:653) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (812:812:812))
        (PORT datad (1224:1224:1224) (1415:1415:1415))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (272:272:272) (290:290:290))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (607:607:607))
        (PORT datac (202:202:202) (255:255:255))
        (PORT datad (288:288:288) (341:341:341))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (859:859:859))
        (PORT datab (135:135:135) (178:178:178))
        (PORT datac (411:411:411) (506:506:506))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (207:207:207))
        (PORT datab (135:135:135) (166:166:166))
        (PORT datac (518:518:518) (603:603:603))
        (PORT datad (533:533:533) (625:625:625))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (475:475:475) (551:551:551))
        (PORT datac (171:171:171) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1246:1246:1246))
        (PORT d (2445:2445:2445) (2748:2748:2748))
        (PORT clrn (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1280:1280:1280))
        (PORT d (1728:1728:1728) (1513:1513:1513))
        (PORT aload (1379:1379:1379) (1380:1380:1380))
        (PORT sload (4331:4331:4331) (3878:3878:3878))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (942:942:942))
        (PORT datad (1230:1230:1230) (1421:1421:1421))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (257:257:257))
        (PORT datac (499:499:499) (589:589:589))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (860:860:860))
        (PORT datab (198:198:198) (248:248:248))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (187:187:187) (229:229:229))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (547:547:547))
        (PORT datac (92:92:92) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1246:1246:1246))
        (PORT d (2368:2368:2368) (2649:2649:2649))
        (PORT clrn (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1280:1280:1280))
        (PORT d (1728:1728:1728) (1513:1513:1513))
        (PORT aload (1379:1379:1379) (1380:1380:1380))
        (PORT sload (4331:4331:4331) (3878:3878:3878))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1245:1245:1245) (1444:1444:1444))
        (PORT datad (872:872:872) (1005:1005:1005))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (370:370:370))
        (PORT datac (496:496:496) (586:586:586))
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (859:859:859))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (408:408:408) (503:503:503))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (212:212:212))
        (PORT datab (471:471:471) (546:546:546))
        (PORT datac (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (3447:3447:3447) (3851:3851:3851))
        (PORT clrn (1356:1356:1356) (1362:1362:1362))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1994:1994:1994) (1764:1764:1764))
        (PORT aload (1387:1387:1387) (1388:1388:1388))
        (PORT sload (4026:4026:4026) (3607:3607:3607))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (962:962:962) (1105:1105:1105))
        (PORT datad (1228:1228:1228) (1419:1419:1419))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (270:270:270) (288:288:288))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (268:268:268))
        (PORT datac (497:497:497) (588:588:588))
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (860:860:860))
        (PORT datab (136:136:136) (180:180:180))
        (PORT datac (410:410:410) (505:505:505))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (137:137:137))
        (PORT datab (476:476:476) (552:552:552))
        (PORT datac (166:166:166) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (1580:1580:1580) (1783:1783:1783))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1653:1653:1653) (1449:1449:1449))
        (PORT aload (1385:1385:1385) (1386:1386:1386))
        (PORT sload (3724:3724:3724) (3336:3336:3336))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1247:1247:1247) (1447:1447:1447))
        (PORT datad (978:978:978) (1129:1129:1129))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (592:592:592))
        (PORT datac (311:311:311) (372:372:372))
        (PORT datad (342:342:342) (409:409:409))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (762:762:762) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (810:810:810))
        (PORT datab (135:135:135) (179:179:179))
        (PORT datac (191:191:191) (233:233:233))
        (PORT datad (327:327:327) (390:390:390))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (378:378:378))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (3443:3443:3443) (3835:3835:3835))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1653:1653:1653) (1449:1449:1449))
        (PORT aload (1385:1385:1385) (1386:1386:1386))
        (PORT sload (3724:3724:3724) (3336:3336:3336))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1242:1242:1242) (1440:1440:1440))
        (PORT datad (860:860:860) (999:999:999))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (380:380:380))
        (PORT datac (497:497:497) (585:585:585))
        (PORT datad (294:294:294) (349:349:349))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (873:873:873))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (945:945:945))
        (PORT datab (135:135:135) (178:178:178))
        (PORT datac (612:612:612) (716:716:716))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (552:552:552))
        (PORT datac (164:164:164) (186:186:186))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (3692:3692:3692) (4176:4176:4176))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1869:1869:1869) (1649:1649:1649))
        (PORT aload (1385:1385:1385) (1386:1386:1386))
        (PORT sload (3895:3895:3895) (3486:3486:3486))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1230:1230:1230) (1421:1421:1421))
        (PORT datad (890:890:890) (1022:1022:1022))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (426:426:426))
        (PORT datab (519:519:519) (619:619:619))
        (PORT datac (342:342:342) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (254:254:254))
        (PORT datab (133:133:133) (177:177:177))
        (PORT datac (861:861:861) (1019:1019:1019))
        (PORT datad (531:531:531) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (461:461:461) (528:528:528))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (2427:2427:2427) (2736:2736:2736))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1869:1869:1869) (1649:1649:1649))
        (PORT aload (1385:1385:1385) (1386:1386:1386))
        (PORT sload (3895:3895:3895) (3486:3486:3486))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1231:1231:1231) (1422:1422:1422))
        (PORT datad (703:703:703) (827:827:827))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datac (502:502:502) (592:592:592))
        (PORT datad (294:294:294) (349:349:349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (873:873:873))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (182:182:182))
        (PORT datab (629:629:629) (737:737:737))
        (PORT datac (793:793:793) (921:921:921))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (475:475:475) (549:549:549))
        (PORT datac (251:251:251) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (1763:1763:1763) (1976:1976:1976))
        (PORT clrn (1356:1356:1356) (1362:1362:1362))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1287:1287:1287))
        (PORT d (1994:1994:1994) (1764:1764:1764))
        (PORT aload (1387:1387:1387) (1388:1388:1388))
        (PORT sload (4026:4026:4026) (3607:3607:3607))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (449:449:449))
        (PORT datad (876:876:876) (999:999:999))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (734:734:734))
        (PORT datac (498:498:498) (587:587:587))
        (PORT datad (607:607:607) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (873:873:873))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (249:249:249))
        (PORT datab (629:629:629) (737:737:737))
        (PORT datac (792:792:792) (920:920:920))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (208:208:208))
        (PORT datab (482:482:482) (557:557:557))
        (PORT datac (275:275:275) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1245:1245:1245))
        (PORT d (1250:1250:1250) (1393:1393:1393))
        (PORT clrn (1347:1347:1347) (1353:1353:1353))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1279:1279:1279))
        (PORT d (1802:1802:1802) (1572:1572:1572))
        (PORT aload (1378:1378:1378) (1379:1379:1379))
        (PORT sload (3595:3595:3595) (3216:3216:3216))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (229:229:229) (286:286:286))
        (PORT datad (353:353:353) (422:422:422))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT asdata (707:707:707) (789:789:789))
        (PORT ena (909:909:909) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (642:642:642))
        (PORT datac (117:117:117) (155:155:155))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (628:628:628) (736:736:736))
        (PORT datac (793:793:793) (921:921:921))
        (PORT datad (450:450:450) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (487:487:487))
        (PORT datac (94:94:94) (113:113:113))
        (PORT datad (457:457:457) (527:527:527))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1228:1228:1228))
        (PORT d (2543:2543:2543) (2843:2843:2843))
        (PORT clrn (1330:1330:1330) (1336:1336:1336))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1262:1262:1262))
        (PORT d (1654:1654:1654) (1465:1465:1465))
        (PORT aload (1361:1361:1361) (1362:1362:1362))
        (PORT sload (3162:3162:3162) (2822:2822:2822))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1026:1026:1026))
        (PORT datad (531:531:531) (623:623:623))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (622:622:622))
        (PORT datac (495:495:495) (585:585:585))
        (PORT datad (509:509:509) (603:603:603))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1041:1041:1041))
        (PORT datab (549:549:549) (654:654:654))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (312:312:312) (365:365:365))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (461:461:461) (528:528:528))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1231:1231:1231))
        (PORT d (1361:1361:1361) (1529:1529:1529))
        (PORT clrn (1332:1332:1332) (1339:1339:1339))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1265:1265:1265))
        (PORT d (1630:1630:1630) (1440:1440:1440))
        (PORT aload (1363:1363:1363) (1365:1365:1365))
        (PORT sload (3149:3149:3149) (2811:2811:2811))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (524:524:524))
        (PORT datad (876:876:876) (999:999:999))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (546:546:546))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (180:180:180))
        (PORT datab (536:536:536) (645:645:645))
        (PORT datac (499:499:499) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (179:179:179))
        (PORT datab (551:551:551) (655:655:655))
        (PORT datac (863:863:863) (1022:1022:1022))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (464:464:464) (531:531:531))
        (PORT datad (163:163:163) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1231:1231:1231))
        (PORT d (2106:2106:2106) (2369:2369:2369))
        (PORT clrn (1332:1332:1332) (1339:1339:1339))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1265:1265:1265))
        (PORT d (1630:1630:1630) (1440:1440:1440))
        (PORT aload (1363:1363:1363) (1365:1365:1365))
        (PORT sload (3149:3149:3149) (2811:2811:2811))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (988:988:988))
        (PORT datad (1213:1213:1213) (1397:1397:1397))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (PORT datab (524:524:524) (625:625:625))
        (PORT datad (450:450:450) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1042:1042:1042))
        (PORT datab (550:550:550) (654:654:654))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (462:462:462) (528:528:528))
        (PORT datad (290:290:290) (328:328:328))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1245:1245:1245))
        (PORT d (1456:1456:1456) (1634:1634:1634))
        (PORT clrn (1347:1347:1347) (1353:1353:1353))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1279:1279:1279))
        (PORT d (1802:1802:1802) (1572:1572:1572))
        (PORT aload (1378:1378:1378) (1379:1379:1379))
        (PORT sload (3595:3595:3595) (3216:3216:3216))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1430:1430:1430))
        (PORT datad (921:921:921) (1054:1054:1054))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (413:413:413))
        (PORT datab (525:525:525) (626:626:626))
        (PORT datad (189:189:189) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1037:1037:1037))
        (PORT datab (206:206:206) (253:253:253))
        (PORT datac (120:120:120) (159:159:159))
        (PORT datad (530:530:530) (628:628:628))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (132:132:132))
        (PORT datac (465:465:465) (532:532:532))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1237:1237:1237))
        (PORT d (2531:2531:2531) (2848:2848:2848))
        (PORT clrn (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1271:1271:1271))
        (PORT d (1784:1784:1784) (1559:1559:1559))
        (PORT aload (1370:1370:1370) (1371:1371:1371))
        (PORT sload (3423:3423:3423) (3063:3063:3063))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1026:1026:1026))
        (PORT datad (499:499:499) (587:587:587))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (631:631:631))
        (PORT datac (315:315:315) (377:377:377))
        (PORT datad (513:513:513) (605:605:605))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (762:762:762) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (810:810:810))
        (PORT datab (348:348:348) (417:417:417))
        (PORT datac (182:182:182) (225:225:225))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (318:318:318) (374:374:374))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1237:1237:1237))
        (PORT d (1979:1979:1979) (2235:2235:2235))
        (PORT clrn (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1271:1271:1271))
        (PORT d (1784:1784:1784) (1559:1559:1559))
        (PORT aload (1370:1370:1370) (1371:1371:1371))
        (PORT sload (3423:3423:3423) (3063:3063:3063))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (871:871:871) (999:999:999))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (563:563:563))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[15\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (249:249:249))
        (PORT datab (535:535:535) (644:644:644))
        (PORT datac (618:618:618) (706:706:706))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (622:622:622))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (444:444:444) (519:519:519))
        (PORT datad (762:762:762) (886:886:886))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (360:360:360) (425:425:425))
        (PORT datac (425:425:425) (480:480:480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1253:1253:1253))
        (PORT d (2040:2040:2040) (2275:2275:2275))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1287:1287:1287))
        (PORT d (1808:1808:1808) (1583:1583:1583))
        (PORT aload (1385:1385:1385) (1386:1386:1386))
        (PORT sload (3816:3816:3816) (3420:3420:3420))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (1046:1046:1046))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT asdata (340:340:340) (366:366:366))
        (PORT ena (737:737:737) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1388:1388:1388) (1553:1553:1553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[16\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (436:436:436))
        (PORT datac (563:563:563) (662:662:662))
        (PORT datad (437:437:437) (511:511:511))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (810:810:810))
        (PORT datab (348:348:348) (417:417:417))
        (PORT datac (606:606:606) (689:689:689))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (365:365:365))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (471:471:471) (541:541:541))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1232:1232:1232))
        (PORT d (2303:2303:2303) (2561:2561:2561))
        (PORT clrn (1334:1334:1334) (1340:1340:1340))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1266:1266:1266))
        (PORT d (1756:1756:1756) (1553:1553:1553))
        (PORT aload (1365:1365:1365) (1366:1366:1366))
        (PORT sload (3274:3274:3274) (2926:2926:2926))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (921:921:921))
        (PORT datac (870:870:870) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT asdata (933:933:933) (1040:1040:1040))
        (PORT ena (1043:1043:1043) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[17\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (442:442:442))
        (PORT datac (714:714:714) (839:839:839))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (714:714:714))
        (PORT datab (627:627:627) (735:735:735))
        (PORT datac (795:795:795) (923:923:923))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (550:550:550))
        (PORT datac (432:432:432) (495:495:495))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1235:1235:1235))
        (PORT d (1721:1721:1721) (1927:1927:1927))
        (PORT clrn (1336:1336:1336) (1343:1343:1343))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1269:1269:1269))
        (PORT d (1771:1771:1771) (1545:1545:1545))
        (PORT aload (1367:1367:1367) (1369:1369:1369))
        (PORT sload (3314:3314:3314) (2957:2957:2957))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1196:1196:1196))
        (PORT datad (1216:1216:1216) (1400:1400:1400))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (436:436:436))
        (PORT datab (348:348:348) (422:422:422))
        (PORT datad (361:361:361) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (938:938:938))
        (PORT datab (361:361:361) (435:435:435))
        (PORT datac (188:188:188) (229:229:229))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datac (302:302:302) (351:351:351))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1235:1235:1235))
        (PORT d (1616:1616:1616) (1816:1816:1816))
        (PORT clrn (1336:1336:1336) (1343:1343:1343))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1269:1269:1269))
        (PORT d (1771:1771:1771) (1545:1545:1545))
        (PORT aload (1367:1367:1367) (1369:1369:1369))
        (PORT sload (3314:3314:3314) (2957:2957:2957))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1204:1204:1204))
        (PORT datac (458:458:458) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (601:601:601) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (565:565:565))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1043:1043:1043) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[19\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (451:451:451))
        (PORT datac (620:620:620) (721:721:721))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (307:307:307) (368:368:368))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (772:772:772) (906:906:906))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (365:365:365))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1235:1235:1235))
        (PORT d (2259:2259:2259) (2523:2523:2523))
        (PORT clrn (1336:1336:1336) (1343:1343:1343))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1269:1269:1269))
        (PORT d (1771:1771:1771) (1545:1545:1545))
        (PORT aload (1367:1367:1367) (1369:1369:1369))
        (PORT sload (3314:3314:3314) (2957:2957:2957))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (823:823:823) (942:942:942))
        (PORT datad (757:757:757) (881:881:881))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT asdata (869:869:869) (952:952:952))
        (PORT ena (1043:1043:1043) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (370:370:370) (452:452:452))
        (PORT datac (612:612:612) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (937:937:937))
        (PORT datab (362:362:362) (436:436:436))
        (PORT datac (198:198:198) (250:250:250))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (303:303:303) (352:352:352))
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1237:1237:1237))
        (PORT d (2166:2166:2166) (2421:2421:2421))
        (PORT clrn (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1271:1271:1271))
        (PORT d (1784:1784:1784) (1559:1559:1559))
        (PORT aload (1370:1370:1370) (1371:1371:1371))
        (PORT sload (3423:3423:3423) (3063:3063:3063))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1249:1249:1249) (1450:1450:1450))
        (PORT datad (995:995:995) (1148:1148:1148))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[21\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (539:539:539))
        (PORT datac (313:313:313) (374:374:374))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (762:762:762) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (934:934:934))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datab (315:315:315) (370:370:370))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1237:1237:1237))
        (PORT d (1549:1549:1549) (1730:1730:1730))
        (PORT clrn (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1271:1271:1271))
        (PORT d (1784:1784:1784) (1559:1559:1559))
        (PORT aload (1370:1370:1370) (1371:1371:1371))
        (PORT sload (3423:3423:3423) (3063:3063:3063))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1218:1218:1218))
        (PORT datad (632:632:632) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (937:937:937) (1039:1039:1039))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (397:397:397))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1043:1043:1043) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[22\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (448:448:448))
        (PORT datac (458:458:458) (537:537:537))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (934:934:934))
        (PORT datab (133:133:133) (175:175:175))
        (PORT datac (351:351:351) (419:419:419))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (377:377:377))
        (PORT datac (171:171:171) (202:202:202))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1249:1249:1249))
        (PORT d (1326:1326:1326) (1466:1466:1466))
        (PORT clrn (1350:1350:1350) (1356:1356:1356))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1283:1283:1283))
        (PORT d (1810:1810:1810) (1580:1580:1580))
        (PORT aload (1381:1381:1381) (1382:1382:1382))
        (PORT sload (3689:3689:3689) (3306:3306:3306))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (792:792:792) (911:911:911))
        (PORT datad (1225:1225:1225) (1416:1416:1416))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT ena (756:756:756) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[23\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (552:552:552))
        (PORT datab (360:360:360) (432:432:432))
        (PORT datac (316:316:316) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (762:762:762) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (810:810:810))
        (PORT datab (347:347:347) (416:416:416))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (369:369:369))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (156:156:156) (180:180:180))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1249:1249:1249))
        (PORT d (1713:1713:1713) (1936:1936:1936))
        (PORT clrn (1350:1350:1350) (1356:1356:1356))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1283:1283:1283))
        (PORT d (1810:1810:1810) (1580:1580:1580))
        (PORT aload (1381:1381:1381) (1382:1382:1382))
        (PORT sload (3689:3689:3689) (3306:3306:3306))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (195:195:195))
        (PORT datad (508:508:508) (590:590:590))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (969:969:969) (1081:1081:1081))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[24\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (791:791:791))
        (PORT datab (351:351:351) (425:425:425))
        (PORT datad (779:779:779) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (363:363:363) (437:437:437))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (774:774:774) (909:909:909))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (306:306:306) (356:356:356))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1231:1231:1231))
        (PORT d (1848:1848:1848) (2083:2083:2083))
        (PORT clrn (1332:1332:1332) (1339:1339:1339))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1265:1265:1265))
        (PORT d (1630:1630:1630) (1440:1440:1440))
        (PORT aload (1363:1363:1363) (1365:1365:1365))
        (PORT sload (3149:3149:3149) (2811:2811:2811))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1039:1039:1039) (1182:1182:1182))
        (PORT datad (660:660:660) (769:769:769))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (601:601:601) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (494:494:494) (544:544:544))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[25\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (609:609:609))
        (PORT datab (365:365:365) (446:446:446))
        (PORT datad (620:620:620) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (245:245:245))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (352:352:352) (421:421:421))
        (PORT datad (772:772:772) (906:906:906))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (304:304:304) (354:354:354))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1252:1252:1252))
        (PORT d (2056:2056:2056) (2291:2291:2291))
        (PORT clrn (1353:1353:1353) (1359:1359:1359))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1286:1286:1286))
        (PORT d (1803:1803:1803) (1577:1577:1577))
        (PORT aload (1384:1384:1384) (1385:1385:1385))
        (PORT sload (3821:3821:3821) (3423:3423:3423))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (PORT datac (504:504:504) (583:583:583))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (392:392:392))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (970:970:970) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (748:748:748))
        (PORT datab (346:346:346) (419:419:419))
        (PORT datad (795:795:795) (923:923:923))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (355:355:355))
        (PORT datab (364:364:364) (438:438:438))
        (PORT datac (118:118:118) (156:156:156))
        (PORT datad (773:773:773) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datac (305:305:305) (355:355:355))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1228:1228:1228))
        (PORT d (3311:3311:3311) (3754:3754:3754))
        (PORT clrn (1330:1330:1330) (1336:1336:1336))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1262:1262:1262))
        (PORT d (1654:1654:1654) (1465:1465:1465))
        (PORT aload (1361:1361:1361) (1362:1362:1362))
        (PORT sload (3162:3162:3162) (2822:2822:2822))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (1045:1045:1045))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (834:834:834) (907:907:907))
        (PORT ena (1083:1083:1083) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1388:1388:1388) (1553:1553:1553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (738:738:738))
        (PORT datac (119:119:119) (157:157:157))
        (PORT datad (460:460:460) (534:534:534))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1246:1246:1246))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1268:1268:1268) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (934:934:934))
        (PORT datab (550:550:550) (650:650:650))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (202:202:202) (251:251:251))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (568:568:568))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (295:295:295) (345:345:345))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1249:1249:1249))
        (PORT d (2133:2133:2133) (2376:2376:2376))
        (PORT clrn (1350:1350:1350) (1356:1356:1356))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1283:1283:1283))
        (PORT d (1810:1810:1810) (1580:1580:1580))
        (PORT aload (1381:1381:1381) (1382:1382:1382))
        (PORT sload (3689:3689:3689) (3306:3306:3306))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (1122:1122:1122))
        (PORT datad (1214:1214:1214) (1398:1398:1398))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[28\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (424:424:424))
        (PORT datac (448:448:448) (522:522:522))
        (PORT datad (351:351:351) (421:421:421))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1244:1244:1244))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1267:1267:1267) (1228:1228:1228))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (360:360:360) (434:434:434))
        (PORT datac (118:118:118) (156:156:156))
        (PORT datad (776:776:776) (911:911:911))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (206:206:206))
        (PORT datac (301:301:301) (351:351:351))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1247:1247:1247))
        (PORT d (1375:1375:1375) (1523:1523:1523))
        (PORT clrn (1349:1349:1349) (1355:1355:1355))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1281:1281:1281))
        (PORT d (1897:1897:1897) (1662:1662:1662))
        (PORT aload (1380:1380:1380) (1381:1381:1381))
        (PORT sload (3585:3585:3585) (3210:3210:3210))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (504:504:504) (583:583:583))
        (PORT datad (465:465:465) (540:540:540))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (970:970:970) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1255:1255:1255))
        (PORT asdata (629:629:629) (682:682:682))
        (PORT ena (1056:1056:1056) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[29\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (647:647:647))
        (PORT datac (527:527:527) (616:616:616))
        (PORT datad (492:492:492) (575:575:575))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (182:182:182))
        (PORT datab (532:532:532) (607:607:607))
        (PORT datac (855:855:855) (1013:1013:1013))
        (PORT datad (530:530:530) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (136:136:136))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (464:464:464) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1233:1233:1233))
        (PORT d (1935:1935:1935) (2171:2171:2171))
        (PORT clrn (1335:1335:1335) (1341:1341:1341))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1267:1267:1267))
        (PORT d (1407:1407:1407) (1234:1234:1234))
        (PORT aload (1366:1366:1366) (1367:1367:1367))
        (PORT sload (2965:2965:2965) (2652:2652:2652))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (882:882:882))
        (PORT datad (1218:1218:1218) (1402:1402:1402))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (862:862:862) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1248:1248:1248))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT ena (757:757:757) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[30\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (273:273:273))
        (PORT datac (500:500:500) (590:590:590))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (873:873:873))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1247:1247:1247))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1270:1270:1270) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (942:942:942))
        (PORT datab (631:631:631) (739:739:739))
        (PORT datac (183:183:183) (227:227:227))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (552:552:552))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1233:1233:1233))
        (PORT d (1255:1255:1255) (1412:1412:1412))
        (PORT clrn (1335:1335:1335) (1341:1341:1341))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1267:1267:1267))
        (PORT d (1407:1407:1407) (1234:1234:1234))
        (PORT aload (1366:1366:1366) (1367:1367:1367))
        (PORT sload (2965:2965:2965) (2652:2652:2652))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (871:871:871) (1000:1000:1000))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (793:793:793) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT asdata (626:626:626) (691:691:691))
        (PORT ena (1069:1069:1069) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[31\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (625:625:625))
        (PORT datab (342:342:342) (405:405:405))
        (PORT datac (499:499:499) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (859:859:859))
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (415:415:415) (511:511:511))
        (PORT datad (179:179:179) (221:221:221))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (544:544:544))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1233:1233:1233))
        (PORT d (2791:2791:2791) (3139:3139:3139))
        (PORT clrn (1335:1335:1335) (1341:1341:1341))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1267:1267:1267))
        (PORT d (1407:1407:1407) (1234:1234:1234))
        (PORT aload (1366:1366:1366) (1367:1367:1367))
        (PORT sload (2965:2965:2965) (2652:2652:2652))
        (IOPATH (posedge clk) q (360:360:360) (374:374:374))
        (IOPATH (posedge aload) q (303:303:303) (317:317:317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (594:594:594))
        (PORT datab (682:682:682) (797:797:797))
        (PORT datac (1070:1070:1070) (1288:1288:1288))
        (PORT datad (488:488:488) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1235:1235:1235) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (588:588:588) (672:672:672))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1069:1069:1069) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[36\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (760:760:760))
        (PORT datac (571:571:571) (675:675:675))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (146:146:146) (190:190:190))
        (PORT datac (508:508:508) (580:580:580))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1249:1249:1249))
        (PORT asdata (871:871:871) (984:984:984))
        (PORT clrn (1272:1272:1272) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (827:827:827) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (616:616:616))
        (PORT datab (545:545:545) (642:642:642))
        (PORT datac (687:687:687) (778:778:778))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (475:475:475))
        (PORT datab (289:289:289) (332:332:332))
        (PORT datac (514:514:514) (591:591:591))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (413:413:413))
        (PORT datab (115:115:115) (145:145:145))
        (PORT datac (372:372:372) (448:448:448))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1247:1247:1247))
        (PORT d (2442:2442:2442) (2709:2709:2709))
        (PORT clrn (1349:1349:1349) (1355:1355:1355))
        (PORT sload (2299:2299:2299) (2567:2567:2567))
        (PORT ena (2509:2509:2509) (2833:2833:2833))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1082:1082:1082))
        (PORT datab (526:526:526) (613:613:613))
        (PORT datac (545:545:545) (655:655:655))
        (PORT datad (494:494:494) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (969:969:969) (1081:1081:1081))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT asdata (519:519:519) (561:561:561))
        (PORT ena (735:735:735) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[37\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (712:712:712))
        (PORT datac (358:358:358) (432:432:432))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (663:663:663))
        (PORT datab (697:697:697) (797:797:797))
        (PORT datac (512:512:512) (586:586:586))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (262:262:262))
        (PORT datab (529:529:529) (606:606:606))
        (PORT datac (164:164:164) (186:186:186))
        (PORT datad (264:264:264) (299:299:299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1249:1249:1249))
        (PORT d (2271:2271:2271) (2550:2550:2550))
        (PORT clrn (1350:1350:1350) (1356:1356:1356))
        (PORT sload (2284:2284:2284) (2546:2546:2546))
        (PORT ena (2770:2770:2770) (3123:3123:3123))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1212:1212:1212))
        (PORT datab (781:781:781) (912:912:912))
        (PORT datac (1199:1199:1199) (1421:1421:1421))
        (PORT datad (712:712:712) (837:837:837))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (737:737:737) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (963:963:963) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[38\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (719:719:719))
        (PORT datac (345:345:345) (403:403:403))
        (PORT datad (353:353:353) (419:419:419))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (662:662:662))
        (PORT datab (699:699:699) (799:799:799))
        (PORT datac (510:510:510) (584:584:584))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (512:512:512) (586:586:586))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1245:1245:1245))
        (PORT d (2654:2654:2654) (2979:2979:2979))
        (PORT clrn (1347:1347:1347) (1353:1353:1353))
        (PORT sload (2403:2403:2403) (2684:2684:2684))
        (PORT ena (2661:2661:2661) (3008:3008:3008))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1441:1441:1441))
        (PORT datab (661:661:661) (775:775:775))
        (PORT datac (1047:1047:1047) (1187:1187:1187))
        (PORT datad (737:737:737) (851:851:851))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1256:1256:1256))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (963:963:963) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (540:540:540))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (735:735:735) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[39\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (713:713:713))
        (PORT datac (348:348:348) (420:420:420))
        (PORT datad (181:181:181) (224:224:224))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1255:1255:1255))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (664:664:664))
        (PORT datab (695:695:695) (794:794:794))
        (PORT datac (514:514:514) (588:588:588))
        (PORT datad (306:306:306) (361:361:361))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (361:361:361) (416:416:416))
        (PORT datac (515:515:515) (589:589:589))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1245:1245:1245))
        (PORT d (1588:1588:1588) (1785:1785:1785))
        (PORT clrn (1347:1347:1347) (1353:1353:1353))
        (PORT sload (2403:2403:2403) (2684:2684:2684))
        (PORT ena (2661:2661:2661) (3008:3008:3008))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (592:592:592))
        (PORT datab (681:681:681) (796:796:796))
        (PORT datac (1071:1071:1071) (1289:1289:1289))
        (PORT datad (773:773:773) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1235:1235:1235) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (608:608:608) (689:689:689))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1036:1036:1036) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[40\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (957:957:957))
        (PORT datab (134:134:134) (178:178:178))
        (PORT datac (408:408:408) (492:492:492))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (434:434:434))
        (PORT datab (556:556:556) (650:650:650))
        (PORT datac (120:120:120) (159:159:159))
        (PORT datad (157:157:157) (181:181:181))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (494:494:494))
        (PORT datab (552:552:552) (645:645:645))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (2445:2445:2445) (2724:2724:2724))
        (PORT clrn (1347:1347:1347) (1351:1351:1351))
        (PORT sload (2312:2312:2312) (2589:2589:2589))
        (PORT ena (2737:2737:2737) (3101:3101:3101))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (508:508:508))
        (PORT datab (964:964:964) (1107:1107:1107))
        (PORT datac (394:394:394) (457:457:457))
        (PORT datad (913:913:913) (1062:1062:1062))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1087:1087:1087) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT asdata (924:924:924) (1023:1023:1023))
        (PORT ena (1036:1036:1036) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[41\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (657:657:657))
        (PORT datac (410:410:410) (495:495:495))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (438:438:438))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (184:184:184) (229:229:229))
        (PORT datad (535:535:535) (621:621:621))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (802:802:802))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (684:684:684) (783:783:783))
        (PORT datad (311:311:311) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (1907:1907:1907) (2128:2128:2128))
        (PORT clrn (1347:1347:1347) (1352:1352:1352))
        (PORT sload (2301:2301:2301) (2576:2576:2576))
        (PORT ena (2902:2902:2902) (3293:3293:3293))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (507:507:507))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datac (615:615:615) (728:728:728))
        (PORT datad (1024:1024:1024) (1210:1210:1210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT asdata (524:524:524) (585:585:585))
        (PORT ena (1069:1069:1069) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1087:1087:1087) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[42\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (180:180:180))
        (PORT datac (567:567:567) (670:670:670))
        (PORT datad (456:456:456) (527:527:527))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (827:827:827) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (617:617:617))
        (PORT datab (545:545:545) (643:643:643))
        (PORT datac (687:687:687) (778:778:778))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (620:620:620))
        (PORT datab (105:105:105) (129:129:129))
        (PORT datac (193:193:193) (240:240:240))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1253:1253:1253))
        (PORT d (2319:2319:2319) (2589:2589:2589))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (PORT sload (2184:2184:2184) (2437:2437:2437))
        (PORT ena (2701:2701:2701) (3061:3061:3061))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (758:758:758))
        (PORT datab (402:402:402) (477:477:477))
        (PORT datac (836:836:836) (968:968:968))
        (PORT datad (399:399:399) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (514:514:514))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1069:1069:1069) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1271:1271:1271))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1087:1087:1087) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[43\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (176:176:176))
        (PORT datac (568:568:568) (672:672:672))
        (PORT datad (350:350:350) (414:414:414))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1254:1254:1254))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (827:827:827) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (622:622:622))
        (PORT datab (546:546:546) (644:644:644))
        (PORT datac (684:684:684) (775:775:775))
        (PORT datad (294:294:294) (339:339:339))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (133:133:133))
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (521:521:521) (598:598:598))
        (PORT datad (190:190:190) (235:235:235))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1253:1253:1253))
        (PORT d (1518:1518:1518) (1718:1718:1718))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (PORT sload (2184:2184:2184) (2437:2437:2437))
        (PORT ena (2701:2701:2701) (3061:3061:3061))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP sload (posedge clk) (41:41:41))
      (SETUP asdata (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (806:806:806))
        (PORT datab (544:544:544) (641:641:641))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (591:591:591))
        (PORT datab (671:671:671) (772:772:772))
        (PORT datac (147:147:147) (195:195:195))
        (PORT datad (151:151:151) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1228:1228:1228))
        (PORT d (2414:2414:2414) (2726:2726:2726))
        (PORT clrn (1330:1330:1330) (1336:1336:1336))
        (PORT ena (2641:2641:2641) (2986:2986:2986))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (430:430:430))
        (PORT datac (622:622:622) (717:717:717))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (623:623:623))
        (PORT datab (163:163:163) (215:215:215))
        (PORT datac (485:485:485) (570:570:570))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1231:1231:1231))
        (PORT d (1884:1884:1884) (2096:2096:2096))
        (PORT clrn (1332:1332:1332) (1339:1339:1339))
        (PORT ena (2637:2637:2637) (2982:2982:2982))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (498:498:498))
        (PORT datab (478:478:478) (564:564:564))
        (PORT datad (191:191:191) (236:236:236))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (553:553:553))
        (PORT datab (163:163:163) (215:215:215))
        (PORT datac (485:485:485) (569:569:569))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1241:1241:1241))
        (PORT d (2130:2130:2130) (2390:2390:2390))
        (PORT clrn (1343:1343:1343) (1349:1349:1349))
        (PORT ena (2458:2458:2458) (2775:2775:2775))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (530:530:530))
        (PORT datad (490:490:490) (568:568:568))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (899:899:899))
        (PORT datab (171:171:171) (224:224:224))
        (PORT datac (485:485:485) (569:569:569))
        (PORT datad (535:535:535) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1246:1246:1246))
        (PORT d (2144:2144:2144) (2414:2414:2414))
        (PORT clrn (1348:1348:1348) (1354:1354:1354))
        (PORT ena (2311:2311:2311) (2605:2605:2605))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (420:420:420))
        (PORT datab (527:527:527) (619:619:619))
        (PORT datac (337:337:337) (396:396:396))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (533:533:533) (631:631:631))
        (PORT datad (152:152:152) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1243:1243:1243))
        (PORT d (3044:3044:3044) (3415:3415:3415))
        (PORT clrn (1345:1345:1345) (1351:1351:1351))
        (PORT ena (2874:2874:2874) (3207:3207:3207))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (420:420:420))
        (PORT datab (525:525:525) (616:616:616))
        (PORT datac (96:96:96) (117:117:117))
        (PORT datad (185:185:185) (229:229:229))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1253:1253:1253))
        (PORT d (3420:3420:3420) (3855:3855:3855))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (PORT ena (3271:3271:3271) (3654:3654:3654))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (584:584:584))
        (PORT datab (572:572:572) (679:679:679))
        (PORT datac (351:351:351) (418:418:418))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (584:584:584))
        (PORT datab (153:153:153) (201:201:201))
        (PORT datac (352:352:352) (418:418:418))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (243:243:243))
        (PORT datad (149:149:149) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1235:1235:1235))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1259:1259:1259) (1221:1221:1221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (582:582:582))
        (PORT datab (567:567:567) (673:673:673))
        (PORT datac (517:517:517) (622:622:622))
        (PORT datad (217:217:217) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (135:135:135))
        (PORT datab (107:107:107) (132:132:132))
        (PORT datac (592:592:592) (686:686:686))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1243:1243:1243))
        (PORT d (1641:1641:1641) (1467:1467:1467))
        (PORT aload (1360:1360:1360) (1367:1367:1367))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (posedge aload) q (335:335:335) (326:326:326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1243:1243:1243))
        (PORT d (2788:2788:2788) (2490:2490:2490))
        (PORT aload (1360:1360:1360) (1367:1367:1367))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (posedge aload) q (335:335:335) (326:326:326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1241:1241:1241))
        (PORT d (2863:2863:2863) (2555:2555:2555))
        (PORT aload (1358:1358:1358) (1365:1365:1365))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (posedge aload) q (335:335:335) (326:326:326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1241:1241:1241))
        (PORT d (2815:2815:2815) (2500:2500:2500))
        (PORT aload (1358:1358:1358) (1365:1365:1365))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (posedge aload) q (335:335:335) (326:326:326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (649:649:649))
        (PORT datac (186:186:186) (218:218:218))
        (PORT datad (440:440:440) (512:512:512))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1067:1067:1067) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[32\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (425:425:425))
        (PORT datac (411:411:411) (495:495:495))
        (PORT datad (354:354:354) (420:420:420))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (435:435:435))
        (PORT datab (133:133:133) (175:175:175))
        (PORT datac (403:403:403) (475:475:475))
        (PORT datad (252:252:252) (284:284:284))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1251:1251:1251))
        (PORT d (2502:2502:2502) (2801:2801:2801))
        (PORT clrn (1352:1352:1352) (1358:1358:1358))
        (PORT ena (3114:3114:3114) (3478:3478:3478))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (629:629:629))
        (PORT datab (385:385:385) (467:467:467))
        (PORT datac (185:185:185) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT asdata (823:823:823) (915:915:915))
        (PORT ena (1036:1036:1036) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[33\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (440:440:440))
        (PORT datac (410:410:410) (495:495:495))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (437:437:437))
        (PORT datab (321:321:321) (379:379:379))
        (PORT datac (401:401:401) (473:473:473))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1253:1253:1253))
        (PORT d (1346:1346:1346) (1502:1502:1502))
        (PORT clrn (1354:1354:1354) (1360:1360:1360))
        (PORT ena (2052:2052:2052) (2306:2306:2306))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (650:650:650))
        (PORT datab (385:385:385) (468:468:468))
        (PORT datac (185:185:185) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT ena (1067:1067:1067) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[34\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (449:449:449))
        (PORT datac (569:569:569) (677:677:677))
        (PORT datad (632:632:632) (739:739:739))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1245:1245:1245))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (440:440:440))
        (PORT datab (300:300:300) (333:333:333))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (186:186:186) (230:230:230))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1258:1258:1258))
        (PORT d (2137:2137:2137) (2379:2379:2379))
        (PORT clrn (1358:1358:1358) (1364:1364:1364))
        (PORT ena (1713:1713:1713) (1910:1910:1910))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (632:632:632))
        (PORT datac (184:184:184) (216:216:216))
        (PORT datad (439:439:439) (511:511:511))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT asdata (269:269:269) (286:286:286))
        (PORT ena (1067:1067:1067) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1267:1267:1267))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1154:1154:1154) (1292:1292:1292))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[35\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (710:710:710) (816:816:816))
        (PORT datac (364:364:364) (426:426:426))
        (PORT datad (702:702:702) (811:811:811))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1250:1250:1250))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (420:420:420))
        (PORT datab (526:526:526) (618:618:618))
        (PORT datac (94:94:94) (114:114:114))
        (PORT datad (187:187:187) (228:228:228))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1228:1228:1228))
        (PORT d (1295:1295:1295) (1454:1454:1454))
        (PORT clrn (1330:1330:1330) (1336:1336:1336))
        (PORT ena (2607:2607:2607) (2922:2922:2922))
        (IOPATH (posedge clk) q (393:393:393) (384:384:384))
        (IOPATH (negedge clrn) q (463:463:463) (454:454:454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (660:660:660) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (539:539:539))
      )
    )
  )
)
