v 20001006
P 1100 3400 1400 3400 1
{
T 1200 3450 5 8 1 1 0 0
pin2=2
}
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0 0
pin3=3
}
P 1100 3000 1400 3000 1
{
T 1200 3050 5 8 1 1 0 0
pin4=4
}
P 0 3400 300 3400 1
{
T 150 3450 5 8 1 1 0 0
pin1=1
}
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0 0
pin5=5
}
L 300 2800 1100 2800 3 0 0 0 -1 -1
L 300 2400 1100 2400 3 0 0 0 -1 -1
L 300 3200 1100 3200 3 0 0 0 -1 -1
L 300 2000 1100 2000 3 0 0 0 -1 -1
T 50 -650 5 10 0 1 0 0
device=HEADER18
P 1100 1800 1400 1800 1
{
T 1200 1850 5 8 1 1 0 0
pin10=10
}
P 0 1800 300 1800 1
{
T 100 1850 5 8 1 1 0 0
pin9=9
}
P 1100 2200 1400 2200 1
{
T 1200 2250 5 8 1 1 0 0
pin8=8
}
P 0 2200 300 2200 1
{
T 100 2250 5 8 1 1 0 0
pin7=7
}
P 1100 2600 1400 2600 1
{
T 1200 2650 5 8 1 1 0 0
pin6=6
}
T 600 3700 8 10 1 1 0 0
uref=J?
P 1100 200 1400 200 1
{
T 1200 250 5 8 1 1 0 0
pin18=18
}
P 0 200 300 200 1
{
T 100 250 5 8 1 1 0 0
pin17=17
}
P 1100 600 1400 600 1
{
T 1200 650 5 8 1 1 0 0
pin16=16
}
L 300 800 1100 800 3 0 0 0 -1 -1
L 300 400 1100 400 3 0 0 0 -1 -1
L 300 1200 1100 1200 3 0 0 0 -1 -1
P 0 600 300 600 1
{
T 100 650 5 8 1 1 0 0
pin15=15
}
P 1100 1000 1400 1000 1
{
T 1200 1050 5 8 1 1 0 0
pin14=14
}
P 0 1000 300 1000 1
{
T 100 1050 5 8 1 1 0 0
pin13=13
}
P 1100 1400 1400 1400 1
{
T 1200 1450 5 8 1 1 0 0
pin12=12
}
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0 0
pin11=11
}
B 300 0 800 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 300 1600 1100 1600 3 0 0 0 -1 -1
L 700 3600 700 0 3 0 0 0 -1 -1
T 0 -200 8 10 0 0 0 0
pins=18
T 0 -400 8 10 0 0 0 0
class=IO
