<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2019.2 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Tue May 12 11:27:11 2020</td></tr>
<tr><td><b>Host</b></td><td>alveo0 running 64-bit Ubuntu 18.04.3 LTS</td></tr>
<tr><td><b>Command</b></td><td>v++  --config /home/marimeyer/repos/HPCC_FPGA/PTRANS/settings/settings.compile.xilinx.transpose_optimized.ddr.ini -DXILINX_FPGA --report_dir=/home/marimeyer/repos/HPCC_FPGA/build/trans-burst/bin/xilinx_reports --log_dir=/home/marimeyer/repos/HPCC_FPGA/build/trans-burst/bin/xilinx_tmp_compile -t hw -I/home/marimeyer/repos/HPCC_FPGA/build/trans-burst/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -c -j 40 -o /home/marimeyer/repos/HPCC_FPGA/build/trans-burst/bin/xilinx_tmp_compile/transpose_optimized.xo /home/marimeyer/repos/HPCC_FPGA/build/trans-burst/src/device/copied_transpose_optimized_xilinx.cl </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#CONFIG FILE DETAILS">3 CONFIG FILE DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 8
</pre>
<pre>Rule Specs Violated: 3
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.transpose.Interface</td>
<td align="left">Burst read of length 32 and bit width 512 has been inferred on port 'gmem0' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=45">copied_transpose_optimized_xilinx.cl</a>)
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.transpose.Interface</td>
<td align="left">Burst read of length 32 and bit width 512 has been inferred on port 'gmem1' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=72">copied_transpose_optimized_xilinx.cl</a>)
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.transpose.Interface</td>
<td align="left">Burst write of length 32 and bit width 512 has been inferred on port 'gmem2' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=72">copied_transpose_optimized_xilinx.cl</a>)
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.transpose.Loop</td>
<td align="left">Cannot flatten a loop nest 'Loop-1.1.1' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=44">copied_transpose_optimized_xilinx.cl</a>) in function 'transpose' : 

the outer loop is not a perfect loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.transpose.Loop</td>
<td align="left">Cannot flatten a loop nest 'Loop-1.1.2' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=71">copied_transpose_optimized_xilinx.cl</a>) in function 'transpose' : 

the outer loop is not a perfect loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.transpose.Loop</td>
<td align="left">Cannot flatten a loop nest 'Loop-1.1' (/home/marimeyer/repos/HPCC_FPGA/build/trans-burst<a href="file:///src/device/copied_transpose_optimized_xilinx.cl#line=37">copied_transpose_optimized_xilinx.cl</a>) in function 'transpose' : 

more than one sub loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">Loop</td>
<td align="left">advisory</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.transpose.Loop</td>
<td align="left">**** Loop Constraint Status: All loop constraints were satisfied.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">Kernel</td>
<td align="left">advisory</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.transpose.Kernel</td>
<td align="left">**** Estimated Fmax: 411.02 MHz
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
</table>
<br>
<a name="CONFIG FILE DETAILS"></a><h1>3 CONFIG FILE DETAILS</h1>
<pre>Config files found: 1
</pre>
<table border="1">
<caption>Details of the config files</caption>
<tr>
<th align="left">File name</th>
<th align="left">Contents</th>
</tr>
<tr>
<td align="left">/home/marimeyer/repos/HPCC_FPGA/PTRANS/settings/settings.compile.xilinx.transpose_optimized.ddr.ini
</td>
<td align="left">kernel_frequency=300

[hls]
max_memory_ports=all

</td>
</tr>
</table>
<br>
</body></html>
