# single-cycle-cpu-design
The repository contain single cycle cpu design written in Verilog, small program in assembly language and the same program in hex file for testing the design.
