// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hls_linear_combination_hls_linear_combination,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.806000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=625,HLS_SYN_LUT=753,HLS_VERSION=2020_2}" *)

module hls_linear_combination (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vecs,
        coeffs,
        len,
        out_r,
        out_r_ap_vld
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_state6 = 44'd32;
parameter    ap_ST_fsm_state7 = 44'd64;
parameter    ap_ST_fsm_state8 = 44'd128;
parameter    ap_ST_fsm_state9 = 44'd256;
parameter    ap_ST_fsm_state10 = 44'd512;
parameter    ap_ST_fsm_state11 = 44'd1024;
parameter    ap_ST_fsm_state12 = 44'd2048;
parameter    ap_ST_fsm_state13 = 44'd4096;
parameter    ap_ST_fsm_state14 = 44'd8192;
parameter    ap_ST_fsm_state15 = 44'd16384;
parameter    ap_ST_fsm_state16 = 44'd32768;
parameter    ap_ST_fsm_state17 = 44'd65536;
parameter    ap_ST_fsm_state18 = 44'd131072;
parameter    ap_ST_fsm_state19 = 44'd262144;
parameter    ap_ST_fsm_state20 = 44'd524288;
parameter    ap_ST_fsm_state21 = 44'd1048576;
parameter    ap_ST_fsm_state22 = 44'd2097152;
parameter    ap_ST_fsm_state23 = 44'd4194304;
parameter    ap_ST_fsm_state24 = 44'd8388608;
parameter    ap_ST_fsm_state25 = 44'd16777216;
parameter    ap_ST_fsm_state26 = 44'd33554432;
parameter    ap_ST_fsm_state27 = 44'd67108864;
parameter    ap_ST_fsm_state28 = 44'd134217728;
parameter    ap_ST_fsm_state29 = 44'd268435456;
parameter    ap_ST_fsm_state30 = 44'd536870912;
parameter    ap_ST_fsm_state31 = 44'd1073741824;
parameter    ap_ST_fsm_state32 = 44'd2147483648;
parameter    ap_ST_fsm_state33 = 44'd4294967296;
parameter    ap_ST_fsm_state34 = 44'd8589934592;
parameter    ap_ST_fsm_state35 = 44'd17179869184;
parameter    ap_ST_fsm_state36 = 44'd34359738368;
parameter    ap_ST_fsm_state37 = 44'd68719476736;
parameter    ap_ST_fsm_state38 = 44'd137438953472;
parameter    ap_ST_fsm_state39 = 44'd274877906944;
parameter    ap_ST_fsm_state40 = 44'd549755813888;
parameter    ap_ST_fsm_state41 = 44'd1099511627776;
parameter    ap_ST_fsm_state42 = 44'd2199023255552;
parameter    ap_ST_fsm_state43 = 44'd4398046511104;
parameter    ap_ST_fsm_state44 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] vecs;
input  [7:0] coeffs;
input  [31:0] len;
output  [7:0] out_r;
output   out_r_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_r_ap_vld;

(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] zext_ln10_fu_166_p1;
reg   [31:0] zext_ln10_reg_295;
wire   [31:0] add_ln10_fu_170_p2;
reg   [31:0] add_ln10_reg_300;
wire    ap_CS_fsm_state2;
wire   [5:0] add_ln12_fu_181_p2;
reg   [5:0] add_ln12_reg_308;
wire    ap_CS_fsm_state3;
reg   [5:0] accumulators_addr_1_reg_316;
wire   [0:0] icmp_ln12_fu_192_p2;
wire   [31:0] add_ln14_fu_198_p2;
reg   [31:0] add_ln14_reg_321;
wire    ap_CS_fsm_state4;
wire   [5:0] add_ln18_fu_203_p2;
reg   [5:0] add_ln18_reg_326;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln18_fu_214_p2;
wire   [31:0] accumulators_q0;
reg   [31:0] tmp_reg_339;
wire    ap_CS_fsm_state7;
wire   [0:0] empty_11_fu_230_p2;
reg   [0:0] empty_11_reg_346;
wire    ap_CS_fsm_state8;
wire   [4:0] trunc_ln167_fu_241_p1;
reg   [4:0] trunc_ln167_reg_350;
wire    ap_CS_fsm_state43;
reg   [0:0] r_sig_V_reg_357;
reg   [5:0] accumulators_address0;
reg    accumulators_ce0;
reg    accumulators_we0;
reg   [31:0] i_reg_108;
reg   [5:0] j_reg_119;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln10_fu_176_p2;
reg   [5:0] i_1_reg_130;
wire    ap_CS_fsm_state44;
wire   [5:0] select_ln175_fu_277_p3;
reg   [5:0] ap_phi_mux_p_Val2_s_phi_fu_145_p4;
reg   [5:0] p_Val2_s_reg_141;
wire   [63:0] zext_ln12_fu_187_p1;
wire   [63:0] zext_ln18_fu_209_p1;
wire   [7:0] mul_ln14_fu_160_p0;
wire   [7:0] mul_ln14_fu_160_p1;
wire   [15:0] mul_ln14_fu_160_p2;
wire   [0:0] empty_10_fu_225_p2;
wire   [0:0] empty_9_fu_220_p2;
wire   [5:0] grp_fu_236_p1;
wire   [31:0] grp_fu_236_p2;
wire   [4:0] rem_V_1_fu_256_p2;
wire   [4:0] rem_V_3_fu_261_p3;
wire   [5:0] zext_ln164_fu_267_p1;
wire   [5:0] sub_ln657_fu_271_p2;
wire   [5:0] zext_ln159_fu_253_p1;
reg    grp_fu_236_ap_start;
wire    grp_fu_236_ap_done;
reg   [43:0] ap_NS_fsm;
wire   [15:0] mul_ln14_fu_160_p00;
wire   [15:0] mul_ln14_fu_160_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 44'd1;
end

hls_linear_combination_accumulators #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
accumulators_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accumulators_address0),
    .ce0(accumulators_ce0),
    .we0(accumulators_we0),
    .d0(add_ln14_reg_321),
    .q0(accumulators_q0)
);

hls_linear_combination_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U1(
    .din0(mul_ln14_fu_160_p0),
    .din1(mul_ln14_fu_160_p1),
    .dout(mul_ln14_fu_160_p2)
);

hls_linear_combination_urem_32ns_6ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
urem_32ns_6ns_32_36_seq_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_236_ap_start),
    .done(grp_fu_236_ap_done),
    .din0(tmp_reg_339),
    .din1(grp_fu_236_p1),
    .ce(1'b1),
    .dout(grp_fu_236_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_176_p2 == 1'd1))) begin
        i_1_reg_130 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        i_1_reg_130 <= add_ln18_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_108 <= 32'd0;
    end else if (((icmp_ln12_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_108 <= add_ln10_reg_300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_176_p2 == 1'd0))) begin
        j_reg_119 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        j_reg_119 <= add_ln12_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (empty_11_fu_230_p2 == 1'd1))) begin
        p_Val2_s_reg_141 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & (empty_11_reg_346 == 1'd0))) begin
        p_Val2_s_reg_141 <= select_ln175_fu_277_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        accumulators_addr_1_reg_316 <= zext_ln12_fu_187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln10_reg_300 <= add_ln10_fu_170_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln12_reg_308 <= add_ln12_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln14_reg_321 <= add_ln14_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln18_reg_326 <= add_ln18_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_11_reg_346 <= empty_11_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        r_sig_V_reg_357 <= grp_fu_236_p2[32'd4];
        trunc_ln167_reg_350 <= trunc_ln167_fu_241_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_reg_339 <= accumulators_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln10_reg_295[15 : 0] <= zext_ln10_fu_166_p1[15 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        accumulators_address0 = zext_ln18_fu_209_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        accumulators_address0 = accumulators_addr_1_reg_316;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        accumulators_address0 = zext_ln12_fu_187_p1;
    end else begin
        accumulators_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6))) begin
        accumulators_ce0 = 1'b1;
    end else begin
        accumulators_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        accumulators_we0 = 1'b1;
    end else begin
        accumulators_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln18_fu_214_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (empty_11_reg_346 == 1'd0))) begin
        ap_phi_mux_p_Val2_s_phi_fu_145_p4 = select_ln175_fu_277_p3;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_145_p4 = p_Val2_s_reg_141;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln18_fu_214_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (empty_11_fu_230_p2 == 1'd0))) begin
        grp_fu_236_ap_start = 1'b1;
    end else begin
        grp_fu_236_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        out_r_ap_vld = 1'b1;
    end else begin
        out_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_176_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln12_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln18_fu_214_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (empty_11_fu_230_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_170_p2 = (i_reg_108 + 32'd1);

assign add_ln12_fu_181_p2 = (j_reg_119 + 6'd1);

assign add_ln14_fu_198_p2 = (accumulators_q0 + zext_ln10_reg_295);

assign add_ln18_fu_203_p2 = (i_1_reg_130 + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign empty_10_fu_225_p2 = ((tmp_reg_339 == 32'd0) ? 1'b1 : 1'b0);

assign empty_11_fu_230_p2 = (empty_9_fu_220_p2 | empty_10_fu_225_p2);

assign empty_9_fu_220_p2 = ((tmp_reg_339 == 32'd31) ? 1'b1 : 1'b0);

assign grp_fu_236_p1 = 32'd31;

assign icmp_ln10_fu_176_p2 = ((i_reg_108 == len) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_192_p2 = ((j_reg_119 == 6'd60) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_214_p2 = ((i_1_reg_130 == 6'd60) ? 1'b1 : 1'b0);

assign mul_ln14_fu_160_p0 = mul_ln14_fu_160_p00;

assign mul_ln14_fu_160_p00 = vecs;

assign mul_ln14_fu_160_p1 = mul_ln14_fu_160_p10;

assign mul_ln14_fu_160_p10 = coeffs;

assign out_r = $signed(ap_phi_mux_p_Val2_s_phi_fu_145_p4);

assign rem_V_1_fu_256_p2 = (trunc_ln167_reg_350 ^ 5'd31);

assign rem_V_3_fu_261_p3 = ((r_sig_V_reg_357[0:0] == 1'b1) ? rem_V_1_fu_256_p2 : trunc_ln167_reg_350);

assign select_ln175_fu_277_p3 = ((r_sig_V_reg_357[0:0] == 1'b1) ? sub_ln657_fu_271_p2 : zext_ln159_fu_253_p1);

assign sub_ln657_fu_271_p2 = (6'd0 - zext_ln164_fu_267_p1);

assign trunc_ln167_fu_241_p1 = grp_fu_236_p2[4:0];

assign zext_ln10_fu_166_p1 = mul_ln14_fu_160_p2;

assign zext_ln12_fu_187_p1 = j_reg_119;

assign zext_ln159_fu_253_p1 = trunc_ln167_reg_350;

assign zext_ln164_fu_267_p1 = rem_V_3_fu_261_p3;

assign zext_ln18_fu_209_p1 = i_1_reg_130;

always @ (posedge ap_clk) begin
    zext_ln10_reg_295[31:16] <= 16'b0000000000000000;
end

endmodule //hls_linear_combination
