Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: TopMod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopMod.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopMod"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopMod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Neuron.v" in library work
Compiling verilog file "RAMControl.v" in library work
Module <Neuron> compiled
Compiling verilog file "pngenerator.v" in library work
Module <RAMControl> compiled
Compiling verilog file "NetworkControl.v" in library work
Module <PNGenerator> compiled
Compiling verilog file "Network.v" in library work
Module <NetworkControl> compiled
Compiling verilog file "DNAInitializer.v" in library work
Module <Network> compiled
Compiling verilog file "TopMod.v" in library work
Module <DNAInitializer> compiled
Module <TopMod> compiled
No errors in compilation
Analysis of file <"TopMod.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopMod> in library <work> with parameters.
	READ = "00000000000000000000000000000000"
	WRITE = "00000000000000000000000000000001"

Analyzing hierarchy for module <RAMControl> in library <work> with parameters.
	READ = "00000000000000000000000000000000"
	READWAIT0 = "00000000000000000000000000000011"
	READWAIT1 = "00000000000000000000000000000100"
	READWAIT2 = "00000000000000000000000000000101"
	READWAIT3 = "00000000000000000000000000000110"
	RESET = "00000000000000000000000000000010"
	WRITE = "00000000000000000000000000000001"
	WRITEWAIT0 = "00000000000000000000000000000111"
	WRITEWAIT1 = "00000000000000000000000000001000"
	WRITEWAIT2 = "00000000000000000000000000001001"
	WRITEWAIT3 = "00000000000000000000000000001010"

Analyzing hierarchy for module <Network> in library <work> with parameters.
	CONNECTIONS = "00000000000000000000000000000010"
	INPUT_COUNT = "00000000000000000000000000000001"
	NETWORKS_PER_POPULATION = "00000000000000000000000000010000"
	NEURON_COUNT = "00000000000000000000000000000010"
	OUTPUT_COUNT = "00000000000000000000000000000001"
	READ = "00000000000000000000000000000000"
	TOTAL_GENES = "00000000000000000000000000000101"
	WRITE = "00000000000000000000000000000001"

Analyzing hierarchy for module <NetworkControl> in library <work> with parameters.
	CROSS = "00000000000000000000000000000011"
	INITIALIZE = "00000000000000000000000000000000"
	NETWORKS_PER_POPULATION = "00000000000000000000000000010000"
	RUN = "00000000000000000000000000000001"
	SORT = "00000000000000000000000000000010"

Analyzing hierarchy for module <DNAInitializer> in library <work> with parameters.
	CONNECTIONS = "00000000000000000000000000000010"
	INPUT_COUNT = "00000000000000000000000000000001"
	NETWORKS_PER_POPULATION = "00000000000000000000000000010000"
	NEURON_COUNT = "00000000000000000000000000000010"
	OUTPUT_COUNT = "00000000000000000000000000000001"
	READ = "00000000000000000000000000000000"
	WRITE = "00000000000000000000000000000001"

Analyzing hierarchy for module <PNGenerator> in library <work>.

Analyzing hierarchy for module <Neuron> in library <work> with parameters.
	CONNECTIONS = "00000000000000000000000000000010"
	THRESHHOLD = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopMod>.
WARNING:Xst:863 - "TopMod.v" line 72: Name conflict (<randomnum> and <randomNum>, renaming randomnum as randomnum_rnm0).
	READ = 32'sb00000000000000000000000000000000
	WRITE = 32'sb00000000000000000000000000000001
Module <TopMod> is correct for synthesis.
 
Analyzing module <RAMControl> in library <work>.
	READ = 32'sb00000000000000000000000000000000
	READWAIT0 = 32'sb00000000000000000000000000000011
	READWAIT1 = 32'sb00000000000000000000000000000100
	READWAIT2 = 32'sb00000000000000000000000000000101
	READWAIT3 = 32'sb00000000000000000000000000000110
	RESET = 32'sb00000000000000000000000000000010
	WRITE = 32'sb00000000000000000000000000000001
	WRITEWAIT0 = 32'sb00000000000000000000000000000111
	WRITEWAIT1 = 32'sb00000000000000000000000000001000
	WRITEWAIT2 = 32'sb00000000000000000000000000001001
	WRITEWAIT3 = 32'sb00000000000000000000000000001010
Module <RAMControl> is correct for synthesis.
 
Analyzing module <Network> in library <work>.
	CONNECTIONS = 32'sb00000000000000000000000000000010
	INPUT_COUNT = 32'sb00000000000000000000000000000001
	NETWORKS_PER_POPULATION = 32'sb00000000000000000000000000010000
	NEURON_COUNT = 32'sb00000000000000000000000000000010
	OUTPUT_COUNT = 32'sb00000000000000000000000000000001
	READ = 32'sb00000000000000000000000000000000
	TOTAL_GENES = 32'sb00000000000000000000000000000101
	WRITE = 32'sb00000000000000000000000000000001
INFO:Xst:1433 - Contents of array <DNA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <Network> is correct for synthesis.
 
Analyzing module <Neuron> in library <work>.
	CONNECTIONS = 32'sb00000000000000000000000000000010
	THRESHHOLD = 32'sb00000000000000000000000000000001
Module <Neuron> is correct for synthesis.
 
Analyzing module <NetworkControl> in library <work>.
	CROSS = 32'sb00000000000000000000000000000011
	INITIALIZE = 32'sb00000000000000000000000000000000
	NETWORKS_PER_POPULATION = 32'sb00000000000000000000000000010000
	RUN = 32'sb00000000000000000000000000000001
	SORT = 32'sb00000000000000000000000000000010
Module <NetworkControl> is correct for synthesis.
 
Analyzing module <DNAInitializer> in library <work>.
	CONNECTIONS = 32'sb00000000000000000000000000000010
	INPUT_COUNT = 32'sb00000000000000000000000000000001
	NETWORKS_PER_POPULATION = 32'sb00000000000000000000000000010000
	NEURON_COUNT = 32'sb00000000000000000000000000000010
	OUTPUT_COUNT = 32'sb00000000000000000000000000000001
	READ = 32'sb00000000000000000000000000000000
	WRITE = 32'sb00000000000000000000000000000001
Module <DNAInitializer> is correct for synthesis.
 
Analyzing module <PNGenerator> in library <work>.
Module <PNGenerator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ramInstruction> in unit <Network> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ramInstruction> in unit <DNAInitializer> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ramLatch> in unit <DNAInitializer> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RAMControl>.
    Related source file is "RAMControl.v".
WARNING:Xst:646 - Signal <MemDBIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit tristate buffer for signal <MemDB>.
    Found 16-bit register for signal <ramBusDataOut>.
    Found 1-bit register for signal <MemOE>.
    Found 1-bit register for signal <MemWE>.
    Found 23-bit register for signal <MemAdr>.
    Found 1-bit register for signal <RamCE>.
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <MemDBOE>.
    Found 16-bit register for signal <MemDBOut>.
    Found 4-bit register for signal <ramState>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <RAMControl> synthesized.


Synthesizing Unit <NetworkControl>.
    Related source file is "NetworkControl.v".
    Found 2-bit register for signal <networkState>.
    Found 8-bit up counter for signal <generationCounter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <NetworkControl> synthesized.


Synthesizing Unit <DNAInitializer>.
    Related source file is "DNAInitializer.v".
    Found 1-bit register for signal <finished>.
    Found 23-bit up counter for signal <ramBusAddr>.
    Found 16-bit register for signal <ramBusDataIn>.
    Found 23-bit comparator less for signal <finished$cmp_lt0000> created at line 58.
    Found 23-bit comparator greatequal for signal <ramBusDataIn$cmp_ge0000> created at line 58.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DNAInitializer> synthesized.


Synthesizing Unit <PNGenerator>.
    Related source file is "pngenerator.v".
    Found 9-bit register for signal <randomnum>.
    Found 9-bit adder for signal <randomnum$add0000> created at line 39.
    Found 8-bit register for signal <randtemp>.
    Found 1-bit xor3 for signal <randtemp_7$xor0000> created at line 37.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <PNGenerator> synthesized.


Synthesizing Unit <Neuron>.
    Related source file is "Neuron.v".
    Found 1-bit adder carry out for signal <out$addsub0001> created at line 27.
    Found 2-bit comparator greatequal for signal <out$cmp_ge0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Neuron> synthesized.


Synthesizing Unit <Network>.
    Related source file is "Network.v".
    Found 1-bit register for signal <networkFinished>.
    Found 23-bit up counter for signal <ramBusAddr>.
    Found 1-bit register for signal <ramLatch>.
    Found 4-bit up counter for signal <activeNetwork>.
    Found 64-bit up counter for signal <cycleCounter>.
    Found 80-bit register for signal <DNA>.
    Found 23-bit register for signal <DNACounter>.
    Found 23-bit adder for signal <DNACounter$addsub0000> created at line 115.
    Found 23-bit comparator greater for signal <DNACounter$cmp_gt0000> created at line 113.
    Found 1-bit register for signal <enableNeurons>.
    Found 23-bit comparator lessequal for signal <enableNeurons$cmp_le0000> created at line 113.
    Found 4-bit comparator less for signal <enableNeurons$cmp_lt0000> created at line 99.
    Found 64-bit comparator less for signal <enableNeurons$cmp_lt0001> created at line 98.
    Found 64-bit comparator greatequal for signal <networkFinished$cmp_ge0000> created at line 98.
    Found 4-bit comparator greatequal for signal <networkFinished$cmp_ge0001> created at line 99.
    Summary:
	inferred   3 Counter(s).
	inferred 106 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Network> synthesized.


Synthesizing Unit <TopMod>.
    Related source file is "TopMod.v".
WARNING:Xst:653 - Signal <timeToRun> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000001011111010111100001000000.
WARNING:Xst:653 - Signal <sortFinished> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <randomnum_rnm0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <randomizeEnabled> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <randomNum> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <generationCounter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <crossFinished> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <activeNetwork> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TopMod> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 1-bit adder carry out                                 : 2
 23-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 5
 23-bit up counter                                     : 2
 4-bit up counter                                      : 1
 64-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 30
 1-bit register                                        : 17
 16-bit register                                       : 8
 2-bit register                                        : 1
 23-bit register                                       : 2
 4-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 10
 2-bit comparator greatequal                           : 2
 23-bit comparator greatequal                          : 1
 23-bit comparator greater                             : 1
 23-bit comparator less                                : 1
 23-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 64-bit comparator greatequal                          : 1
 64-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 5
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <RAND> is unconnected in block <TopMod>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <MemDBOut_0> in Unit <RC> is equivalent to the following 15 FFs/Latches, which will be removed : <MemDBOut_1> <MemDBOut_2> <MemDBOut_3> <MemDBOut_4> <MemDBOut_5> <MemDBOut_6> <MemDBOut_7> <MemDBOut_8> <MemDBOut_9> <MemDBOut_10> <MemDBOut_11> <MemDBOut_12> <MemDBOut_13> <MemDBOut_14> <MemDBOut_15> 
INFO:Xst:2261 - The FF/Latch <MemAdr_1> in Unit <RC> is equivalent to the following 22 FFs/Latches, which will be removed : <MemAdr_2> <MemAdr_3> <MemAdr_4> <MemAdr_5> <MemAdr_6> <MemAdr_7> <MemAdr_8> <MemAdr_9> <MemAdr_10> <MemAdr_11> <MemAdr_12> <MemAdr_13> <MemAdr_14> <MemAdr_15> <MemAdr_16> <MemAdr_17> <MemAdr_18> <MemAdr_19> <MemAdr_20> <MemAdr_21> <MemAdr_22> <MemAdr_23> 
WARNING:Xst:1710 - FF/Latch <MemAdr_1> (without init value) has a constant value of 0 in block <RC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MemDBOut_0> has a constant value of 0 in block <RC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ramBusDataOut_2> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_3> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_4> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_5> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_6> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_7> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_8> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_9> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_10> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_11> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_12> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_13> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_14> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <ramBusDataOut_15> of sequential type is unconnected in block <RC>.
WARNING:Xst:2677 - Node <DNA_2_2> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_3> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_4> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_5> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_6> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_7> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_8> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_9> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_10> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_11> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_12> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_13> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_14> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_2_15> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_2> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_3> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_4> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_5> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_6> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_7> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_8> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_9> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_10> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_11> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_12> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_13> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_14> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_4_15> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_2> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_3> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_4> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_5> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_6> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_7> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_8> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_9> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_10> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_11> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_12> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_13> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_14> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_3_15> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_2> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_3> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_4> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_5> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_6> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_7> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_8> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_9> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_10> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_11> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_12> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_13> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_14> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_1_15> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_2> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_3> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_4> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_5> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_6> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_7> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_8> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_9> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_10> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_11> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_12> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_13> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_14> of sequential type is unconnected in block <NN>.
WARNING:Xst:2677 - Node <DNA_0_15> of sequential type is unconnected in block <NN>.
WARNING:Xst:2404 -  FFs/Latches <MemAdr<23:0>> (without init value) have a constant value of 0 in block <RAMControl>.
WARNING:Xst:2404 -  FFs/Latches <ramBusDataIn<15:2>> (without init value) have a constant value of 0 in block <DNAInitializer>.
WARNING:Xst:2677 - Node <DNA_4_2> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_3> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_4> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_5> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_6> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_7> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_8> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_9> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_10> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_11> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_12> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_13> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_14> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_4_15> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_2> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_3> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_4> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_5> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_6> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_7> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_8> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_9> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_10> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_11> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_12> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_13> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_14> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_1_15> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_2> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_3> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_4> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_5> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_6> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_7> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_8> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_9> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_10> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_11> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_12> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_13> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_14> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_3_15> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_2> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_3> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_4> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_5> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_6> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_7> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_8> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_9> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_10> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_11> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_12> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_13> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_14> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_2_15> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_2> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_3> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_4> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_5> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_6> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_7> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_8> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_9> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_10> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_11> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_12> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_13> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_14> of sequential type is unconnected in block <Network>.
WARNING:Xst:2677 - Node <DNA_0_15> of sequential type is unconnected in block <Network>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 1-bit adder carry out                                 : 2
 23-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 5
 23-bit up counter                                     : 2
 4-bit up counter                                      : 1
 64-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 99
 Flip-Flops                                            : 99
# Comparators                                          : 10
 2-bit comparator greatequal                           : 2
 23-bit comparator greatequal                          : 1
 23-bit comparator greater                             : 1
 23-bit comparator less                                : 1
 23-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 64-bit comparator greatequal                          : 1
 64-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 5
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <MemDBOut_0> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_1> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_2> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_3> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_4> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_5> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_6> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_7> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_8> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_9> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_10> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_11> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_12> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_13> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_14> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemDBOut_15> has a constant value of 0 in block <RAMControl>. This FF/Latch will be trimmed during the optimization process.

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramInstruction>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <NN/ramInstruction> in Unit <Network> is assigned to GND
   Signal <INIT/ramInstruction> in Unit <DNAInitializer> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramLatch>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <NN/ramLatch>
   Signal <INIT/ramLatch> in Unit <DNAInitializer> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<15>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<15>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<14>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<14>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<13>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<13>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<12>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<12>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<11>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<11>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<10>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<10>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<9>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<9>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<8>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<8>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<7>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<7>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<6>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<5>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<4>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<4>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<3>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/randomGene<10>> in Unit <DNAInitializer> is assigned to GND
   Signal <ramBusDataIn<2>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <INIT/ramBusDataIn_1>
   Signal <ramBusDataIn<1>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <TopMod> on signal <ramBusDataIn<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <INIT/ramBusDataIn_0>
   Signal <ramBusDataIn<0>> in Unit <TopMod> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <DNAInitializer> on signal <ramLatch>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <INIT/ramLatch> in Unit <DNAInitializer> is assigned to VCC


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.30 secs
 
--> 

Total memory usage is 258408 kilobytes

Number of errors   :   19 (   0 filtered)
Number of warnings :  191 (   0 filtered)
Number of infos    :    6 (   0 filtered)

