(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2015.4 SW Build on Dec 14 2015 23:02:57
# Start time    : Sat Jan 02 06:35:23 -0800 2016
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/mmult.o -MMD -MP -MFsrc/mmult.d -MTsrc/mmult.d -o src/mmult.o ../src/mmult.cpp -sds-hw madd madd.cpp -clkid 1 -sds-end -sds-hw mmult mmult.cpp -clkid 1 -sds-end -sds-pf zed
# Log file      : C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.log
# Journal file  : C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.jou
# Report file   : C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.rpt
#-----------------------------------------------------------

INFO: [SDSoC 0-0] Create data motion intermediate representation
clang_wrapper -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g     -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -emit-llvm -S C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/src/mmult.s

C:\xup\SDSoC\labs\lab1_prebuilt\SDRelease>C:\Xilinx\SDSoC\2015.4\llvm-clang\win64\llvm\bin\clang.exe -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2 -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -emit-llvm -S C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/src/mmult.s 

C:\xup\SDSoC\labs\lab1_prebuilt\SDRelease>exit /b 0 
INFO: [SDSoC 0-0] Performing accelerator source linting for mmult
sdslint -func mmult C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -- -c -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__
arm-xilinx-linux-gnueabi-g++ -c C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdinfo=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o.xml C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
INFO: [SDSoC 0-0] Performing pragma generation
clang_wrapper -E -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -IC:/xup/SDSoC/labs/lab1_prebuilt/src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include -IC:/xup/SDSoC/labs/lab1_prebuilt/src -D __SDSVHLS__ C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult_pp.cpp

C:\xup\SDSoC\labs\lab1_prebuilt\SDRelease>C:\Xilinx\SDSoC\2015.4\llvm-clang\win64\llvm\bin\clang.exe -E -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2 -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -IC:/xup/SDSoC/labs/lab1_prebuilt/src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include -IC:/xup/SDSoC/labs/lab1_prebuilt/src -D __SDSVHLS__ C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult_pp.cpp 

C:\xup\SDSoC\labs\lab1_prebuilt\SDRelease>exit /b 0 
pragma_gen  -func mmult   -tcl C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult.tcl  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult_pp.cpp  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.9.2/backward   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -D __SDSVHLS__ -IC:/xup/SDSoC/labs/lab1_prebuilt/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include -IC:/xup/SDSoC/labs/lab1_prebuilt/src
INFO: [SDSoC 0-0] Successfully generated tcl script: C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult.tcl
INFO: [SDSoC 0-0] Moving function mmult to Programmable Logic
C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/bin/vivado_hls C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult_run.tcl
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/SDSoC/2015.4/VIVADO~1/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'parimalp' on host 'xsjparimalp31' (Windows NT_amd64 version 6.1) on Sat Jan 02 06:35:26 -0800 2016
            in directory 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls'
@I [HLS-10] Creating and opening project 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult'.
@I [HLS-10] Adding design file 'C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp' to the project
@I [HLS-10] Creating and opening solution 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file 'C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mmult_kernel' into 'mmult' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:56).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:17) in function 'mmult' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:20) in function 'mmult' completely.
@I [XFORM-101] Partitioning array 'a_buf' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:36) in dimension 2 with a block factor 16.
@I [XFORM-101] Partitioning array 'b_buf' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:37) in dimension 1 with a block factor 16.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:40:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:48:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:16:8) in function 'mmult'.
@I [HLS-111] Elapsed time: 6.882 seconds; current memory usage: 74.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mmult' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 297.
@W [SCHED-71] Latency directive discarded for region mmult since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.348 seconds; current memory usage: 79.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.374 seconds; current memory usage: 80.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult/in_A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/in_B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/out_C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'mmult_fadd_32ns_32ns_32_9_full_dsp': 32 instance(s).
@I [RTGEN-100] Generating core module 'mmult_fmul_32ns_32ns_32_5_max_dsp': 32 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mmult'.
@I [HLS-111] Elapsed time: 1.269 seconds; current memory usage: 89.2 MB.
@I [RTMG-278] Implementing memory 'mmult_a_buf_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 02 06:35:52 2016...
@I [HLS-112] Total elapsed time: 49.411 seconds; peak memory usage: 89.2 MB.
xsltproc --output component.xml  C:/Xilinx/SDSoC/2015.4/scripts/xsd/xdFixAximmAddrSpaceProperty.xsl  component.xml
zip -u xilinx_com_hls_mmult_1_0.zip component.xml
updating: component.xml (172 bytes security) (deflated 93%)
sed -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution/impl/ip/auxiliary.xml
xsltproc  --output C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap1.xml  --stringparam P_CLKID 1  --stringparam P_HLS_TYPE hls  C:/Xilinx/SDSoC/2015.4/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_auxiliary.xml
xsltproc  --output C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap.xml  C:/Xilinx/SDSoC/2015.4/scripts/xsd/xdHlsmapAdapter.xsl  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap1.xml
xsltproc    --output C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml  C:/Xilinx/SDSoC/2015.4/scripts/xsd/xdHlsmapAxi4.xsl  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap.xml
xsltproc  --output C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_if.xml  C:/Xilinx/SDSoC/2015.4/scripts/xsd/xdHlsAdapterComp.xsl  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml
arm-xilinx-linux-gnueabi-objcopy --add-section .xddata=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.xml C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdasm=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/src/mmult.s C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-g++ -E -I../src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/src/mmult.o -MFC:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/src/mmult.d -MTC:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/src/mmult.d   -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp -o C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.pp/mmult.ii
arm-xilinx-linux-gnueabi-objcopy --add-section .xdpp=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.pp/mmult.ii C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdfcnmap=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdhlscore=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution/impl/ip/xilinx_com_hls_mmult_1_0.zip C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdif=C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_if.xml C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
sds++ log file saved as C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.log
sds++ completed at Sat Jan 02 06:36:15 -0800 2016
