// Seed: 725005338
module module_0 (
    input  uwire   id_0,
    output supply0 id_1,
    output uwire   id_2,
    output uwire   id_3
);
  logic id_5, id_6, id_7;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_3
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd16
) (
    input  tri  _id_0,
    input  tri0 id_1,
    input  wire id_2,
    output tri  id_3,
    output wire id_4,
    output tri0 id_5
);
  wire [-1  >=  -1 : id_0] id_7[-1 : -1];
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_4
  );
  integer id_8;
  ;
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wand id_5
);
  uwire [1 : -1] id_7 = id_7;
  generate
    for (id_8 = id_7; -1; id_8 = -1 - -1) begin : LABEL_0
      assign id_3 = -1;
    end
  endgenerate
  assign module_0.id_0 = 0;
  assign id_7 = -1;
  assign id_2 = 1'b0;
endmodule
