\documentclass[conference]{IEEEtran}
\ifCLASSINFOpdf
\usepackage[pdftex]{graphicx}
\DeclareGraphicsExtensions{.eps}
\else
\usepackage[dvips]{graphicx}
\usepackage{multirow}
\DeclareGraphicsExtensions{.eps}
\fi
\usepackage{booktabs}
\RequirePackage[pdftex]{hyperref}
\usepackage[autostyle]{csquotes}
\usepackage{hyperref}
\usepackage{url}
\usepackage{tikz}
\usepackage{circuitikz}
\usepackage{caption}
\usetikzlibrary{calc, matrix, shapes, arrows, positioning, chains, decorations, shapes.gates.logic.US}
\newtheorem{algorithm}{Algorithm}
\newtheorem{mydef}{Definition}
\newtheorem{proposition}{Proposition}
\newtheorem{remark}{Remark}
\newtheorem{theorem}{Theorem}
\newtheorem{corollary}{Corollary}
\usepackage{algorithm}
\usepackage{algpseudocode}
\usepackage{amsmath}
\usepackage{amsfonts}
\usepackage{bm}
\usepackage{amssymb}
\usepackage{listings}
\usepackage{subcaption}
\lstset{
basicstyle={\normalsize\ttfamily},
escapeinside={(*}{*)},
%emph={function_up :}, emphstyle={\textbf}
}
\usepackage{ctable}

\begin{document}

\title{2019 TAU Contest: Power Performance Area (PPA) Optimization of Design
  Circuits\thanks{Thanks to various funding agencies. Omitted for blind review}
}

\author{\IEEEauthorblockN{1\textsuperscript{st} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{2\textsuperscript{nd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{3\textsuperscript{rd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
%\and
%\IEEEauthorblockN{4\textsuperscript{th} Given Name Surname}
%\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
%\textit{name of organization (of Aff.)}\\
%City, Country \\
%email address}
}
\maketitle

\begin{abstract}
Timing-driven optimization is essential for the success of closure flows. In this contest, we explored existing efficient buffer insertion and gate sizing algorithms to fix timing violations of a design and optimize its leakage power, performance and area without affecting its functionality. By using the infrastructure provided by the Galois system for parallelization, we will provide a fast design optimization flow which can be run in part of a static timing engine.
\end{abstract}

\input{Introduction.tex}
\input{Methodologies.tex}
\input{Parallelism.tex}
\input{Conclusions.tex}
\bibliographystyle{ieeetr}
\bibliography{cite}
\end{document}



