{
  "module_name": "mmcc-sdm660.c",
  "hash_id": "92829a729a6856094d202f00c7958af742f3f181ece69598d9fcca902c818742",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/mmcc-sdm660.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_device.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n#include <linux/clk.h>\n\n\n#include <dt-bindings/clock/qcom,mmcc-sdm660.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_DSI0PLL_BYTE,\n\tP_DSI0PLL,\n\tP_DSI1PLL_BYTE,\n\tP_DSI1PLL,\n\tP_GPLL0,\n\tP_GPLL0_DIV,\n\tP_MMPLL0,\n\tP_MMPLL10,\n\tP_MMPLL3,\n\tP_MMPLL4,\n\tP_MMPLL5,\n\tP_MMPLL6,\n\tP_MMPLL7,\n\tP_MMPLL8,\n\tP_SLEEP_CLK,\n\tP_DP_PHY_PLL_LINK_CLK,\n\tP_DP_PHY_PLL_VCO_DIV,\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 2 },\n\t{ P_MMPLL7, 3 },\n\t{ P_MMPLL8, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\n \nstatic struct clk_alpha_pll mmpll0 = {\n\t.offset = 0xc000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x1f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll6 =  {\n\t.offset = 0xf0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x1f0,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll6\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct pll_vco vco[] = {\n\t{ 1000000000, 2000000000, 0 },\n\t{ 750000000, 1500000000, 1 },\n\t{ 500000000, 1000000000, 2 },\n\t{ 250000000, 500000000, 3 },\n};\n\nstatic struct pll_vco mmpll3_vco[] = {\n\t{ 750000000, 1500000000, 1 },\n};\n\nstatic const struct alpha_pll_config mmpll10_config = {\n\t.l = 0x1e,\n\t.config_ctl_val = 0x00004289,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll10 = {\n\t.offset = 0x190,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll10\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config mmpll3_config = {\n\t.l = 0x2e,\n\t.config_ctl_val = 0x4001055b,\n\t.vco_val = 0x1 << 20,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll3 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll3_vco,\n\t.num_vco = ARRAY_SIZE(mmpll3_vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config mmpll4_config = {\n\t.l = 0x28,\n\t.config_ctl_val = 0x4001055b,\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll4 = {\n\t.offset = 0x50,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = vco,\n\t.num_vco = ARRAY_SIZE(vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config mmpll5_config = {\n\t.l = 0x2a,\n\t.config_ctl_val = 0x4001055b,\n\t.alpha_hi = 0xf8,\n\t.alpha_en_mask = BIT(24),\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll5 = {\n\t.offset = 0xa0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = vco,\n\t.num_vco = ARRAY_SIZE(vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll5\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config mmpll7_config = {\n\t.l = 0x32,\n\t.config_ctl_val = 0x4001055b,\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll7 = {\n\t.offset = 0x140,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = vco,\n\t.num_vco = ARRAY_SIZE(vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config mmpll8_config = {\n\t.l = 0x30,\n\t.alpha_hi = 0x70,\n\t.alpha_en_mask = BIT(24),\n\t.config_ctl_val = 0x4001055b,\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll mmpll8 = {\n\t.offset = 0x1c0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = vco,\n\t.num_vco = ARRAY_SIZE(vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll8\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll8.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsibyte_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 2 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsibyte[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pllbyte\" },\n\t{ .fw_name = \"dsi1pllbyte\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 2 },\n\t{ P_MMPLL7, 3 },\n\t{ P_MMPLL10, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll10.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL4, 1 },\n\t{ P_MMPLL7, 2 },\n\t{ P_MMPLL10, 3 },\n\t{ P_SLEEP_CLK, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll10.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL7, 2 },\n\t{ P_MMPLL10, 3 },\n\t{ P_SLEEP_CLK, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll10.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_dplink_dpvco_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DP_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP_PHY_PLL_VCO_DIV, 2 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_dplink_dpvco[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dp_link_2x_clk_divsel_five\" },\n\t{ .fw_name = \"dp_vco_divided_clk_src_mux\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL5, 2 },\n\t{ P_MMPLL7, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll5.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsi0pll_dsi1pll_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsi0pll_dsi1pll[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\" },\n};\n\nstatic const struct parent_map mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 2 },\n\t{ P_MMPLL7, 3 },\n\t{ P_MMPLL10, 4 },\n\t{ P_MMPLL6, 5 },\n\t{ P_GPLL0, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll10.clkr.hw },\n\t{ .hw = &mmpll6.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_mmpll6_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 2 },\n\t{ P_MMPLL7, 3 },\n\t{ P_MMPLL10, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL6, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_mmpll6[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll7.clkr.hw },\n\t{ .hw = &mmpll10.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll6.clkr.hw },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll8_mmpll3_mmpll6_gpll0_mmpll7_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL8, 2 },\n\t{ P_MMPLL3, 3 },\n\t{ P_MMPLL6, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL7, 6 },\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll8_mmpll3_mmpll6_gpll0_mmpll7[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll8.clkr.hw },\n\t{ .hw = &mmpll3.clkr.hw },\n\t{ .hw = &mmpll6.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll7.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0_DIV, 7.5, 0, 0),\n\tF(80800000, P_MMPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ahb_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ahb_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x2140,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camss_gp0_clk_src[] = {\n\tF(10000, P_XO, 16, 1, 120),\n\tF(24000, P_XO, 16, 1, 50),\n\tF(6000000, P_GPLL0_DIV, 10, 1, 5),\n\tF(12000000, P_GPLL0_DIV, 10, 2, 5),\n\tF(13043478, P_GPLL0_DIV, 1, 1, 23),\n\tF(24000000, P_GPLL0_DIV, 1, 2, 25),\n\tF(50000000, P_GPLL0_DIV, 6, 0, 0),\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x3420,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_camss_gp0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x3450,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_camss_gp0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cci_clk_src[] = {\n\tF(37500000, P_GPLL0_DIV, 8, 0, 0),\n\tF(50000000, P_GPLL0_DIV, 6, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x3300,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_cci_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src[] = {\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\tF(256000000, P_MMPLL4, 3, 0, 0),\n\tF(384000000, P_MMPLL4, 2, 0, 0),\n\tF(480000000, P_MMPLL7, 2, 0, 0),\n\tF(540000000, P_MMPLL6, 2, 0, 0),\n\tF(576000000, P_MMPLL10, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x3640,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_mmpll6_map,\n\t.freq_tbl = ftbl_cpp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_mmpll6,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_mmpll6),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(310000000, P_MMPLL8, 3, 0, 0),\n\tF(404000000, P_MMPLL0, 2, 0, 0),\n\tF(465000000, P_MMPLL8, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x3090,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0phytimer_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(269333333, P_MMPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x3100,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x3030,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3160,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x3060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi3_clk_src = {\n\t.cmd_rcgr = 0x31c0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi3_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csiphy_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(269333333, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL7, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csiphy_clk_src = {\n\t.cmd_rcgr = 0x3800,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphy_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csiphy_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_aux_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_aux_clk_src = {\n\t.cmd_rcgr = 0x2260,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_dp_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_aux_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_crypto_clk_src[] = {\n\tF(101250000, P_DP_PHY_PLL_VCO_DIV, 4, 0, 0),\n\tF(168750000, P_DP_PHY_PLL_VCO_DIV, 4, 0, 0),\n\tF(337500000, P_DP_PHY_PLL_VCO_DIV, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_crypto_clk_src = {\n\t.cmd_rcgr = 0x2220,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dplink_dpvco_map,\n\t.freq_tbl = ftbl_dp_crypto_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_crypto_clk_src\",\n\t\t.parent_data = mmcc_xo_dplink_dpvco,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dplink_dpvco),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_gtc_clk_src[] = {\n\tF(40000000, P_GPLL0_DIV, 7.5, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_gtc_clk_src = {\n\t.cmd_rcgr = 0x2280,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_dp_gtc_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_gtc_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_link_clk_src[] = {\n\tF(162000000, P_DP_PHY_PLL_LINK_CLK, 2, 0, 0),\n\tF(270000000, P_DP_PHY_PLL_LINK_CLK, 2, 0, 0),\n\tF(540000000, P_DP_PHY_PLL_LINK_CLK, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_link_clk_src = {\n\t.cmd_rcgr = 0x2200,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dplink_dpvco_map,\n\t.freq_tbl = ftbl_dp_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_link_clk_src\",\n\t\t.parent_data = mmcc_xo_dplink_dpvco,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dplink_dpvco),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 dp_pixel_clk_src = {\n\t.cmd_rcgr = 0x2240,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dplink_dpvco_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_pixel_clk_src\",\n\t\t.parent_data = mmcc_xo_dplink_dpvco,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dplink_dpvco),\n\t\t.ops = &clk_dp_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x2180,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg0_clk_src[] = {\n\tF(66666667, P_GPLL0_DIV, 4.5, 0, 0),\n\tF(133333333, P_GPLL0, 4.5, 0, 0),\n\tF(219428571, P_MMPLL4, 3.5, 0, 0),\n\tF(320000000, P_MMPLL7, 3, 0, 0),\n\tF(480000000, P_MMPLL7, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x3500,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_jpeg0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mclk0_clk_src[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_GPLL0_DIV, 10, 1, 5),\n\tF(8000000, P_GPLL0_DIV, 1, 2, 75),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16666667, P_GPLL0_DIV, 2, 1, 9),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_MMPLL10, 1, 1, 24),\n\tF(33333333, P_GPLL0_DIV, 1, 1, 9),\n\tF(48000000, P_GPLL0, 1, 2, 25),\n\tF(66666667, P_GPLL0, 1, 1, 9),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x3360,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x3390,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x33c0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x33f0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll4_mmpll7_mmpll10_sleep_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(150000000, P_GPLL0_DIV, 2, 0, 0),\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(275000000, P_MMPLL5, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(330000000, P_MMPLL5, 2.5, 0, 0),\n\tF(412500000, P_MMPLL5, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x2040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x2000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rot_clk_src[] = {\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(275000000, P_MMPLL5, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(330000000, P_MMPLL5, 2.5, 0, 0),\n\tF(412500000, P_MMPLL5, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rot_clk_src = {\n\t.cmd_rcgr = 0x21a0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_rot_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rot_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll5_mmpll7_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vfe0_clk_src[] = {\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(256000000, P_MMPLL4, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(404000000, P_MMPLL0, 2, 0, 0),\n\tF(480000000, P_MMPLL7, 2, 0, 0),\n\tF(540000000, P_MMPLL6, 2, 0, 0),\n\tF(576000000, P_MMPLL10, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x3600,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0_map,\n\t.freq_tbl = ftbl_vfe0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x3620,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0_map,\n\t.freq_tbl = ftbl_vfe0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_mmpll0_mmpll4_mmpll7_mmpll10_mmpll6_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_core_clk_src[] = {\n\tF(133333333, P_GPLL0, 4.5, 0, 0),\n\tF(269333333, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL7, 3, 0, 0),\n\tF(404000000, P_MMPLL0, 2, 0, 0),\n\tF(441600000, P_MMPLL3, 2, 0, 0),\n\tF(518400000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_core_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll8_mmpll3_mmpll6_gpll0_mmpll7_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_core_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll8_mmpll3_mmpll6_gpll0_mmpll7,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll8_mmpll3_mmpll6_gpll0_mmpll7),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x2080,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_dp_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch bimc_smmu_ahb_clk = {\n\t.halt_reg = 0xe004,\n\t.halt_check = BRANCH_VOTED,\n\t.hwcg_reg = 0xe004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xe004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"bimc_smmu_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch bimc_smmu_axi_clk = {\n\t.halt_reg = 0xe008,\n\t.halt_check = BRANCH_VOTED,\n\t.hwcg_reg = 0xe008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xe008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"bimc_smmu_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ahb_clk = {\n\t.halt_reg = 0x348c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x348c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x348c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_ahb_clk = {\n\t.halt_reg = 0x3348,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_clk = {\n\t.halt_reg = 0x3344,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cci_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_ahb_clk = {\n\t.halt_reg = 0x36b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_axi_clk = {\n\t.halt_reg = 0x36c4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_clk = {\n\t.halt_reg = 0x36b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cpp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_vbif_ahb_clk = {\n\t.halt_reg = 0x36c8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_vbif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_ahb_clk = {\n\t.halt_reg = 0x30bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_clk = {\n\t.halt_reg = 0x30b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phytimer_clk = {\n\t.halt_reg = 0x3024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0pix_clk = {\n\t.halt_reg = 0x30e4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0rdi_clk = {\n\t.halt_reg = 0x30d4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_ahb_clk = {\n\t.halt_reg = 0x3128,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_clk = {\n\t.halt_reg = 0x3124,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phytimer_clk = {\n\t.halt_reg = 0x3054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1pix_clk = {\n\t.halt_reg = 0x3154,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1rdi_clk = {\n\t.halt_reg = 0x3144,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3188,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_clk = {\n\t.halt_reg = 0x3184,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phytimer_clk = {\n\t.halt_reg = 0x3084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2pix_clk = {\n\t.halt_reg = 0x31b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2rdi_clk = {\n\t.halt_reg = 0x31a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_ahb_clk = {\n\t.halt_reg = 0x31e8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_clk = {\n\t.halt_reg = 0x31e4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3pix_clk = {\n\t.halt_reg = 0x3214,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3214,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3rdi_clk = {\n\t.halt_reg = 0x3204,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe0_clk = {\n\t.halt_reg = 0x3704,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe1_clk = {\n\t.halt_reg = 0x3714,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3714,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy0_clk = {\n\t.halt_reg = 0x3740,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3740,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy1_clk = {\n\t.halt_reg = 0x3744,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3744,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy2_clk = {\n\t.halt_reg = 0x3748,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3748,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n\nstatic struct clk_branch camss_cphy_csid0_clk = {\n\t.halt_reg = 0x3730,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3730,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &camss_csiphy0_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid1_clk = {\n\t.halt_reg = 0x3734,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3734,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &camss_csiphy1_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid2_clk = {\n\t.halt_reg = 0x3738,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3738,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &camss_csiphy2_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid3_clk = {\n\t.halt_reg = 0x373c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x373c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp0_clk = {\n\t.halt_reg = 0x3444,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3444,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &camss_gp0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp1_clk = {\n\t.halt_reg = 0x3474,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3474,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &camss_gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ispif_ahb_clk = {\n\t.halt_reg = 0x3224,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3224,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg0_clk = {\n\t.halt_reg = 0x35a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x35a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_ahb_clk = {\n\t.halt_reg = 0x35b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x35b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_axi_clk = {\n\t.halt_reg = 0x35b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x35b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch throttle_camss_axi_clk = {\n\t.halt_reg = 0x3c3c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c3c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"throttle_camss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk0_clk = {\n\t.halt_reg = 0x3384,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3384,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk1_clk = {\n\t.halt_reg = 0x33b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk2_clk = {\n\t.halt_reg = 0x33e4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk3_clk = {\n\t.halt_reg = 0x3414,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_micro_ahb_clk = {\n\t.halt_reg = 0x3494,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3494,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_top_ahb_clk = {\n\t.halt_reg = 0x3484,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_ahb_clk = {\n\t.halt_reg = 0x3668,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3668,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_clk = {\n\t.halt_reg = 0x36a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_stream_clk = {\n\t.halt_reg = 0x3720,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3720,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_ahb_clk = {\n\t.halt_reg = 0x3678,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3678,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_clk = {\n\t.halt_reg = 0x36ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_stream_clk = {\n\t.halt_reg = 0x3724,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3724,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vbif_ahb_clk = {\n\t.halt_reg = 0x36b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vbif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vbif_axi_clk = {\n\t.halt_reg = 0x36bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vbif_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch csiphy_ahb2crif_clk = {\n\t.halt_reg = 0x374c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x374c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x374c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"csiphy_ahb2crif_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_ahb_clk = {\n\t.halt_reg = 0x2308,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x8a004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_axi_clk_src[] = {\n\t\tF(75000000, P_GPLL0, 8, 0, 0),\n\t\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\t\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t\tF(323200000, P_MMPLL0, 2.5, 0, 0),\n\t\tF(406000000, P_MMPLL0, 2, 0, 0),\n\t\t{ }\n};\n\n \nstatic struct clk_rcg2 axi_clk_src = {\n\t.cmd_rcgr = 0xd000,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch mdss_axi_clk = {\n\t.halt_reg = 0x2310,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch throttle_mdss_axi_clk = {\n\t.halt_reg = 0x246c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x246c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x246c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"throttle_mdss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_clk = {\n\t.halt_reg = 0x233c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x233c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div mdss_byte0_intf_div_clk = {\n\t.reg = 0x237c,\n\t.shift = 0,\n\t.width = 2,\n\t \n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_intf_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_intf_clk = {\n\t.halt_reg = 0x2374,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2374,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdss_byte0_intf_div_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_clk = {\n\t.halt_reg = 0x2340,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2340,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div mdss_byte1_intf_div_clk = {\n\t.reg = 0x2380,\n\t.shift = 0,\n\t.width = 2,\n\t \n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_intf_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2378,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2378,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdss_byte1_intf_div_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_aux_clk = {\n\t.halt_reg = 0x2364,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2364,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_crypto_clk = {\n\t.halt_reg = 0x235c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x235c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_gtc_clk = {\n\t.halt_reg = 0x2368,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2368,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_gtc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_gtc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_link_clk = {\n\t.halt_reg = 0x2354,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2354,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_link_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch mdss_dp_link_intf_clk = {\n\t.halt_reg = 0x2358,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2358,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_link_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_pixel_clk = {\n\t.halt_reg = 0x2360,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2360,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_pixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_pixel_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc0_clk = {\n\t.halt_reg = 0x2344,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc1_clk = {\n\t.halt_reg = 0x2348,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_dp_ahb_clk = {\n\t.halt_reg = 0x230c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x230c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_dp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_clk = {\n\t.halt_reg = 0x231c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x231c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk0_clk = {\n\t.halt_reg = 0x2314,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk1_clk = {\n\t.halt_reg = 0x2318,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_rot_clk = {\n\t.halt_reg = 0x2350,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2350,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &rot_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_vsync_clk = {\n\t.halt_reg = 0x2328,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vsync_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mnoc_ahb_clk = {\n\t.halt_reg = 0x5024,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mnoc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch misc_ahb_clk = {\n\t.halt_reg = 0x328,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x328,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"misc_ahb_clk\",\n\t\t\t \n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mnoc_ahb_clk.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch misc_cxo_clk = {\n\t.halt_reg = 0x324,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"misc_cxo_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch snoc_dvm_axi_clk = {\n\t.halt_reg = 0xe040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xe040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"snoc_dvm_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_ahb_clk = {\n\t.halt_reg = 0x1030,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_axi_clk = {\n\t.halt_reg = 0x1034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch throttle_video_axi_clk = {\n\t.halt_reg = 0x118c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x118c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x118c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"throttle_video_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_core_clk = {\n\t.halt_reg = 0x1028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &video_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_subcore0_clk = {\n\t.halt_reg = 0x1048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_subcore0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &video_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x1024,\n\t.cxcs = (unsigned int[]){ 0x1028, 0x1034, 0x1048 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"venus\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x1040,\n\t.pd = {\n\t\t.name = \"venus_core0\",\n\t},\n\t.parent = &venus_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x2304,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.cxcs = (unsigned int []){ 0x2040 },\n\t.cxc_count = 1,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_top_gdsc = {\n\t.gdscr = 0x34a0,\n\t.pd = {\n\t\t.name = \"camss_top\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_vfe0_gdsc = {\n\t.gdscr = 0x3664,\n\t.pd = {\n\t\t.name = \"camss_vfe0\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_vfe1_gdsc = {\n\t.gdscr = 0x3674,\n\t.pd = {\n\t\t.name = \"camss_vfe1_gdsc\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_cpp_gdsc = {\n\t.gdscr = 0x36d4,\n\t.pd = {\n\t\t.name = \"camss_cpp\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\n \n\nstatic struct clk_regmap *mmcc_660_clocks[] = {\n\t[AHB_CLK_SRC] = &ahb_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[CSI3_CLK_SRC] = &csi3_clk_src.clkr,\n\t[CSIPHY_CLK_SRC] = &csiphy_clk_src.clkr,\n\t[DP_AUX_CLK_SRC] = &dp_aux_clk_src.clkr,\n\t[DP_CRYPTO_CLK_SRC] = &dp_crypto_clk_src.clkr,\n\t[DP_GTC_CLK_SRC] = &dp_gtc_clk_src.clkr,\n\t[DP_LINK_CLK_SRC] = &dp_link_clk_src.clkr,\n\t[DP_PIXEL_CLK_SRC] = &dp_pixel_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[MMPLL0_PLL] = &mmpll0.clkr,\n\t[MMPLL10_PLL] = &mmpll10.clkr,\n\t[MMPLL3_PLL] = &mmpll3.clkr,\n\t[MMPLL4_PLL] = &mmpll4.clkr,\n\t[MMPLL5_PLL] = &mmpll5.clkr,\n\t[MMPLL6_PLL] = &mmpll6.clkr,\n\t[MMPLL7_PLL] = &mmpll7.clkr,\n\t[MMPLL8_PLL] = &mmpll8.clkr,\n\t[BIMC_SMMU_AHB_CLK] = &bimc_smmu_ahb_clk.clkr,\n\t[BIMC_SMMU_AXI_CLK] = &bimc_smmu_axi_clk.clkr,\n\t[CAMSS_AHB_CLK] = &camss_ahb_clk.clkr,\n\t[CAMSS_CCI_AHB_CLK] = &camss_cci_ahb_clk.clkr,\n\t[CAMSS_CCI_CLK] = &camss_cci_clk.clkr,\n\t[CAMSS_CPHY_CSID0_CLK] = &camss_cphy_csid0_clk.clkr,\n\t[CAMSS_CPHY_CSID1_CLK] = &camss_cphy_csid1_clk.clkr,\n\t[CAMSS_CPHY_CSID2_CLK] = &camss_cphy_csid2_clk.clkr,\n\t[CAMSS_CPHY_CSID3_CLK] = &camss_cphy_csid3_clk.clkr,\n\t[CAMSS_CPP_AHB_CLK] = &camss_cpp_ahb_clk.clkr,\n\t[CAMSS_CPP_AXI_CLK] = &camss_cpp_axi_clk.clkr,\n\t[CAMSS_CPP_CLK] = &camss_cpp_clk.clkr,\n\t[CAMSS_CPP_VBIF_AHB_CLK] = &camss_cpp_vbif_ahb_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0PHYTIMER_CLK] = &camss_csi0phytimer_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1PHYTIMER_CLK] = &camss_csi1phytimer_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI2_AHB_CLK] = &camss_csi2_ahb_clk.clkr,\n\t[CAMSS_CSI2_CLK] = &camss_csi2_clk.clkr,\n\t[CAMSS_CSI2PHYTIMER_CLK] = &camss_csi2phytimer_clk.clkr,\n\t[CAMSS_CSI2PIX_CLK] = &camss_csi2pix_clk.clkr,\n\t[CAMSS_CSI2RDI_CLK] = &camss_csi2rdi_clk.clkr,\n\t[CAMSS_CSI3_AHB_CLK] = &camss_csi3_ahb_clk.clkr,\n\t[CAMSS_CSI3_CLK] = &camss_csi3_clk.clkr,\n\t[CAMSS_CSI3PIX_CLK] = &camss_csi3pix_clk.clkr,\n\t[CAMSS_CSI3RDI_CLK] = &camss_csi3rdi_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_CSI_VFE1_CLK] = &camss_csi_vfe1_clk.clkr,\n\t[CAMSS_CSIPHY0_CLK] = &camss_csiphy0_clk.clkr,\n\t[CAMSS_CSIPHY1_CLK] = &camss_csiphy1_clk.clkr,\n\t[CAMSS_CSIPHY2_CLK] = &camss_csiphy2_clk.clkr,\n\t[CAMSS_GP0_CLK] = &camss_gp0_clk.clkr,\n\t[CAMSS_GP1_CLK] = &camss_gp1_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[CAMSS_JPEG0_CLK] = &camss_jpeg0_clk.clkr,\n\t[CAMSS_JPEG_AHB_CLK] = &camss_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_AXI_CLK] = &camss_jpeg_axi_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MCLK2_CLK] = &camss_mclk2_clk.clkr,\n\t[CAMSS_MCLK3_CLK] = &camss_mclk3_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_VFE0_AHB_CLK] = &camss_vfe0_ahb_clk.clkr,\n\t[CAMSS_VFE0_CLK] = &camss_vfe0_clk.clkr,\n\t[CAMSS_VFE0_STREAM_CLK] = &camss_vfe0_stream_clk.clkr,\n\t[CAMSS_VFE1_AHB_CLK] = &camss_vfe1_ahb_clk.clkr,\n\t[CAMSS_VFE1_CLK] = &camss_vfe1_clk.clkr,\n\t[CAMSS_VFE1_STREAM_CLK] = &camss_vfe1_stream_clk.clkr,\n\t[CAMSS_VFE_VBIF_AHB_CLK] = &camss_vfe_vbif_ahb_clk.clkr,\n\t[CAMSS_VFE_VBIF_AXI_CLK] = &camss_vfe_vbif_axi_clk.clkr,\n\t[CSIPHY_AHB2CRIF_CLK] = &csiphy_ahb2crif_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_BYTE0_INTF_CLK] = &mdss_byte0_intf_clk.clkr,\n\t[MDSS_BYTE0_INTF_DIV_CLK] = &mdss_byte0_intf_div_clk.clkr,\n\t[MDSS_BYTE1_CLK] = &mdss_byte1_clk.clkr,\n\t[MDSS_BYTE1_INTF_CLK] = &mdss_byte1_intf_clk.clkr,\n\t[MDSS_DP_AUX_CLK] = &mdss_dp_aux_clk.clkr,\n\t[MDSS_DP_CRYPTO_CLK] = &mdss_dp_crypto_clk.clkr,\n\t[MDSS_DP_GTC_CLK] = &mdss_dp_gtc_clk.clkr,\n\t[MDSS_DP_LINK_CLK] = &mdss_dp_link_clk.clkr,\n\t[MDSS_DP_LINK_INTF_CLK] = &mdss_dp_link_intf_clk.clkr,\n\t[MDSS_DP_PIXEL_CLK] = &mdss_dp_pixel_clk.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_ESC1_CLK] = &mdss_esc1_clk.clkr,\n\t[MDSS_HDMI_DP_AHB_CLK] = &mdss_hdmi_dp_ahb_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_PCLK1_CLK] = &mdss_pclk1_clk.clkr,\n\t[MDSS_ROT_CLK] = &mdss_rot_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MISC_AHB_CLK] = &misc_ahb_clk.clkr,\n\t[MISC_CXO_CLK] = &misc_cxo_clk.clkr,\n\t[MNOC_AHB_CLK] = &mnoc_ahb_clk.clkr,\n\t[SNOC_DVM_AXI_CLK] = &snoc_dvm_axi_clk.clkr,\n\t[THROTTLE_CAMSS_AXI_CLK] = &throttle_camss_axi_clk.clkr,\n\t[THROTTLE_MDSS_AXI_CLK] = &throttle_mdss_axi_clk.clkr,\n\t[THROTTLE_VIDEO_AXI_CLK] = &throttle_video_axi_clk.clkr,\n\t[VIDEO_AHB_CLK] = &video_ahb_clk.clkr,\n\t[VIDEO_AXI_CLK] = &video_axi_clk.clkr,\n\t[VIDEO_CORE_CLK] = &video_core_clk.clkr,\n\t[VIDEO_SUBCORE0_CLK] = &video_subcore0_clk.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[ROT_CLK_SRC] = &rot_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[VIDEO_CORE_CLK_SRC] = &video_core_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[MDSS_BYTE1_INTF_DIV_CLK] = &mdss_byte1_intf_div_clk.clkr,\n\t[AXI_CLK_SRC] = &axi_clk_src.clkr,\n};\n\nstatic struct gdsc *mmcc_sdm660_gdscs[] = {\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[CAMSS_TOP_GDSC] = &camss_top_gdsc,\n\t[CAMSS_VFE0_GDSC] = &camss_vfe0_gdsc,\n\t[CAMSS_VFE1_GDSC] = &camss_vfe1_gdsc,\n\t[CAMSS_CPP_GDSC] = &camss_cpp_gdsc,\n};\n\nstatic const struct qcom_reset_map mmcc_660_resets[] = {\n\t[CAMSS_MICRO_BCR] = { 0x3490 },\n};\n\nstatic const struct regmap_config mmcc_660_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x40000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_660_desc = {\n\t.config = &mmcc_660_regmap_config,\n\t.clks = mmcc_660_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_660_clocks),\n\t.resets = mmcc_660_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_660_resets),\n\t.gdscs = mmcc_sdm660_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_sdm660_gdscs),\n};\n\nstatic const struct of_device_id mmcc_660_match_table[] = {\n\t{ .compatible = \"qcom,mmcc-sdm660\" },\n\t{ .compatible = \"qcom,mmcc-sdm630\", .data = (void *)1UL },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mmcc_660_match_table);\n\nstatic void sdm630_clock_override(void)\n{\n\t \n\tmmcc_660_desc.clks[BYTE1_CLK_SRC] = NULL;\n\tmmcc_660_desc.clks[MDSS_BYTE1_CLK] = NULL;\n\tmmcc_660_desc.clks[MDSS_BYTE1_INTF_DIV_CLK] = NULL;\n\tmmcc_660_desc.clks[MDSS_BYTE1_INTF_CLK] = NULL;\n\tmmcc_660_desc.clks[ESC1_CLK_SRC] = NULL;\n\tmmcc_660_desc.clks[MDSS_ESC1_CLK] = NULL;\n\tmmcc_660_desc.clks[PCLK1_CLK_SRC] = NULL;\n\tmmcc_660_desc.clks[MDSS_PCLK1_CLK] = NULL;\n}\n\nstatic int mmcc_660_probe(struct platform_device *pdev)\n{\n\tconst struct of_device_id *id;\n\tstruct regmap *regmap;\n\tbool is_sdm630;\n\n\tid = of_match_device(mmcc_660_match_table, &pdev->dev);\n\tif (!id)\n\t\treturn -ENODEV;\n\tis_sdm630 = !!(id->data);\n\n\tregmap = qcom_cc_map(pdev, &mmcc_660_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tif (is_sdm630)\n\t\tsdm630_clock_override();\n\n\tclk_alpha_pll_configure(&mmpll3, regmap, &mmpll3_config);\n\tclk_alpha_pll_configure(&mmpll4, regmap, &mmpll4_config);\n\tclk_alpha_pll_configure(&mmpll5, regmap, &mmpll5_config);\n\tclk_alpha_pll_configure(&mmpll7, regmap, &mmpll7_config);\n\tclk_alpha_pll_configure(&mmpll8, regmap, &mmpll8_config);\n\tclk_alpha_pll_configure(&mmpll10, regmap, &mmpll10_config);\n\n\treturn qcom_cc_really_probe(pdev, &mmcc_660_desc, regmap);\n}\n\nstatic struct platform_driver mmcc_660_driver = {\n\t.probe\t\t= mmcc_660_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"mmcc-sdm660\",\n\t\t.of_match_table = mmcc_660_match_table,\n\t},\n};\nmodule_platform_driver(mmcc_660_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SDM630/SDM660 MMCC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}