// Seed: 16880124
module module_0 (
    input wor module_0,
    input wire id_1,
    output supply0 id_2
    , id_17,
    output wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input wor id_11,
    output tri id_12,
    input uwire id_13,
    input tri0 id_14,
    output wand id_15
);
  assign id_15 = 1;
  genvar id_18;
  assign id_5 = 1 ? 1 : 1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    inout wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12
);
  assign id_2 = 1'd0;
  wire id_14, id_15;
  id_16 :
  assert property (@(posedge 1) 1'b0)
  else $display;
  assign id_16 = id_1 == id_11;
  module_0(
      id_6,
      id_5,
      id_2,
      id_10,
      id_1,
      id_3,
      id_11,
      id_2,
      id_0,
      id_11,
      id_12,
      id_6,
      id_7,
      id_11,
      id_1,
      id_8
  );
endmodule
