Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/bismarck/Desktop/VHDLDemo/ElectricalLab/TFlipFlop_isim_beh.exe -prj /home/bismarck/Desktop/VHDLDemo/ElectricalLab/TFlipFlop_beh.prj work.TFlipFlop 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/bismarck/Desktop/VHDLDemo/ElectricalLab/TFlipFlop.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83248 KB
Fuse CPU Usage: 1440 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity tflipflop
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable /home/bismarck/Desktop/VHDLDemo/ElectricalLab/TFlipFlop_isim_beh.exe
Fuse Memory Usage: 648984 KB
Fuse CPU Usage: 1460 ms
GCC CPU Usage: 210 ms
