$date
	Thu Jan 28 22:56:15 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module p $end
$var wire 1 ! arriveCtrl $end
$var wire 1 " clk $end
$var wire 1 # departing $end
$var wire 1 $ evacuated $end
$var wire 1 % innerDoor $end
$var wire 1 & outerDoor $end
$var wire 1 ' pressurized $end
$var wire 1 ( rst $end
$var wire 1 ) done $end
$var reg 1 * arriving $end
$var reg 3 + debugState [0:2] $end
$var reg 4 , ns [3:0] $end
$var reg 4 - ps [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
bx +
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
b0 +
1(
1"
#40
0"
#60
0(
1"
#80
0"
#100
b1 ,
1!
1"
#120
0"
#140
1*
b1 -
b1 ,
0!
1"
#160
0"
#180
b1 +
1"
#200
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
b10 ,
1)
1"
#320
0"
#340
b10 -
1"
#360
0"
#380
b10 +
1"
#400
0"
#420
1"
#440
0"
#460
1"
#480
0"
#500
1"
#520
0"
#540
1"
#560
0"
#580
1"
#600
0"
#620
b11 ,
1'
1"
#640
0"
#660
b11 -
1"
#680
0"
#700
b11 +
1"
#720
0"
#740
b100 ,
1&
1"
#760
0"
#780
b100 -
1"
#800
0"
#820
b100 +
1"
#840
0"
#860
b101 ,
1$
1"
#880
0"
#900
b101 -
1"
#920
0"
#940
b101 +
1"
#960
0"
#980
1"
#1000
0"
#1020
b0 ,
1%
1"
#1040
0"
#1060
0*
b0 -
1"
#1080
0"
#1100
b0 +
0$
0'
0&
0%
1(
1"
#1120
0"
#1140
0(
1"
#1160
0"
#1180
0)
b1 ,
1!
1"
#1200
0"
#1220
1*
b1 -
b1 ,
0!
1"
#1240
0"
#1260
b1 +
1"
#1280
0"
#1300
1"
#1320
0"
#1340
1"
#1360
0"
#1380
b10 ,
1)
1"
#1400
0"
#1420
b10 -
1"
#1440
0"
#1460
b10 +
1"
#1480
0"
#1500
b11 ,
1'
1"
#1520
0"
#1540
b0 ,
b11 -
1(
1"
#1560
0"
#1580
0*
b11 +
b0 -
b0 ,
0(
1"
#1600
0"
#1620
b0 +
0'
1"
#1640
0"
#1660
0)
b1 ,
1!
1"
#1680
0"
#1700
1*
b1 -
b1 ,
0!
1"
#1720
0"
#1740
b1 +
1"
#1760
0"
#1780
1"
#1800
0"
#1820
1"
#1840
0"
#1860
b10 ,
1)
1"
#1880
0"
#1900
0)
b10 -
1!
1"
#1920
0"
#1940
b10 +
0!
1"
#1960
0"
#1980
1"
#2000
0"
#2020
1"
#2080
