#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56248ecdb6b0 .scope module, "testbenchCPU" "testbenchCPU" 2 8;
 .timescale 0 0;
v0x56248ed04aa0_0 .var "CLK", 0 0;
v0x56248ed04bb0_0 .net "INS", 31 0, L_0x56248ed17fd0;  1 drivers
v0x56248ed04c70 .array "INST_MEMORY", 0 1023, 7 0;
v0x56248ed04d10_0 .net "PC", 31 0, v0x56248ed038e0_0;  1 drivers
v0x56248ed04e00_0 .var "RESET", 0 0;
v0x56248ed04ef0_0 .net *"_s0", 7 0, L_0x56248ed17370;  1 drivers
v0x56248ed04fd0_0 .net *"_s10", 7 0, L_0x56248ed17750;  1 drivers
v0x56248ed050b0_0 .net *"_s12", 32 0, L_0x56248ed17820;  1 drivers
L_0x7fb8ad4d81c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56248ed05190_0 .net *"_s15", 0 0, L_0x7fb8ad4d81c8;  1 drivers
L_0x7fb8ad4d8210 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56248ed05270_0 .net/2u *"_s16", 32 0, L_0x7fb8ad4d8210;  1 drivers
v0x56248ed05350_0 .net *"_s18", 32 0, L_0x56248ed17950;  1 drivers
v0x56248ed05430_0 .net *"_s2", 32 0, L_0x56248ed17410;  1 drivers
v0x56248ed05510_0 .net *"_s20", 7 0, L_0x56248ed17b20;  1 drivers
v0x56248ed055f0_0 .net *"_s22", 32 0, L_0x56248ed17bc0;  1 drivers
L_0x7fb8ad4d8258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56248ed056d0_0 .net *"_s25", 0 0, L_0x7fb8ad4d8258;  1 drivers
L_0x7fb8ad4d82a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56248ed057b0_0 .net/2u *"_s26", 32 0, L_0x7fb8ad4d82a0;  1 drivers
v0x56248ed05890_0 .net *"_s28", 32 0, L_0x56248ed17d90;  1 drivers
v0x56248ed05a80_0 .net *"_s30", 7 0, L_0x56248ed17ed0;  1 drivers
L_0x7fb8ad4d8138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56248ed05b60_0 .net *"_s5", 0 0, L_0x7fb8ad4d8138;  1 drivers
L_0x7fb8ad4d8180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56248ed05c40_0 .net/2u *"_s6", 32 0, L_0x7fb8ad4d8180;  1 drivers
v0x56248ed05d20_0 .net *"_s8", 32 0, L_0x56248ed17550;  1 drivers
L_0x56248ed17370 .array/port v0x56248ed04c70, L_0x56248ed17550;
L_0x56248ed17410 .concat [ 32 1 0 0], v0x56248ed038e0_0, L_0x7fb8ad4d8138;
L_0x56248ed17550 .arith/sum 33, L_0x56248ed17410, L_0x7fb8ad4d8180;
L_0x56248ed17750 .array/port v0x56248ed04c70, L_0x56248ed17950;
L_0x56248ed17820 .concat [ 32 1 0 0], v0x56248ed038e0_0, L_0x7fb8ad4d81c8;
L_0x56248ed17950 .arith/sum 33, L_0x56248ed17820, L_0x7fb8ad4d8210;
L_0x56248ed17b20 .array/port v0x56248ed04c70, L_0x56248ed17d90;
L_0x56248ed17bc0 .concat [ 32 1 0 0], v0x56248ed038e0_0, L_0x7fb8ad4d8258;
L_0x56248ed17d90 .arith/sum 33, L_0x56248ed17bc0, L_0x7fb8ad4d82a0;
L_0x56248ed17ed0 .array/port v0x56248ed04c70, v0x56248ed038e0_0;
L_0x56248ed17fd0 .delay 32 (2,2,2) L_0x56248ed17fd0/d;
L_0x56248ed17fd0/d .concat [ 8 8 8 8], L_0x56248ed17ed0, L_0x56248ed17b20, L_0x56248ed17750, L_0x56248ed17370;
S_0x56248ecd6740 .scope module, "mycpu" "cpu" 2 17, 3 14 0, S_0x56248ecdb6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x56248ed17300 .functor BUFZ 8, L_0x56248ecdb1b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56248ed032c0_0 .net "ALOP1", 7 0, v0x56248ecff3b0_0;  1 drivers
v0x56248ed033d0_0 .net "ALOP2", 7 0, L_0x56248ed17300;  1 drivers
v0x56248ed03490_0 .net "ALUOUT", 7 0, v0x56248ed00c00_0;  1 drivers
v0x56248ed035b0_0 .net "CLK", 0 0, v0x56248ed04aa0_0;  1 drivers
v0x56248ed03650_0 .net "DESTINATION", 7 0, L_0x56248ed16e00;  1 drivers
v0x56248ed03740_0 .net "INSTRUCTION", 31 0, L_0x56248ed17fd0;  alias, 1 drivers
v0x56248ed03820_0 .net "OP", 7 0, L_0x56248ed17260;  1 drivers
v0x56248ed038e0_0 .var "PC", 31 0;
v0x56248ed039b0_0 .net "PCINCBY4", 31 0, v0x56248ed006e0_0;  1 drivers
v0x56248ed03a50_0 .net "PCJUMP", 31 0, v0x56248ecdc860_0;  1 drivers
v0x56248ed03b10_0 .net "PCNEXT", 31 0, v0x56248ecff9b0_0;  1 drivers
v0x56248ed03bd0_0 .net "REGOUT1", 7 0, L_0x56248ecdb1b0;  1 drivers
v0x56248ed03ca0_0 .net "REGOUT2", 7 0, L_0x56248ecdc5d0;  1 drivers
v0x56248ed03d40_0 .net "RESET", 0 0, v0x56248ed04e00_0;  1 drivers
v0x56248ed03e30_0 .net "SOURCE1", 7 0, L_0x56248ed16f90;  1 drivers
v0x56248ed03f10_0 .net "SOURCE2", 7 0, L_0x56248ed170d0;  1 drivers
v0x56248ed03fd0_0 .net "TWOSCOMPOUT", 7 0, v0x56248ed031c0_0;  1 drivers
v0x56248ed040c0_0 .net "TWOSMUXOUT", 7 0, v0x56248ecfffe0_0;  1 drivers
v0x56248ed041d0_0 .net *"_s10", 21 0, L_0x56248ed16880;  1 drivers
L_0x7fb8ad4d80f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56248ed042b0_0 .net/2u *"_s12", 1 0, L_0x7fb8ad4d80f0;  1 drivers
v0x56248ed04390_0 .net *"_s19", 8 0, L_0x56248ed16ea0;  1 drivers
v0x56248ed04470_0 .net *"_s9", 0 0, L_0x56248ed16760;  1 drivers
v0x56248ed04550_0 .net "aluOP", 2 0, v0x56248ed01690_0;  1 drivers
v0x56248ed04660_0 .net "immeMUXSEL", 0 0, v0x56248ed01760_0;  1 drivers
v0x56248ed04750_0 .net "jump", 0 0, v0x56248ed01830_0;  1 drivers
v0x56248ed04840_0 .net "regWRITEEN", 0 0, v0x56248ed01920_0;  1 drivers
v0x56248ed04930_0 .net "twoscompMUXSEL", 0 0, v0x56248ed019c0_0;  1 drivers
L_0x56248ed06480 .part L_0x56248ed16e00, 0, 3;
L_0x56248ed06520 .part L_0x56248ed16f90, 0, 3;
L_0x56248ed06610 .part L_0x56248ed170d0, 0, 3;
L_0x56248ed16760 .part L_0x56248ed16e00, 7, 1;
LS_0x56248ed16880_0_0 .concat [ 1 1 1 1], L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_0_4 .concat [ 1 1 1 1], L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_0_8 .concat [ 1 1 1 1], L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_0_12 .concat [ 1 1 1 1], L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_0_16 .concat [ 1 1 1 1], L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_0_20 .concat [ 1 1 0 0], L_0x56248ed16760, L_0x56248ed16760;
LS_0x56248ed16880_1_0 .concat [ 4 4 4 4], LS_0x56248ed16880_0_0, LS_0x56248ed16880_0_4, LS_0x56248ed16880_0_8, LS_0x56248ed16880_0_12;
LS_0x56248ed16880_1_4 .concat [ 4 2 0 0], LS_0x56248ed16880_0_16, LS_0x56248ed16880_0_20;
L_0x56248ed16880 .concat [ 16 6 0 0], LS_0x56248ed16880_1_0, LS_0x56248ed16880_1_4;
L_0x56248ed16cd0 .concat [ 2 8 22 0], L_0x7fb8ad4d80f0, L_0x56248ed16e00, L_0x56248ed16880;
L_0x56248ed16e00 .part L_0x56248ed17fd0, 16, 8;
L_0x56248ed16ea0 .part L_0x56248ed17fd0, 8, 9;
L_0x56248ed16f90 .part L_0x56248ed16ea0, 0, 8;
L_0x56248ed170d0 .part L_0x56248ed17fd0, 0, 8;
L_0x56248ed17260 .part L_0x56248ed17fd0, 24, 8;
S_0x56248ecd69c0 .scope module, "jumpadder" "adder" 3 42, 4 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
v0x56248ecd7160_0 .net "INPUT1", 31 0, v0x56248ed006e0_0;  alias, 1 drivers
v0x56248ecd7610_0 .net "INPUT2", 31 0, L_0x56248ed16cd0;  1 drivers
v0x56248ecdc860_0 .var "RESULT", 31 0;
E_0x56248ecac7d0 .event edge, v0x56248ecd7160_0, v0x56248ecd7610_0;
S_0x56248ecff080 .scope module, "muximme" "mux2to1_8bit" 3 38, 5 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x56248ecdc900_0 .net "INPUT1", 7 0, v0x56248ecfffe0_0;  alias, 1 drivers
v0x56248ecff2d0_0 .net "INPUT2", 7 0, L_0x56248ed170d0;  alias, 1 drivers
v0x56248ecff3b0_0 .var "RESULT", 7 0;
v0x56248ecff470_0 .net "SELECT", 0 0, v0x56248ed01760_0;  alias, 1 drivers
E_0x56248ecbffa0 .event edge, v0x56248ecff470_0, v0x56248ecdc900_0, v0x56248ecff2d0_0;
S_0x56248ecff5b0 .scope module, "muxjump" "mux2to1_32bit" 3 39, 6 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x56248ecff7d0_0 .net "INPUT1", 31 0, v0x56248ed006e0_0;  alias, 1 drivers
v0x56248ecff8e0_0 .net "INPUT2", 31 0, v0x56248ecdc860_0;  alias, 1 drivers
v0x56248ecff9b0_0 .var "RESULT", 31 0;
v0x56248ecffa80_0 .net "SELECT", 0 0, v0x56248ed01830_0;  alias, 1 drivers
E_0x56248ecc00e0 .event edge, v0x56248ecffa80_0, v0x56248ecd7160_0, v0x56248ecdc860_0;
S_0x56248ecffbf0 .scope module, "muxtwos" "mux2to1_8bit" 3 37, 5 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x56248ecffe00_0 .net "INPUT1", 7 0, L_0x56248ecdc5d0;  alias, 1 drivers
v0x56248ecfff00_0 .net "INPUT2", 7 0, v0x56248ed031c0_0;  alias, 1 drivers
v0x56248ecfffe0_0 .var "RESULT", 7 0;
v0x56248ed000e0_0 .net "SELECT", 0 0, v0x56248ed019c0_0;  alias, 1 drivers
E_0x56248ecc0350 .event edge, v0x56248ed000e0_0, v0x56248ecffe00_0, v0x56248ecfff00_0;
S_0x56248ed00230 .scope module, "myadder" "adder" 3 41, 4 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
v0x56248ed00500_0 .net "INPUT1", 31 0, v0x56248ed038e0_0;  alias, 1 drivers
L_0x7fb8ad4d80a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56248ed00600_0 .net "INPUT2", 31 0, L_0x7fb8ad4d80a8;  1 drivers
v0x56248ed006e0_0 .var "RESULT", 31 0;
E_0x56248ece20c0 .event edge, v0x56248ed00500_0, v0x56248ed00600_0;
S_0x56248ed00850 .scope module, "myalu" "alu" 3 40, 7 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x56248ed00a40_0 .net "DATA1", 7 0, L_0x56248ed17300;  alias, 1 drivers
v0x56248ed00b40_0 .net "DATA2", 7 0, v0x56248ecff3b0_0;  alias, 1 drivers
v0x56248ed00c00_0 .var "RESULT", 7 0;
v0x56248ed00cd0_0 .net "SELECT", 2 0, v0x56248ed01690_0;  alias, 1 drivers
E_0x56248ece28b0 .event edge, v0x56248ed00cd0_0, v0x56248ecff3b0_0, v0x56248ed00a40_0;
S_0x56248ed00e60 .scope module, "mycu" "control_unit" 3 34, 8 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OP"
    .port_info 1 /OUTPUT 1 "twoscompMUXSEL"
    .port_info 2 /OUTPUT 1 "immeMUXSEL"
    .port_info 3 /OUTPUT 1 "regWRITEEN"
    .port_info 4 /OUTPUT 3 "aluOP"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /INPUT 1 "RESET"
P_0x56248ecde180 .param/l "ADD" 0 8 8, C4<00000000>;
P_0x56248ecde1c0 .param/l "AND" 0 8 10, C4<00000010>;
P_0x56248ecde200 .param/l "BEQ" 0 8 15, C4<00000111>;
P_0x56248ecde240 .param/l "J" 0 8 14, C4<00000110>;
P_0x56248ecde280 .param/l "LOADI" 0 8 13, C4<00000101>;
P_0x56248ecde2c0 .param/l "MOV" 0 8 12, C4<00000100>;
P_0x56248ecde300 .param/l "OR" 0 8 11, C4<00000011>;
P_0x56248ecde340 .param/l "SUB" 0 8 9, C4<00000001>;
v0x56248ed014d0_0 .net "OP", 7 0, L_0x56248ed17260;  alias, 1 drivers
v0x56248ed015d0_0 .net "RESET", 0 0, v0x56248ed04e00_0;  alias, 1 drivers
v0x56248ed01690_0 .var "aluOP", 2 0;
v0x56248ed01760_0 .var "immeMUXSEL", 0 0;
v0x56248ed01830_0 .var "jump", 0 0;
v0x56248ed01920_0 .var "regWRITEEN", 0 0;
v0x56248ed019c0_0 .var "twoscompMUXSEL", 0 0;
E_0x56248ed013f0 .event edge, v0x56248ed015d0_0;
E_0x56248ed01470 .event edge, v0x56248ed014d0_0;
S_0x56248ed01b50 .scope module, "myreg" "reg_file" 3 35, 9 6 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x56248ecdb1b0/d .functor BUFZ 8, L_0x56248ed05e00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56248ecdb1b0 .delay 8 (2,2,2) L_0x56248ecdb1b0/d;
L_0x56248ecdc5d0/d .functor BUFZ 8, L_0x56248ed06200, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56248ecdc5d0 .delay 8 (2,2,2) L_0x56248ecdc5d0/d;
v0x56248ed01ef0_0 .net "CLK", 0 0, v0x56248ed04aa0_0;  alias, 1 drivers
v0x56248ed01fd0_0 .net "IN", 7 0, v0x56248ed00c00_0;  alias, 1 drivers
v0x56248ed020c0_0 .net "INADDRESS", 2 0, L_0x56248ed06480;  1 drivers
v0x56248ed02190_0 .net "OUT1", 7 0, L_0x56248ecdb1b0;  alias, 1 drivers
v0x56248ed02270_0 .net "OUT1ADDRESS", 2 0, L_0x56248ed06520;  1 drivers
v0x56248ed023a0_0 .net "OUT2", 7 0, L_0x56248ecdc5d0;  alias, 1 drivers
v0x56248ed02460_0 .net "OUT2ADDRESS", 2 0, L_0x56248ed06610;  1 drivers
v0x56248ed02520 .array "REGISTERS", 0 7, 7 0;
v0x56248ed025e0_0 .net "RESET", 0 0, v0x56248ed04e00_0;  alias, 1 drivers
v0x56248ed026b0_0 .net "WRITE", 0 0, v0x56248ed01920_0;  alias, 1 drivers
v0x56248ed02780_0 .net *"_s0", 7 0, L_0x56248ed05e00;  1 drivers
v0x56248ed02820_0 .net *"_s10", 4 0, L_0x56248ed062a0;  1 drivers
L_0x7fb8ad4d8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56248ed02900_0 .net *"_s13", 1 0, L_0x7fb8ad4d8060;  1 drivers
v0x56248ed029e0_0 .net *"_s2", 4 0, L_0x56248ed05ec0;  1 drivers
L_0x7fb8ad4d8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56248ed02ac0_0 .net *"_s5", 1 0, L_0x7fb8ad4d8018;  1 drivers
v0x56248ed02ba0_0 .net *"_s8", 7 0, L_0x56248ed06200;  1 drivers
v0x56248ed02c80_0 .var/i "i", 31 0;
E_0x56248ed013b0 .event edge, v0x56248ed015d0_0, v0x56248ed02c80_0;
E_0x56248ed01e90 .event posedge, v0x56248ed01ef0_0;
L_0x56248ed05e00 .array/port v0x56248ed02520, L_0x56248ed05ec0;
L_0x56248ed05ec0 .concat [ 3 2 0 0], L_0x56248ed06520, L_0x7fb8ad4d8018;
L_0x56248ed06200 .array/port v0x56248ed02520, L_0x56248ed062a0;
L_0x56248ed062a0 .concat [ 3 2 0 0], L_0x56248ed06610, L_0x7fb8ad4d8060;
S_0x56248ed02e80 .scope module, "twos" "twosComp" 3 36, 10 1 0, S_0x56248ecd6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x56248ed030e0_0 .net "INPUT", 7 0, L_0x56248ecdc5d0;  alias, 1 drivers
v0x56248ed031c0_0 .var "RESULT", 7 0;
E_0x56248ed03060 .event edge, v0x56248ecffe00_0;
    .scope S_0x56248ed00e60;
T_0 ;
    %wait E_0x56248ed01470;
    %load/vec4 v0x56248ed014d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed019c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01920_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56248ed01690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56248ed00e60;
T_1 ;
    %wait E_0x56248ed013f0;
    %load/vec4 v0x56248ed015d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed01830_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56248ed01b50;
T_2 ;
    %wait E_0x56248ed01e90;
    %load/vec4 v0x56248ed026b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %load/vec4 v0x56248ed01fd0_0;
    %load/vec4 v0x56248ed020c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x56248ed02520, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56248ed01b50;
T_3 ;
    %wait E_0x56248ed013b0;
    %load/vec4 v0x56248ed025e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56248ed02c80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x56248ed02c80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56248ed02c80_0;
    %store/vec4a v0x56248ed02520, 4, 0;
    %load/vec4 v0x56248ed02c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56248ed02c80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56248ed02e80;
T_4 ;
    %wait E_0x56248ed03060;
    %load/vec4 v0x56248ed030e0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x56248ed031c0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56248ecffbf0;
T_5 ;
    %wait E_0x56248ecc0350;
    %load/vec4 v0x56248ed000e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x56248ecffe00_0;
    %store/vec4 v0x56248ecfffe0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56248ecfff00_0;
    %store/vec4 v0x56248ecfffe0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56248ecff080;
T_6 ;
    %wait E_0x56248ecbffa0;
    %load/vec4 v0x56248ecff470_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x56248ecdc900_0;
    %store/vec4 v0x56248ecff3b0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56248ecff2d0_0;
    %store/vec4 v0x56248ecff3b0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56248ecff5b0;
T_7 ;
    %wait E_0x56248ecc00e0;
    %load/vec4 v0x56248ecffa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x56248ecff7d0_0;
    %store/vec4 v0x56248ecff9b0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56248ecff8e0_0;
    %store/vec4 v0x56248ecff9b0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56248ed00850;
T_8 ;
    %wait E_0x56248ece28b0;
    %load/vec4 v0x56248ed00cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56248ed00c00_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x56248ed00b40_0;
    %store/vec4 v0x56248ed00c00_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v0x56248ed00a40_0;
    %load/vec4 v0x56248ed00b40_0;
    %add;
    %store/vec4 v0x56248ed00c00_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v0x56248ed00a40_0;
    %load/vec4 v0x56248ed00b40_0;
    %and;
    %store/vec4 v0x56248ed00c00_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v0x56248ed00a40_0;
    %load/vec4 v0x56248ed00b40_0;
    %or;
    %store/vec4 v0x56248ed00c00_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56248ed00230;
T_9 ;
    %wait E_0x56248ece20c0;
    %delay 2, 0;
    %load/vec4 v0x56248ed00500_0;
    %load/vec4 v0x56248ed00600_0;
    %add;
    %store/vec4 v0x56248ed006e0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56248ecd69c0;
T_10 ;
    %wait E_0x56248ecac7d0;
    %delay 2, 0;
    %load/vec4 v0x56248ecd7160_0;
    %load/vec4 v0x56248ecd7610_0;
    %add;
    %store/vec4 v0x56248ecdc860_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56248ecd6740;
T_11 ;
    %wait E_0x56248ed01e90;
    %load/vec4 v0x56248ed03d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x56248ed038e0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %delay 1, 0;
    %load/vec4 v0x56248ed03b10_0;
    %store/vec4 v0x56248ed038e0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56248ecd6740;
T_12 ;
    %wait E_0x56248ed013f0;
    %load/vec4 v0x56248ed03d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x56248ed038e0_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56248ecdb6b0;
T_13 ;
    %vpi_call 2 22 "$monitor", $time, " REG0: %b  REG1: %b  REG2: %b  REG3: %b  REG4: %b  REG5: %b  REG6: %b  REG7: %b ", &A<v0x56248ed02520, 0>, &A<v0x56248ed02520, 1>, &A<v0x56248ed02520, 2>, &A<v0x56248ed02520, 3>, &A<v0x56248ed02520, 4>, &A<v0x56248ed02520, 5>, &A<v0x56248ed02520, 6>, &A<v0x56248ed02520, 7> {0 0 0};
    %vpi_call 2 27 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56248ecdb6b0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x56248ecdb6b0;
T_14 ;
    %pushi/vec4 83886090, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 67174400, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 84017157, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 16974082, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 50528514, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 33751298, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 65794, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 117309440, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56248ed04c70, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed04aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed04e00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed04e00_0, 0, 1;
    %delay 37, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56248ed04e00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56248ed04e00_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x56248ecdb6b0;
T_15 ;
    %delay 7, 0;
    %load/vec4 v0x56248ed04aa0_0;
    %inv;
    %store/vec4 v0x56248ed04aa0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cpu.v";
    "./adder.v";
    "./mux2to1_8bit.v";
    "./mux2to1_32bit.v";
    "./alu.v";
    "./control_unit.v";
    "./reg_file.v";
    "./twosComp.v";
