$date
	Sat Oct 22 20:15:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#346168
b1011 !
1"
#346170
b1011 &
b1011 %
1$
#346171
0"
#346174
b100010 &
b100010 %
#346178
b10001 &
b10001 %
#346182
b110100 &
b110100 %
#346186
b11010 &
b11010 %
#346190
b1101 &
b1101 %
#346194
b101000 &
b101000 %
#346198
b10100 &
b10100 %
#346202
b1010 &
b1010 %
#346206
b101 &
b101 %
#346210
b10000 &
b10000 %
#346214
b1000 &
b1000 %
#346218
b100 &
b100 %
#346222
b10 &
b10 %
#346226
b1 &
b1 %
1#
#346230
b0 &
0#
b0 %
0$
#1373310
b1011 &
b1011 %
1$
1"
#1373311
0"
#1373314
b100010 &
b100010 %
#1373318
b10001 &
b10001 %
#1373322
b110100 &
b110100 %
#1373326
b11010 &
b11010 %
#1373330
b1101 &
b1101 %
#1373334
b101000 &
b101000 %
#1373338
b10100 &
b10100 %
#1373342
b1010 &
b1010 %
#1373346
b101 &
b101 %
#1373350
b10000 &
b10000 %
#1373354
b1000 &
b1000 %
#1373358
b100 &
b100 %
#1373362
b10 &
b10 %
#1373366
b1 &
1#
b1 %
#1373370
b0 &
b0 %
0#
0$
#2284274
b1100 &
b1100 %
1$
b1100 !
1"
#2284275
0"
#2284278
b110 &
b110 %
#2284282
b11 &
b11 %
#2284286
b1010 &
b1010 %
#2284290
b101 &
b101 %
#2284294
b10000 &
b10000 %
#2284298
b1000 &
b1000 %
#2284302
b100 &
b100 %
#2284306
b10 &
b10 %
#2284310
b1 &
1#
b1 %
#2284314
b0 &
b0 %
0#
0$
#4500012
