// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_76 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_284_p2;
reg   [0:0] icmp_ln86_reg_1266;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1266_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1266_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1266_pp0_iter3_reg;
wire   [0:0] icmp_ln86_676_fu_290_p2;
reg   [0:0] icmp_ln86_676_reg_1277;
wire   [0:0] icmp_ln86_677_fu_296_p2;
reg   [0:0] icmp_ln86_677_reg_1282;
reg   [0:0] icmp_ln86_677_reg_1282_pp0_iter1_reg;
reg   [0:0] icmp_ln86_677_reg_1282_pp0_iter2_reg;
wire   [0:0] icmp_ln86_678_fu_302_p2;
reg   [0:0] icmp_ln86_678_reg_1288;
wire   [0:0] icmp_ln86_679_fu_308_p2;
reg   [0:0] icmp_ln86_679_reg_1294;
reg   [0:0] icmp_ln86_679_reg_1294_pp0_iter1_reg;
wire   [0:0] icmp_ln86_680_fu_314_p2;
reg   [0:0] icmp_ln86_680_reg_1300;
reg   [0:0] icmp_ln86_680_reg_1300_pp0_iter1_reg;
reg   [0:0] icmp_ln86_680_reg_1300_pp0_iter2_reg;
reg   [0:0] icmp_ln86_680_reg_1300_pp0_iter3_reg;
wire   [0:0] icmp_ln86_681_fu_320_p2;
reg   [0:0] icmp_ln86_681_reg_1306;
reg   [0:0] icmp_ln86_681_reg_1306_pp0_iter1_reg;
reg   [0:0] icmp_ln86_681_reg_1306_pp0_iter2_reg;
reg   [0:0] icmp_ln86_681_reg_1306_pp0_iter3_reg;
wire   [0:0] icmp_ln86_682_fu_326_p2;
reg   [0:0] icmp_ln86_682_reg_1312;
wire   [0:0] icmp_ln86_683_fu_332_p2;
reg   [0:0] icmp_ln86_683_reg_1318;
reg   [0:0] icmp_ln86_683_reg_1318_pp0_iter1_reg;
wire   [0:0] icmp_ln86_684_fu_338_p2;
reg   [0:0] icmp_ln86_684_reg_1324;
reg   [0:0] icmp_ln86_684_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_684_reg_1324_pp0_iter2_reg;
wire   [0:0] icmp_ln86_685_fu_344_p2;
reg   [0:0] icmp_ln86_685_reg_1330;
reg   [0:0] icmp_ln86_685_reg_1330_pp0_iter1_reg;
reg   [0:0] icmp_ln86_685_reg_1330_pp0_iter2_reg;
reg   [0:0] icmp_ln86_685_reg_1330_pp0_iter3_reg;
wire   [0:0] icmp_ln86_686_fu_350_p2;
reg   [0:0] icmp_ln86_686_reg_1336;
reg   [0:0] icmp_ln86_686_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_686_reg_1336_pp0_iter2_reg;
reg   [0:0] icmp_ln86_686_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln86_687_fu_356_p2;
reg   [0:0] icmp_ln86_687_reg_1342;
reg   [0:0] icmp_ln86_687_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_687_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_687_reg_1342_pp0_iter3_reg;
reg   [0:0] icmp_ln86_687_reg_1342_pp0_iter4_reg;
wire   [0:0] icmp_ln86_688_fu_362_p2;
reg   [0:0] icmp_ln86_688_reg_1348;
reg   [0:0] icmp_ln86_688_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_688_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_688_reg_1348_pp0_iter3_reg;
reg   [0:0] icmp_ln86_688_reg_1348_pp0_iter4_reg;
reg   [0:0] icmp_ln86_688_reg_1348_pp0_iter5_reg;
wire   [0:0] icmp_ln86_689_fu_368_p2;
reg   [0:0] icmp_ln86_689_reg_1354;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter3_reg;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter4_reg;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter5_reg;
reg   [0:0] icmp_ln86_689_reg_1354_pp0_iter6_reg;
wire   [0:0] icmp_ln86_690_fu_374_p2;
reg   [0:0] icmp_ln86_690_reg_1360;
reg   [0:0] icmp_ln86_690_reg_1360_pp0_iter1_reg;
wire   [0:0] icmp_ln86_691_fu_380_p2;
reg   [0:0] icmp_ln86_691_reg_1365;
wire   [0:0] icmp_ln86_692_fu_386_p2;
reg   [0:0] icmp_ln86_692_reg_1370;
reg   [0:0] icmp_ln86_692_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_693_fu_392_p2;
reg   [0:0] icmp_ln86_693_reg_1375;
reg   [0:0] icmp_ln86_693_reg_1375_pp0_iter1_reg;
wire   [0:0] icmp_ln86_694_fu_398_p2;
reg   [0:0] icmp_ln86_694_reg_1380;
reg   [0:0] icmp_ln86_694_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_694_reg_1380_pp0_iter2_reg;
wire   [0:0] icmp_ln86_695_fu_404_p2;
reg   [0:0] icmp_ln86_695_reg_1386;
reg   [0:0] icmp_ln86_695_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_695_reg_1386_pp0_iter2_reg;
wire   [0:0] icmp_ln86_696_fu_410_p2;
reg   [0:0] icmp_ln86_696_reg_1391;
reg   [0:0] icmp_ln86_696_reg_1391_pp0_iter1_reg;
reg   [0:0] icmp_ln86_696_reg_1391_pp0_iter2_reg;
reg   [0:0] icmp_ln86_696_reg_1391_pp0_iter3_reg;
wire   [0:0] icmp_ln86_697_fu_416_p2;
reg   [0:0] icmp_ln86_697_reg_1396;
reg   [0:0] icmp_ln86_697_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_697_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_697_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_698_fu_422_p2;
reg   [0:0] icmp_ln86_698_reg_1401;
reg   [0:0] icmp_ln86_698_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_698_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_698_reg_1401_pp0_iter3_reg;
wire   [0:0] icmp_ln86_699_fu_428_p2;
reg   [0:0] icmp_ln86_699_reg_1406;
reg   [0:0] icmp_ln86_699_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_699_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_699_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln86_699_reg_1406_pp0_iter4_reg;
wire   [0:0] icmp_ln86_700_fu_434_p2;
reg   [0:0] icmp_ln86_700_reg_1411;
reg   [0:0] icmp_ln86_700_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_700_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_700_reg_1411_pp0_iter3_reg;
reg   [0:0] icmp_ln86_700_reg_1411_pp0_iter4_reg;
wire   [0:0] icmp_ln86_701_fu_440_p2;
reg   [0:0] icmp_ln86_701_reg_1416;
reg   [0:0] icmp_ln86_701_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_701_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_701_reg_1416_pp0_iter3_reg;
reg   [0:0] icmp_ln86_701_reg_1416_pp0_iter4_reg;
wire   [0:0] icmp_ln86_702_fu_446_p2;
reg   [0:0] icmp_ln86_702_reg_1421;
reg   [0:0] icmp_ln86_702_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_702_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_702_reg_1421_pp0_iter3_reg;
reg   [0:0] icmp_ln86_702_reg_1421_pp0_iter4_reg;
reg   [0:0] icmp_ln86_702_reg_1421_pp0_iter5_reg;
wire   [0:0] icmp_ln86_703_fu_452_p2;
reg   [0:0] icmp_ln86_703_reg_1426;
reg   [0:0] icmp_ln86_703_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_703_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_703_reg_1426_pp0_iter3_reg;
reg   [0:0] icmp_ln86_703_reg_1426_pp0_iter4_reg;
reg   [0:0] icmp_ln86_703_reg_1426_pp0_iter5_reg;
wire   [0:0] icmp_ln86_704_fu_458_p2;
reg   [0:0] icmp_ln86_704_reg_1431;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter3_reg;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter4_reg;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter5_reg;
reg   [0:0] icmp_ln86_704_reg_1431_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_464_p2;
reg   [0:0] and_ln102_reg_1436;
reg   [0:0] and_ln102_reg_1436_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1436_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_475_p2;
reg   [0:0] and_ln104_reg_1446;
wire   [0:0] and_ln102_837_fu_480_p2;
reg   [0:0] and_ln102_837_reg_1452;
wire   [0:0] and_ln104_126_fu_489_p2;
reg   [0:0] and_ln104_126_reg_1459;
wire   [0:0] and_ln102_841_fu_494_p2;
reg   [0:0] and_ln102_841_reg_1464;
wire   [0:0] and_ln102_842_fu_504_p2;
reg   [0:0] and_ln102_842_reg_1470;
wire   [0:0] or_ln117_fu_520_p2;
reg   [0:0] or_ln117_reg_1476;
wire   [0:0] xor_ln104_fu_526_p2;
reg   [0:0] xor_ln104_reg_1481;
wire   [0:0] and_ln102_838_fu_531_p2;
reg   [0:0] and_ln102_838_reg_1487;
wire   [0:0] and_ln104_127_fu_540_p2;
reg   [0:0] and_ln104_127_reg_1493;
reg   [0:0] and_ln104_127_reg_1493_pp0_iter3_reg;
wire   [0:0] and_ln102_843_fu_550_p2;
reg   [0:0] and_ln102_843_reg_1499;
wire   [3:0] select_ln117_665_fu_651_p3;
reg   [3:0] select_ln117_665_reg_1504;
wire   [0:0] or_ln117_606_fu_658_p2;
reg   [0:0] or_ln117_606_reg_1509;
wire   [0:0] and_ln102_836_fu_663_p2;
reg   [0:0] and_ln102_836_reg_1515;
wire   [0:0] and_ln104_125_fu_672_p2;
reg   [0:0] and_ln104_125_reg_1521;
wire   [0:0] and_ln102_839_fu_677_p2;
reg   [0:0] and_ln102_839_reg_1527;
wire   [0:0] and_ln102_845_fu_691_p2;
reg   [0:0] and_ln102_845_reg_1533;
wire   [0:0] or_ln117_610_fu_765_p2;
reg   [0:0] or_ln117_610_reg_1539;
wire   [3:0] select_ln117_671_fu_779_p3;
reg   [3:0] select_ln117_671_reg_1544;
wire   [0:0] and_ln104_128_fu_792_p2;
reg   [0:0] and_ln104_128_reg_1549;
wire   [0:0] and_ln102_840_fu_797_p2;
reg   [0:0] and_ln102_840_reg_1554;
reg   [0:0] and_ln102_840_reg_1554_pp0_iter5_reg;
wire   [0:0] and_ln104_129_fu_806_p2;
reg   [0:0] and_ln104_129_reg_1561;
reg   [0:0] and_ln104_129_reg_1561_pp0_iter5_reg;
reg   [0:0] and_ln104_129_reg_1561_pp0_iter6_reg;
wire   [0:0] and_ln102_846_fu_821_p2;
reg   [0:0] and_ln102_846_reg_1567;
wire   [0:0] or_ln117_615_fu_904_p2;
reg   [0:0] or_ln117_615_reg_1572;
wire   [4:0] select_ln117_677_fu_916_p3;
reg   [4:0] select_ln117_677_reg_1577;
wire   [0:0] or_ln117_617_fu_924_p2;
reg   [0:0] or_ln117_617_reg_1582;
wire   [0:0] or_ln117_619_fu_930_p2;
reg   [0:0] or_ln117_619_reg_1588;
reg   [0:0] or_ln117_619_reg_1588_pp0_iter5_reg;
wire   [0:0] or_ln117_621_fu_1006_p2;
reg   [0:0] or_ln117_621_reg_1596;
wire   [4:0] select_ln117_683_fu_1019_p3;
reg   [4:0] select_ln117_683_reg_1601;
wire   [0:0] or_ln117_625_fu_1081_p2;
reg   [0:0] or_ln117_625_reg_1606;
wire   [4:0] select_ln117_687_fu_1095_p3;
reg   [4:0] select_ln117_687_reg_1611;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_319_fu_470_p2;
wire   [0:0] xor_ln104_321_fu_484_p2;
wire   [0:0] xor_ln104_325_fu_499_p2;
wire   [0:0] and_ln102_850_fu_509_p2;
wire   [0:0] and_ln102_851_fu_514_p2;
wire   [0:0] xor_ln104_322_fu_535_p2;
wire   [0:0] xor_ln104_326_fu_545_p2;
wire   [0:0] and_ln102_853_fu_563_p2;
wire   [0:0] and_ln102_849_fu_555_p2;
wire   [0:0] xor_ln117_fu_573_p2;
wire   [1:0] zext_ln117_fu_579_p1;
wire   [1:0] select_ln117_fu_583_p3;
wire   [1:0] select_ln117_660_fu_590_p3;
wire   [0:0] and_ln102_852_fu_559_p2;
wire   [2:0] zext_ln117_70_fu_597_p1;
wire   [0:0] or_ln117_602_fu_601_p2;
wire   [2:0] select_ln117_661_fu_606_p3;
wire   [0:0] or_ln117_603_fu_613_p2;
wire   [0:0] and_ln102_854_fu_568_p2;
wire   [2:0] select_ln117_662_fu_617_p3;
wire   [0:0] or_ln117_604_fu_625_p2;
wire   [2:0] select_ln117_663_fu_631_p3;
wire   [2:0] select_ln117_664_fu_639_p3;
wire   [3:0] zext_ln117_71_fu_647_p1;
wire   [0:0] xor_ln104_320_fu_667_p2;
wire   [0:0] xor_ln104_327_fu_682_p2;
wire   [0:0] and_ln102_856_fu_700_p2;
wire   [0:0] and_ln102_844_fu_687_p2;
wire   [0:0] and_ln102_855_fu_696_p2;
wire   [0:0] or_ln117_605_fu_715_p2;
wire   [0:0] and_ln102_857_fu_705_p2;
wire   [3:0] select_ln117_666_fu_720_p3;
wire   [0:0] or_ln117_607_fu_727_p2;
wire   [3:0] select_ln117_667_fu_732_p3;
wire   [0:0] or_ln117_608_fu_739_p2;
wire   [0:0] and_ln102_858_fu_710_p2;
wire   [3:0] select_ln117_668_fu_743_p3;
wire   [0:0] or_ln117_609_fu_751_p2;
wire   [3:0] select_ln117_669_fu_757_p3;
wire   [3:0] select_ln117_670_fu_771_p3;
wire   [0:0] xor_ln104_323_fu_787_p2;
wire   [0:0] xor_ln104_324_fu_801_p2;
wire   [0:0] xor_ln104_328_fu_811_p2;
wire   [0:0] and_ln102_859_fu_826_p2;
wire   [0:0] xor_ln104_329_fu_816_p2;
wire   [0:0] and_ln102_862_fu_840_p2;
wire   [0:0] and_ln102_860_fu_831_p2;
wire   [0:0] or_ln117_611_fu_850_p2;
wire   [3:0] select_ln117_672_fu_855_p3;
wire   [0:0] and_ln102_861_fu_836_p2;
wire   [4:0] zext_ln117_72_fu_862_p1;
wire   [0:0] or_ln117_612_fu_866_p2;
wire   [4:0] select_ln117_673_fu_871_p3;
wire   [0:0] or_ln117_613_fu_878_p2;
wire   [0:0] and_ln102_863_fu_845_p2;
wire   [4:0] select_ln117_674_fu_882_p3;
wire   [0:0] or_ln117_614_fu_890_p2;
wire   [4:0] select_ln117_675_fu_896_p3;
wire   [4:0] select_ln117_676_fu_908_p3;
wire   [0:0] xor_ln104_330_fu_934_p2;
wire   [0:0] and_ln102_865_fu_947_p2;
wire   [0:0] and_ln102_847_fu_939_p2;
wire   [0:0] and_ln102_864_fu_943_p2;
wire   [0:0] or_ln117_616_fu_962_p2;
wire   [0:0] and_ln102_866_fu_952_p2;
wire   [4:0] select_ln117_678_fu_967_p3;
wire   [0:0] or_ln117_618_fu_974_p2;
wire   [4:0] select_ln117_679_fu_979_p3;
wire   [0:0] and_ln102_867_fu_957_p2;
wire   [4:0] select_ln117_680_fu_986_p3;
wire   [0:0] or_ln117_620_fu_994_p2;
wire   [4:0] select_ln117_681_fu_999_p3;
wire   [4:0] select_ln117_682_fu_1011_p3;
wire   [0:0] xor_ln104_331_fu_1027_p2;
wire   [0:0] and_ln102_868_fu_1036_p2;
wire   [0:0] and_ln102_848_fu_1032_p2;
wire   [0:0] and_ln102_869_fu_1041_p2;
wire   [0:0] or_ln117_622_fu_1051_p2;
wire   [0:0] or_ln117_623_fu_1056_p2;
wire   [0:0] and_ln102_870_fu_1046_p2;
wire   [4:0] select_ln117_684_fu_1060_p3;
wire   [0:0] or_ln117_624_fu_1067_p2;
wire   [4:0] select_ln117_685_fu_1073_p3;
wire   [4:0] select_ln117_686_fu_1087_p3;
wire   [0:0] xor_ln104_332_fu_1103_p2;
wire   [0:0] and_ln102_871_fu_1108_p2;
wire   [0:0] and_ln102_872_fu_1113_p2;
wire   [0:0] or_ln117_626_fu_1118_p2;
wire   [12:0] agg_result_fu_1130_p65;
wire   [4:0] agg_result_fu_1130_p66;
wire   [12:0] agg_result_fu_1130_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
wire   [4:0] agg_result_fu_1130_p1;
wire   [4:0] agg_result_fu_1130_p3;
wire   [4:0] agg_result_fu_1130_p5;
wire   [4:0] agg_result_fu_1130_p7;
wire   [4:0] agg_result_fu_1130_p9;
wire   [4:0] agg_result_fu_1130_p11;
wire   [4:0] agg_result_fu_1130_p13;
wire   [4:0] agg_result_fu_1130_p15;
wire   [4:0] agg_result_fu_1130_p17;
wire   [4:0] agg_result_fu_1130_p19;
wire   [4:0] agg_result_fu_1130_p21;
wire   [4:0] agg_result_fu_1130_p23;
wire   [4:0] agg_result_fu_1130_p25;
wire   [4:0] agg_result_fu_1130_p27;
wire   [4:0] agg_result_fu_1130_p29;
wire   [4:0] agg_result_fu_1130_p31;
wire  signed [4:0] agg_result_fu_1130_p33;
wire  signed [4:0] agg_result_fu_1130_p35;
wire  signed [4:0] agg_result_fu_1130_p37;
wire  signed [4:0] agg_result_fu_1130_p39;
wire  signed [4:0] agg_result_fu_1130_p41;
wire  signed [4:0] agg_result_fu_1130_p43;
wire  signed [4:0] agg_result_fu_1130_p45;
wire  signed [4:0] agg_result_fu_1130_p47;
wire  signed [4:0] agg_result_fu_1130_p49;
wire  signed [4:0] agg_result_fu_1130_p51;
wire  signed [4:0] agg_result_fu_1130_p53;
wire  signed [4:0] agg_result_fu_1130_p55;
wire  signed [4:0] agg_result_fu_1130_p57;
wire  signed [4:0] agg_result_fu_1130_p59;
wire  signed [4:0] agg_result_fu_1130_p61;
wire  signed [4:0] agg_result_fu_1130_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x0_U82(
    .din0(13'd7968),
    .din1(13'd72),
    .din2(13'd369),
    .din3(13'd903),
    .din4(13'd7732),
    .din5(13'd7613),
    .din6(13'd8148),
    .din7(13'd7704),
    .din8(13'd2311),
    .din9(13'd1766),
    .din10(13'd811),
    .din11(13'd7908),
    .din12(13'd859),
    .din13(13'd8006),
    .din14(13'd7959),
    .din15(13'd7666),
    .din16(13'd1099),
    .din17(13'd306),
    .din18(13'd8055),
    .din19(13'd7755),
    .din20(13'd6),
    .din21(13'd7613),
    .din22(13'd7594),
    .din23(13'd7717),
    .din24(13'd8114),
    .din25(13'd7759),
    .din26(13'd7688),
    .din27(13'd7591),
    .din28(13'd7632),
    .din29(13'd7567),
    .din30(13'd7556),
    .din31(13'd7567),
    .def(agg_result_fu_1130_p65),
    .sel(agg_result_fu_1130_p66),
    .dout(agg_result_fu_1130_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_836_reg_1515 <= and_ln102_836_fu_663_p2;
        and_ln102_837_reg_1452 <= and_ln102_837_fu_480_p2;
        and_ln102_838_reg_1487 <= and_ln102_838_fu_531_p2;
        and_ln102_839_reg_1527 <= and_ln102_839_fu_677_p2;
        and_ln102_840_reg_1554 <= and_ln102_840_fu_797_p2;
        and_ln102_840_reg_1554_pp0_iter5_reg <= and_ln102_840_reg_1554;
        and_ln102_841_reg_1464 <= and_ln102_841_fu_494_p2;
        and_ln102_842_reg_1470 <= and_ln102_842_fu_504_p2;
        and_ln102_843_reg_1499 <= and_ln102_843_fu_550_p2;
        and_ln102_845_reg_1533 <= and_ln102_845_fu_691_p2;
        and_ln102_846_reg_1567 <= and_ln102_846_fu_821_p2;
        and_ln102_reg_1436 <= and_ln102_fu_464_p2;
        and_ln102_reg_1436_pp0_iter1_reg <= and_ln102_reg_1436;
        and_ln102_reg_1436_pp0_iter2_reg <= and_ln102_reg_1436_pp0_iter1_reg;
        and_ln104_125_reg_1521 <= and_ln104_125_fu_672_p2;
        and_ln104_126_reg_1459 <= and_ln104_126_fu_489_p2;
        and_ln104_127_reg_1493 <= and_ln104_127_fu_540_p2;
        and_ln104_127_reg_1493_pp0_iter3_reg <= and_ln104_127_reg_1493;
        and_ln104_128_reg_1549 <= and_ln104_128_fu_792_p2;
        and_ln104_129_reg_1561 <= and_ln104_129_fu_806_p2;
        and_ln104_129_reg_1561_pp0_iter5_reg <= and_ln104_129_reg_1561;
        and_ln104_129_reg_1561_pp0_iter6_reg <= and_ln104_129_reg_1561_pp0_iter5_reg;
        and_ln104_reg_1446 <= and_ln104_fu_475_p2;
        icmp_ln86_676_reg_1277 <= icmp_ln86_676_fu_290_p2;
        icmp_ln86_677_reg_1282 <= icmp_ln86_677_fu_296_p2;
        icmp_ln86_677_reg_1282_pp0_iter1_reg <= icmp_ln86_677_reg_1282;
        icmp_ln86_677_reg_1282_pp0_iter2_reg <= icmp_ln86_677_reg_1282_pp0_iter1_reg;
        icmp_ln86_678_reg_1288 <= icmp_ln86_678_fu_302_p2;
        icmp_ln86_679_reg_1294 <= icmp_ln86_679_fu_308_p2;
        icmp_ln86_679_reg_1294_pp0_iter1_reg <= icmp_ln86_679_reg_1294;
        icmp_ln86_680_reg_1300 <= icmp_ln86_680_fu_314_p2;
        icmp_ln86_680_reg_1300_pp0_iter1_reg <= icmp_ln86_680_reg_1300;
        icmp_ln86_680_reg_1300_pp0_iter2_reg <= icmp_ln86_680_reg_1300_pp0_iter1_reg;
        icmp_ln86_680_reg_1300_pp0_iter3_reg <= icmp_ln86_680_reg_1300_pp0_iter2_reg;
        icmp_ln86_681_reg_1306 <= icmp_ln86_681_fu_320_p2;
        icmp_ln86_681_reg_1306_pp0_iter1_reg <= icmp_ln86_681_reg_1306;
        icmp_ln86_681_reg_1306_pp0_iter2_reg <= icmp_ln86_681_reg_1306_pp0_iter1_reg;
        icmp_ln86_681_reg_1306_pp0_iter3_reg <= icmp_ln86_681_reg_1306_pp0_iter2_reg;
        icmp_ln86_682_reg_1312 <= icmp_ln86_682_fu_326_p2;
        icmp_ln86_683_reg_1318 <= icmp_ln86_683_fu_332_p2;
        icmp_ln86_683_reg_1318_pp0_iter1_reg <= icmp_ln86_683_reg_1318;
        icmp_ln86_684_reg_1324 <= icmp_ln86_684_fu_338_p2;
        icmp_ln86_684_reg_1324_pp0_iter1_reg <= icmp_ln86_684_reg_1324;
        icmp_ln86_684_reg_1324_pp0_iter2_reg <= icmp_ln86_684_reg_1324_pp0_iter1_reg;
        icmp_ln86_685_reg_1330 <= icmp_ln86_685_fu_344_p2;
        icmp_ln86_685_reg_1330_pp0_iter1_reg <= icmp_ln86_685_reg_1330;
        icmp_ln86_685_reg_1330_pp0_iter2_reg <= icmp_ln86_685_reg_1330_pp0_iter1_reg;
        icmp_ln86_685_reg_1330_pp0_iter3_reg <= icmp_ln86_685_reg_1330_pp0_iter2_reg;
        icmp_ln86_686_reg_1336 <= icmp_ln86_686_fu_350_p2;
        icmp_ln86_686_reg_1336_pp0_iter1_reg <= icmp_ln86_686_reg_1336;
        icmp_ln86_686_reg_1336_pp0_iter2_reg <= icmp_ln86_686_reg_1336_pp0_iter1_reg;
        icmp_ln86_686_reg_1336_pp0_iter3_reg <= icmp_ln86_686_reg_1336_pp0_iter2_reg;
        icmp_ln86_687_reg_1342 <= icmp_ln86_687_fu_356_p2;
        icmp_ln86_687_reg_1342_pp0_iter1_reg <= icmp_ln86_687_reg_1342;
        icmp_ln86_687_reg_1342_pp0_iter2_reg <= icmp_ln86_687_reg_1342_pp0_iter1_reg;
        icmp_ln86_687_reg_1342_pp0_iter3_reg <= icmp_ln86_687_reg_1342_pp0_iter2_reg;
        icmp_ln86_687_reg_1342_pp0_iter4_reg <= icmp_ln86_687_reg_1342_pp0_iter3_reg;
        icmp_ln86_688_reg_1348 <= icmp_ln86_688_fu_362_p2;
        icmp_ln86_688_reg_1348_pp0_iter1_reg <= icmp_ln86_688_reg_1348;
        icmp_ln86_688_reg_1348_pp0_iter2_reg <= icmp_ln86_688_reg_1348_pp0_iter1_reg;
        icmp_ln86_688_reg_1348_pp0_iter3_reg <= icmp_ln86_688_reg_1348_pp0_iter2_reg;
        icmp_ln86_688_reg_1348_pp0_iter4_reg <= icmp_ln86_688_reg_1348_pp0_iter3_reg;
        icmp_ln86_688_reg_1348_pp0_iter5_reg <= icmp_ln86_688_reg_1348_pp0_iter4_reg;
        icmp_ln86_689_reg_1354 <= icmp_ln86_689_fu_368_p2;
        icmp_ln86_689_reg_1354_pp0_iter1_reg <= icmp_ln86_689_reg_1354;
        icmp_ln86_689_reg_1354_pp0_iter2_reg <= icmp_ln86_689_reg_1354_pp0_iter1_reg;
        icmp_ln86_689_reg_1354_pp0_iter3_reg <= icmp_ln86_689_reg_1354_pp0_iter2_reg;
        icmp_ln86_689_reg_1354_pp0_iter4_reg <= icmp_ln86_689_reg_1354_pp0_iter3_reg;
        icmp_ln86_689_reg_1354_pp0_iter5_reg <= icmp_ln86_689_reg_1354_pp0_iter4_reg;
        icmp_ln86_689_reg_1354_pp0_iter6_reg <= icmp_ln86_689_reg_1354_pp0_iter5_reg;
        icmp_ln86_690_reg_1360 <= icmp_ln86_690_fu_374_p2;
        icmp_ln86_690_reg_1360_pp0_iter1_reg <= icmp_ln86_690_reg_1360;
        icmp_ln86_691_reg_1365 <= icmp_ln86_691_fu_380_p2;
        icmp_ln86_692_reg_1370 <= icmp_ln86_692_fu_386_p2;
        icmp_ln86_692_reg_1370_pp0_iter1_reg <= icmp_ln86_692_reg_1370;
        icmp_ln86_693_reg_1375 <= icmp_ln86_693_fu_392_p2;
        icmp_ln86_693_reg_1375_pp0_iter1_reg <= icmp_ln86_693_reg_1375;
        icmp_ln86_694_reg_1380 <= icmp_ln86_694_fu_398_p2;
        icmp_ln86_694_reg_1380_pp0_iter1_reg <= icmp_ln86_694_reg_1380;
        icmp_ln86_694_reg_1380_pp0_iter2_reg <= icmp_ln86_694_reg_1380_pp0_iter1_reg;
        icmp_ln86_695_reg_1386 <= icmp_ln86_695_fu_404_p2;
        icmp_ln86_695_reg_1386_pp0_iter1_reg <= icmp_ln86_695_reg_1386;
        icmp_ln86_695_reg_1386_pp0_iter2_reg <= icmp_ln86_695_reg_1386_pp0_iter1_reg;
        icmp_ln86_696_reg_1391 <= icmp_ln86_696_fu_410_p2;
        icmp_ln86_696_reg_1391_pp0_iter1_reg <= icmp_ln86_696_reg_1391;
        icmp_ln86_696_reg_1391_pp0_iter2_reg <= icmp_ln86_696_reg_1391_pp0_iter1_reg;
        icmp_ln86_696_reg_1391_pp0_iter3_reg <= icmp_ln86_696_reg_1391_pp0_iter2_reg;
        icmp_ln86_697_reg_1396 <= icmp_ln86_697_fu_416_p2;
        icmp_ln86_697_reg_1396_pp0_iter1_reg <= icmp_ln86_697_reg_1396;
        icmp_ln86_697_reg_1396_pp0_iter2_reg <= icmp_ln86_697_reg_1396_pp0_iter1_reg;
        icmp_ln86_697_reg_1396_pp0_iter3_reg <= icmp_ln86_697_reg_1396_pp0_iter2_reg;
        icmp_ln86_698_reg_1401 <= icmp_ln86_698_fu_422_p2;
        icmp_ln86_698_reg_1401_pp0_iter1_reg <= icmp_ln86_698_reg_1401;
        icmp_ln86_698_reg_1401_pp0_iter2_reg <= icmp_ln86_698_reg_1401_pp0_iter1_reg;
        icmp_ln86_698_reg_1401_pp0_iter3_reg <= icmp_ln86_698_reg_1401_pp0_iter2_reg;
        icmp_ln86_699_reg_1406 <= icmp_ln86_699_fu_428_p2;
        icmp_ln86_699_reg_1406_pp0_iter1_reg <= icmp_ln86_699_reg_1406;
        icmp_ln86_699_reg_1406_pp0_iter2_reg <= icmp_ln86_699_reg_1406_pp0_iter1_reg;
        icmp_ln86_699_reg_1406_pp0_iter3_reg <= icmp_ln86_699_reg_1406_pp0_iter2_reg;
        icmp_ln86_699_reg_1406_pp0_iter4_reg <= icmp_ln86_699_reg_1406_pp0_iter3_reg;
        icmp_ln86_700_reg_1411 <= icmp_ln86_700_fu_434_p2;
        icmp_ln86_700_reg_1411_pp0_iter1_reg <= icmp_ln86_700_reg_1411;
        icmp_ln86_700_reg_1411_pp0_iter2_reg <= icmp_ln86_700_reg_1411_pp0_iter1_reg;
        icmp_ln86_700_reg_1411_pp0_iter3_reg <= icmp_ln86_700_reg_1411_pp0_iter2_reg;
        icmp_ln86_700_reg_1411_pp0_iter4_reg <= icmp_ln86_700_reg_1411_pp0_iter3_reg;
        icmp_ln86_701_reg_1416 <= icmp_ln86_701_fu_440_p2;
        icmp_ln86_701_reg_1416_pp0_iter1_reg <= icmp_ln86_701_reg_1416;
        icmp_ln86_701_reg_1416_pp0_iter2_reg <= icmp_ln86_701_reg_1416_pp0_iter1_reg;
        icmp_ln86_701_reg_1416_pp0_iter3_reg <= icmp_ln86_701_reg_1416_pp0_iter2_reg;
        icmp_ln86_701_reg_1416_pp0_iter4_reg <= icmp_ln86_701_reg_1416_pp0_iter3_reg;
        icmp_ln86_702_reg_1421 <= icmp_ln86_702_fu_446_p2;
        icmp_ln86_702_reg_1421_pp0_iter1_reg <= icmp_ln86_702_reg_1421;
        icmp_ln86_702_reg_1421_pp0_iter2_reg <= icmp_ln86_702_reg_1421_pp0_iter1_reg;
        icmp_ln86_702_reg_1421_pp0_iter3_reg <= icmp_ln86_702_reg_1421_pp0_iter2_reg;
        icmp_ln86_702_reg_1421_pp0_iter4_reg <= icmp_ln86_702_reg_1421_pp0_iter3_reg;
        icmp_ln86_702_reg_1421_pp0_iter5_reg <= icmp_ln86_702_reg_1421_pp0_iter4_reg;
        icmp_ln86_703_reg_1426 <= icmp_ln86_703_fu_452_p2;
        icmp_ln86_703_reg_1426_pp0_iter1_reg <= icmp_ln86_703_reg_1426;
        icmp_ln86_703_reg_1426_pp0_iter2_reg <= icmp_ln86_703_reg_1426_pp0_iter1_reg;
        icmp_ln86_703_reg_1426_pp0_iter3_reg <= icmp_ln86_703_reg_1426_pp0_iter2_reg;
        icmp_ln86_703_reg_1426_pp0_iter4_reg <= icmp_ln86_703_reg_1426_pp0_iter3_reg;
        icmp_ln86_703_reg_1426_pp0_iter5_reg <= icmp_ln86_703_reg_1426_pp0_iter4_reg;
        icmp_ln86_704_reg_1431 <= icmp_ln86_704_fu_458_p2;
        icmp_ln86_704_reg_1431_pp0_iter1_reg <= icmp_ln86_704_reg_1431;
        icmp_ln86_704_reg_1431_pp0_iter2_reg <= icmp_ln86_704_reg_1431_pp0_iter1_reg;
        icmp_ln86_704_reg_1431_pp0_iter3_reg <= icmp_ln86_704_reg_1431_pp0_iter2_reg;
        icmp_ln86_704_reg_1431_pp0_iter4_reg <= icmp_ln86_704_reg_1431_pp0_iter3_reg;
        icmp_ln86_704_reg_1431_pp0_iter5_reg <= icmp_ln86_704_reg_1431_pp0_iter4_reg;
        icmp_ln86_704_reg_1431_pp0_iter6_reg <= icmp_ln86_704_reg_1431_pp0_iter5_reg;
        icmp_ln86_reg_1266 <= icmp_ln86_fu_284_p2;
        icmp_ln86_reg_1266_pp0_iter1_reg <= icmp_ln86_reg_1266;
        icmp_ln86_reg_1266_pp0_iter2_reg <= icmp_ln86_reg_1266_pp0_iter1_reg;
        icmp_ln86_reg_1266_pp0_iter3_reg <= icmp_ln86_reg_1266_pp0_iter2_reg;
        or_ln117_606_reg_1509 <= or_ln117_606_fu_658_p2;
        or_ln117_610_reg_1539 <= or_ln117_610_fu_765_p2;
        or_ln117_615_reg_1572 <= or_ln117_615_fu_904_p2;
        or_ln117_617_reg_1582 <= or_ln117_617_fu_924_p2;
        or_ln117_619_reg_1588 <= or_ln117_619_fu_930_p2;
        or_ln117_619_reg_1588_pp0_iter5_reg <= or_ln117_619_reg_1588;
        or_ln117_621_reg_1596 <= or_ln117_621_fu_1006_p2;
        or_ln117_625_reg_1606 <= or_ln117_625_fu_1081_p2;
        or_ln117_reg_1476 <= or_ln117_fu_520_p2;
        select_ln117_665_reg_1504 <= select_ln117_665_fu_651_p3;
        select_ln117_671_reg_1544 <= select_ln117_671_fu_779_p3;
        select_ln117_677_reg_1577 <= select_ln117_677_fu_916_p3;
        select_ln117_683_reg_1601 <= select_ln117_683_fu_1019_p3;
        select_ln117_687_reg_1611 <= select_ln117_687_fu_1095_p3;
        xor_ln104_reg_1481 <= xor_ln104_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
    end
end

assign agg_result_fu_1130_p65 = 'bx;

assign agg_result_fu_1130_p66 = ((or_ln117_626_fu_1118_p2[0:0] == 1'b1) ? select_ln117_687_reg_1611 : 5'd31);

assign and_ln102_836_fu_663_p2 = (xor_ln104_reg_1481 & icmp_ln86_677_reg_1282_pp0_iter2_reg);

assign and_ln102_837_fu_480_p2 = (icmp_ln86_678_reg_1288 & and_ln102_reg_1436);

assign and_ln102_838_fu_531_p2 = (icmp_ln86_679_reg_1294_pp0_iter1_reg & and_ln104_reg_1446);

assign and_ln102_839_fu_677_p2 = (icmp_ln86_680_reg_1300_pp0_iter2_reg & and_ln102_836_fu_663_p2);

assign and_ln102_840_fu_797_p2 = (icmp_ln86_681_reg_1306_pp0_iter3_reg & and_ln104_125_reg_1521);

assign and_ln102_841_fu_494_p2 = (icmp_ln86_682_reg_1312 & and_ln102_837_fu_480_p2);

assign and_ln102_842_fu_504_p2 = (icmp_ln86_683_reg_1318 & and_ln104_126_fu_489_p2);

assign and_ln102_843_fu_550_p2 = (icmp_ln86_684_reg_1324_pp0_iter1_reg & and_ln102_838_fu_531_p2);

assign and_ln102_844_fu_687_p2 = (icmp_ln86_685_reg_1330_pp0_iter2_reg & and_ln104_127_reg_1493);

assign and_ln102_845_fu_691_p2 = (icmp_ln86_686_reg_1336_pp0_iter2_reg & and_ln102_839_fu_677_p2);

assign and_ln102_846_fu_821_p2 = (icmp_ln86_687_reg_1342_pp0_iter3_reg & and_ln104_128_fu_792_p2);

assign and_ln102_847_fu_939_p2 = (icmp_ln86_688_reg_1348_pp0_iter4_reg & and_ln102_840_reg_1554);

assign and_ln102_848_fu_1032_p2 = (icmp_ln86_689_reg_1354_pp0_iter5_reg & and_ln104_129_reg_1561_pp0_iter5_reg);

assign and_ln102_849_fu_555_p2 = (icmp_ln86_690_reg_1360_pp0_iter1_reg & and_ln102_841_reg_1464);

assign and_ln102_850_fu_509_p2 = (xor_ln104_325_fu_499_p2 & icmp_ln86_691_reg_1365);

assign and_ln102_851_fu_514_p2 = (and_ln102_850_fu_509_p2 & and_ln102_837_fu_480_p2);

assign and_ln102_852_fu_559_p2 = (icmp_ln86_692_reg_1370_pp0_iter1_reg & and_ln102_842_reg_1470);

assign and_ln102_853_fu_563_p2 = (xor_ln104_326_fu_545_p2 & icmp_ln86_693_reg_1375_pp0_iter1_reg);

assign and_ln102_854_fu_568_p2 = (and_ln104_126_reg_1459 & and_ln102_853_fu_563_p2);

assign and_ln102_855_fu_696_p2 = (icmp_ln86_694_reg_1380_pp0_iter2_reg & and_ln102_843_reg_1499);

assign and_ln102_856_fu_700_p2 = (xor_ln104_327_fu_682_p2 & icmp_ln86_695_reg_1386_pp0_iter2_reg);

assign and_ln102_857_fu_705_p2 = (and_ln102_856_fu_700_p2 & and_ln102_838_reg_1487);

assign and_ln102_858_fu_710_p2 = (icmp_ln86_694_reg_1380_pp0_iter2_reg & and_ln102_844_fu_687_p2);

assign and_ln102_859_fu_826_p2 = (xor_ln104_328_fu_811_p2 & icmp_ln86_696_reg_1391_pp0_iter3_reg);

assign and_ln102_860_fu_831_p2 = (and_ln104_127_reg_1493_pp0_iter3_reg & and_ln102_859_fu_826_p2);

assign and_ln102_861_fu_836_p2 = (icmp_ln86_697_reg_1396_pp0_iter3_reg & and_ln102_845_reg_1533);

assign and_ln102_862_fu_840_p2 = (xor_ln104_329_fu_816_p2 & icmp_ln86_698_reg_1401_pp0_iter3_reg);

assign and_ln102_863_fu_845_p2 = (and_ln102_862_fu_840_p2 & and_ln102_839_reg_1527);

assign and_ln102_864_fu_943_p2 = (icmp_ln86_699_reg_1406_pp0_iter4_reg & and_ln102_846_reg_1567);

assign and_ln102_865_fu_947_p2 = (xor_ln104_330_fu_934_p2 & icmp_ln86_700_reg_1411_pp0_iter4_reg);

assign and_ln102_866_fu_952_p2 = (and_ln104_128_reg_1549 & and_ln102_865_fu_947_p2);

assign and_ln102_867_fu_957_p2 = (icmp_ln86_701_reg_1416_pp0_iter4_reg & and_ln102_847_fu_939_p2);

assign and_ln102_868_fu_1036_p2 = (xor_ln104_331_fu_1027_p2 & icmp_ln86_702_reg_1421_pp0_iter5_reg);

assign and_ln102_869_fu_1041_p2 = (and_ln102_868_fu_1036_p2 & and_ln102_840_reg_1554_pp0_iter5_reg);

assign and_ln102_870_fu_1046_p2 = (icmp_ln86_703_reg_1426_pp0_iter5_reg & and_ln102_848_fu_1032_p2);

assign and_ln102_871_fu_1108_p2 = (xor_ln104_332_fu_1103_p2 & icmp_ln86_704_reg_1431_pp0_iter6_reg);

assign and_ln102_872_fu_1113_p2 = (and_ln104_129_reg_1561_pp0_iter6_reg & and_ln102_871_fu_1108_p2);

assign and_ln102_fu_464_p2 = (icmp_ln86_fu_284_p2 & icmp_ln86_676_fu_290_p2);

assign and_ln104_125_fu_672_p2 = (xor_ln104_reg_1481 & xor_ln104_320_fu_667_p2);

assign and_ln104_126_fu_489_p2 = (xor_ln104_321_fu_484_p2 & and_ln102_reg_1436);

assign and_ln104_127_fu_540_p2 = (xor_ln104_322_fu_535_p2 & and_ln104_reg_1446);

assign and_ln104_128_fu_792_p2 = (xor_ln104_323_fu_787_p2 & and_ln102_836_reg_1515);

assign and_ln104_129_fu_806_p2 = (xor_ln104_324_fu_801_p2 & and_ln104_125_reg_1521);

assign and_ln104_fu_475_p2 = (xor_ln104_319_fu_470_p2 & icmp_ln86_reg_1266);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1130_p67;

assign icmp_ln86_676_fu_290_p2 = (($signed(p_read6_int_reg) < $signed(18'd262117)) ? 1'b1 : 1'b0);

assign icmp_ln86_677_fu_296_p2 = (($signed(p_read3_int_reg) < $signed(18'd262029)) ? 1'b1 : 1'b0);

assign icmp_ln86_678_fu_302_p2 = (($signed(p_read7_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_679_fu_308_p2 = (($signed(p_read6_int_reg) < $signed(18'd194)) ? 1'b1 : 1'b0);

assign icmp_ln86_680_fu_314_p2 = (($signed(p_read6_int_reg) < $signed(18'd211)) ? 1'b1 : 1'b0);

assign icmp_ln86_681_fu_320_p2 = (($signed(p_read6_int_reg) < $signed(18'd203)) ? 1'b1 : 1'b0);

assign icmp_ln86_682_fu_326_p2 = (($signed(p_read6_int_reg) < $signed(18'd261921)) ? 1'b1 : 1'b0);

assign icmp_ln86_683_fu_332_p2 = (($signed(p_read2_int_reg) < $signed(18'd261906)) ? 1'b1 : 1'b0);

assign icmp_ln86_684_fu_338_p2 = (($signed(p_read7_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign icmp_ln86_685_fu_344_p2 = (($signed(p_read6_int_reg) < $signed(18'd242)) ? 1'b1 : 1'b0);

assign icmp_ln86_686_fu_350_p2 = (($signed(p_read7_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_687_fu_356_p2 = (($signed(p_read6_int_reg) < $signed(18'd229)) ? 1'b1 : 1'b0);

assign icmp_ln86_688_fu_362_p2 = (($signed(p_read3_int_reg) < $signed(18'd262053)) ? 1'b1 : 1'b0);

assign icmp_ln86_689_fu_368_p2 = (($signed(p_read3_int_reg) < $signed(18'd262065)) ? 1'b1 : 1'b0);

assign icmp_ln86_690_fu_374_p2 = (($signed(p_read3_int_reg) < $signed(18'd261517)) ? 1'b1 : 1'b0);

assign icmp_ln86_691_fu_380_p2 = (($signed(p_read6_int_reg) < $signed(18'd262048)) ? 1'b1 : 1'b0);

assign icmp_ln86_692_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd737)) ? 1'b1 : 1'b0);

assign icmp_ln86_693_fu_392_p2 = (($signed(p_read7_int_reg) < $signed(18'd1068)) ? 1'b1 : 1'b0);

assign icmp_ln86_694_fu_398_p2 = (($signed(p_read7_int_reg) < $signed(18'd261984)) ? 1'b1 : 1'b0);

assign icmp_ln86_695_fu_404_p2 = (($signed(p_read7_int_reg) < $signed(18'd1115)) ? 1'b1 : 1'b0);

assign icmp_ln86_696_fu_410_p2 = (($signed(p_read6_int_reg) < $signed(18'd267)) ? 1'b1 : 1'b0);

assign icmp_ln86_697_fu_416_p2 = (($signed(p_read7_int_reg) < $signed(18'd261086)) ? 1'b1 : 1'b0);

assign icmp_ln86_698_fu_422_p2 = (($signed(p_read7_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_699_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd261615)) ? 1'b1 : 1'b0);

assign icmp_ln86_700_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd585)) ? 1'b1 : 1'b0);

assign icmp_ln86_701_fu_440_p2 = (($signed(p_read7_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign icmp_ln86_702_fu_446_p2 = (($signed(p_read3_int_reg) < $signed(18'd262088)) ? 1'b1 : 1'b0);

assign icmp_ln86_703_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd262)) ? 1'b1 : 1'b0);

assign icmp_ln86_704_fu_458_p2 = (($signed(p_read4_int_reg) < $signed(18'd188)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_284_p2 = (($signed(p_read3_int_reg) < $signed(18'd262006)) ? 1'b1 : 1'b0);

assign or_ln117_602_fu_601_p2 = (and_ln102_852_fu_559_p2 | and_ln102_837_reg_1452);

assign or_ln117_603_fu_613_p2 = (and_ln102_842_reg_1470 | and_ln102_837_reg_1452);

assign or_ln117_604_fu_625_p2 = (or_ln117_603_fu_613_p2 | and_ln102_854_fu_568_p2);

assign or_ln117_605_fu_715_p2 = (and_ln102_reg_1436_pp0_iter2_reg | and_ln102_855_fu_696_p2);

assign or_ln117_606_fu_658_p2 = (and_ln102_reg_1436_pp0_iter1_reg | and_ln102_843_fu_550_p2);

assign or_ln117_607_fu_727_p2 = (or_ln117_606_reg_1509 | and_ln102_857_fu_705_p2);

assign or_ln117_608_fu_739_p2 = (and_ln102_reg_1436_pp0_iter2_reg | and_ln102_838_reg_1487);

assign or_ln117_609_fu_751_p2 = (or_ln117_608_fu_739_p2 | and_ln102_858_fu_710_p2);

assign or_ln117_610_fu_765_p2 = (or_ln117_608_fu_739_p2 | and_ln102_844_fu_687_p2);

assign or_ln117_611_fu_850_p2 = (or_ln117_610_reg_1539 | and_ln102_860_fu_831_p2);

assign or_ln117_612_fu_866_p2 = (icmp_ln86_reg_1266_pp0_iter3_reg | and_ln102_861_fu_836_p2);

assign or_ln117_613_fu_878_p2 = (icmp_ln86_reg_1266_pp0_iter3_reg | and_ln102_845_reg_1533);

assign or_ln117_614_fu_890_p2 = (or_ln117_613_fu_878_p2 | and_ln102_863_fu_845_p2);

assign or_ln117_615_fu_904_p2 = (icmp_ln86_reg_1266_pp0_iter3_reg | and_ln102_839_reg_1527);

assign or_ln117_616_fu_962_p2 = (or_ln117_615_reg_1572 | and_ln102_864_fu_943_p2);

assign or_ln117_617_fu_924_p2 = (or_ln117_615_fu_904_p2 | and_ln102_846_fu_821_p2);

assign or_ln117_618_fu_974_p2 = (or_ln117_617_reg_1582 | and_ln102_866_fu_952_p2);

assign or_ln117_619_fu_930_p2 = (icmp_ln86_reg_1266_pp0_iter3_reg | and_ln102_836_reg_1515);

assign or_ln117_620_fu_994_p2 = (or_ln117_619_reg_1588 | and_ln102_867_fu_957_p2);

assign or_ln117_621_fu_1006_p2 = (or_ln117_619_reg_1588 | and_ln102_847_fu_939_p2);

assign or_ln117_622_fu_1051_p2 = (or_ln117_621_reg_1596 | and_ln102_869_fu_1041_p2);

assign or_ln117_623_fu_1056_p2 = (or_ln117_619_reg_1588_pp0_iter5_reg | and_ln102_840_reg_1554_pp0_iter5_reg);

assign or_ln117_624_fu_1067_p2 = (or_ln117_623_fu_1056_p2 | and_ln102_870_fu_1046_p2);

assign or_ln117_625_fu_1081_p2 = (or_ln117_623_fu_1056_p2 | and_ln102_848_fu_1032_p2);

assign or_ln117_626_fu_1118_p2 = (or_ln117_625_reg_1606 | and_ln102_872_fu_1113_p2);

assign or_ln117_fu_520_p2 = (and_ln102_851_fu_514_p2 | and_ln102_841_fu_494_p2);

assign select_ln117_660_fu_590_p3 = ((or_ln117_reg_1476[0:0] == 1'b1) ? select_ln117_fu_583_p3 : 2'd3);

assign select_ln117_661_fu_606_p3 = ((and_ln102_837_reg_1452[0:0] == 1'b1) ? zext_ln117_70_fu_597_p1 : 3'd4);

assign select_ln117_662_fu_617_p3 = ((or_ln117_602_fu_601_p2[0:0] == 1'b1) ? select_ln117_661_fu_606_p3 : 3'd5);

assign select_ln117_663_fu_631_p3 = ((or_ln117_603_fu_613_p2[0:0] == 1'b1) ? select_ln117_662_fu_617_p3 : 3'd6);

assign select_ln117_664_fu_639_p3 = ((or_ln117_604_fu_625_p2[0:0] == 1'b1) ? select_ln117_663_fu_631_p3 : 3'd7);

assign select_ln117_665_fu_651_p3 = ((and_ln102_reg_1436_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_71_fu_647_p1 : 4'd8);

assign select_ln117_666_fu_720_p3 = ((or_ln117_605_fu_715_p2[0:0] == 1'b1) ? select_ln117_665_reg_1504 : 4'd9);

assign select_ln117_667_fu_732_p3 = ((or_ln117_606_reg_1509[0:0] == 1'b1) ? select_ln117_666_fu_720_p3 : 4'd10);

assign select_ln117_668_fu_743_p3 = ((or_ln117_607_fu_727_p2[0:0] == 1'b1) ? select_ln117_667_fu_732_p3 : 4'd11);

assign select_ln117_669_fu_757_p3 = ((or_ln117_608_fu_739_p2[0:0] == 1'b1) ? select_ln117_668_fu_743_p3 : 4'd12);

assign select_ln117_670_fu_771_p3 = ((or_ln117_609_fu_751_p2[0:0] == 1'b1) ? select_ln117_669_fu_757_p3 : 4'd13);

assign select_ln117_671_fu_779_p3 = ((or_ln117_610_fu_765_p2[0:0] == 1'b1) ? select_ln117_670_fu_771_p3 : 4'd14);

assign select_ln117_672_fu_855_p3 = ((or_ln117_611_fu_850_p2[0:0] == 1'b1) ? select_ln117_671_reg_1544 : 4'd15);

assign select_ln117_673_fu_871_p3 = ((icmp_ln86_reg_1266_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_72_fu_862_p1 : 5'd16);

assign select_ln117_674_fu_882_p3 = ((or_ln117_612_fu_866_p2[0:0] == 1'b1) ? select_ln117_673_fu_871_p3 : 5'd17);

assign select_ln117_675_fu_896_p3 = ((or_ln117_613_fu_878_p2[0:0] == 1'b1) ? select_ln117_674_fu_882_p3 : 5'd18);

assign select_ln117_676_fu_908_p3 = ((or_ln117_614_fu_890_p2[0:0] == 1'b1) ? select_ln117_675_fu_896_p3 : 5'd19);

assign select_ln117_677_fu_916_p3 = ((or_ln117_615_fu_904_p2[0:0] == 1'b1) ? select_ln117_676_fu_908_p3 : 5'd20);

assign select_ln117_678_fu_967_p3 = ((or_ln117_616_fu_962_p2[0:0] == 1'b1) ? select_ln117_677_reg_1577 : 5'd21);

assign select_ln117_679_fu_979_p3 = ((or_ln117_617_reg_1582[0:0] == 1'b1) ? select_ln117_678_fu_967_p3 : 5'd22);

assign select_ln117_680_fu_986_p3 = ((or_ln117_618_fu_974_p2[0:0] == 1'b1) ? select_ln117_679_fu_979_p3 : 5'd23);

assign select_ln117_681_fu_999_p3 = ((or_ln117_619_reg_1588[0:0] == 1'b1) ? select_ln117_680_fu_986_p3 : 5'd24);

assign select_ln117_682_fu_1011_p3 = ((or_ln117_620_fu_994_p2[0:0] == 1'b1) ? select_ln117_681_fu_999_p3 : 5'd25);

assign select_ln117_683_fu_1019_p3 = ((or_ln117_621_fu_1006_p2[0:0] == 1'b1) ? select_ln117_682_fu_1011_p3 : 5'd26);

assign select_ln117_684_fu_1060_p3 = ((or_ln117_622_fu_1051_p2[0:0] == 1'b1) ? select_ln117_683_reg_1601 : 5'd27);

assign select_ln117_685_fu_1073_p3 = ((or_ln117_623_fu_1056_p2[0:0] == 1'b1) ? select_ln117_684_fu_1060_p3 : 5'd28);

assign select_ln117_686_fu_1087_p3 = ((or_ln117_624_fu_1067_p2[0:0] == 1'b1) ? select_ln117_685_fu_1073_p3 : 5'd29);

assign select_ln117_687_fu_1095_p3 = ((or_ln117_625_fu_1081_p2[0:0] == 1'b1) ? select_ln117_686_fu_1087_p3 : 5'd30);

assign select_ln117_fu_583_p3 = ((and_ln102_841_reg_1464[0:0] == 1'b1) ? zext_ln117_fu_579_p1 : 2'd2);

assign xor_ln104_319_fu_470_p2 = (icmp_ln86_676_reg_1277 ^ 1'd1);

assign xor_ln104_320_fu_667_p2 = (icmp_ln86_677_reg_1282_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_321_fu_484_p2 = (icmp_ln86_678_reg_1288 ^ 1'd1);

assign xor_ln104_322_fu_535_p2 = (icmp_ln86_679_reg_1294_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_323_fu_787_p2 = (icmp_ln86_680_reg_1300_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_324_fu_801_p2 = (icmp_ln86_681_reg_1306_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_325_fu_499_p2 = (icmp_ln86_682_reg_1312 ^ 1'd1);

assign xor_ln104_326_fu_545_p2 = (icmp_ln86_683_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_327_fu_682_p2 = (icmp_ln86_684_reg_1324_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_328_fu_811_p2 = (icmp_ln86_685_reg_1330_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_329_fu_816_p2 = (icmp_ln86_686_reg_1336_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_330_fu_934_p2 = (icmp_ln86_687_reg_1342_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_331_fu_1027_p2 = (icmp_ln86_688_reg_1348_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_332_fu_1103_p2 = (icmp_ln86_689_reg_1354_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_526_p2 = (icmp_ln86_reg_1266_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_573_p2 = (1'd1 ^ and_ln102_849_fu_555_p2);

assign zext_ln117_70_fu_597_p1 = select_ln117_660_fu_590_p3;

assign zext_ln117_71_fu_647_p1 = select_ln117_664_fu_639_p3;

assign zext_ln117_72_fu_862_p1 = select_ln117_672_fu_855_p3;

assign zext_ln117_fu_579_p1 = xor_ln117_fu_573_p2;

endmodule //conifer_jettag_accelerator_decision_function_76
