/****************************************************************************
 * arch/arm/src/rp23xx/hardware/rp23xx_m33_eppb.h
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __ARCH_ARM_SRC_RP23XX_HARDWARE_RP23XX_M33_EPPB_H
#define __ARCH_ARM_SRC_RP23XX_HARDWARE_RP23XX_M33_EPPB_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include "hardware/rp23xx_memorymap.h"

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* Register offsets *********************************************************/

#define RP23XX_M33_EPPB_NMI_MASK0_OFFSET 0x00000000
#define RP23XX_M33_EPPB_NMI_MASK1_OFFSET 0x00000004
#define RP23XX_M33_EPPB_SLEEPCTRL_OFFSET 0x00000008

/* Register bit definitions *************************************************/

#define RP23XX_M33_EPPB_NMI_MASK0_MASK          0xffffffff
#define RP23XX_M33_EPPB_NMI_MASK1_MASK          0x000fffff
#define RP23XX_M33_EPPB_SLEEPCTRL_MASK          0x00000007
#define RP23XX_M33_EPPB_SLEEPCTRL_WICENACK      (1 << 2)
#define RP23XX_M33_EPPB_SLEEPCTRL_WICENREQ      (1 << 1)
#define RP23XX_M33_EPPB_SLEEPCTRL_LIGHT_SLEEP   (1 << 0)

#endif /* __ARCH_ARM_SRC_RP23XX_HARDWARE_RP23XX_M33_EPPB_H */
