Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998[doi>10.1109/54.655177]
Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296428]
Bozorgzadeh, E., Memik, S. O., Yang, X., and Sarrafzadeh, M. 2004. Routability-Driven packing: Metrics and algorithms for cluster-based FPGAs. J. Circ. Syst. Comput. 13, 77--100.
P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]
Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]
Capasso, F. and Kiehl, R. A. 1985. Resonant tunneling transistor with quantum well base and high-energy injection: A new negative differential resistance device. J. Appl. Phys. 58, 1396.
Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array—part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999[doi>10.1109/92.766746]
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.
DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.
DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.
André DeHon , Raphael Rubin, Design of FPGA interconnect for multilevel metallization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.10, p.1038-1050, October 2004[doi>10.1109/TVLSI.2004.827562]
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
Fukumoto, Y., Nebashi, R., Mukai, T., Tsuji, K., and Suzuki, T. 2008. Toggle magnetic random access memory cells scalable to a capacity of over 100 megabits. Amer. Instit. Phys. 103, 40--48.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]
Ha, D. and Kim, K. 2007. Recent advances in high density phase change memory (PRAM). In Proceedings of the Conference on VLSI Technology, System and Applications. 1--4.
Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]
ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.
Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.
James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]
Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.
Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronic Devices Meeting. 10.1.1--10.1.4.
Lee, K.-J., Cho, B.-H., Cho, W.-Y., Kang, S., and Choi, B.-G. 2007. A 90nm 1.8V 512Mb diode-switch PRAM with 266MB/s read throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 472--473.
Lisanke, R. 1988. Logic synthesis and optimization benchmarks. Tech. rep., Microelectronics Center of North Carolina.
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 61--70.
Nantero. 2008. Nantero. http://www.nantero.com.
Rose, J., Gamal, A. E., and Sangiovanni-Vincentelli, A. 1993. Architecture of field-programmable gate arrays. Proc. IEEE 81, 1013--1029.
Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 94--97.
Daniel Salamon , Bruce F. Cockburn, An Electrical Simulation Model for the Chalcogenide Phase-Change Memory Cell, Proceedings of the 2003 International Workshop on Memory Technology, Design and Testing, p.86, July 28-29, 2003
Sarkar, J. 2007. Evolution of phase change memory characteristics with operating cycles: Electrical characterization and physical modeling. Appl. Phys. Lett. 91, 89--93.
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
Smith, R. F., Rueckes, T., Konsek, S., Ward, J. W., and Brock, D. K. 2007. Carbon nanotube based memory development and testing. In Proceedings of the Aerospace Conference 1--5.
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnol. 18, art.035204.
Stix, G. 2005. Nanotubes in the clean room. Sci. Amer., 82--85.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.
Sugibayashi, T., Honda, T., Sakimura, N., Tahara, S., and Kasai, N. 2007. MRAM applications using unlimited write endurance. IEEE Trans. Electron 10, 1936--1940.
Synopsys. 2009. Synopsys. http://www.synopsys.com.
Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proceedings IEEE 91, 703--714.
Tessier, R. and Giza, H. 2000. Balancing logic utilization and area efficiency in FPGAs. In Proceedings of the 10th International Workshop on Field Programmable Logic and Applications. 535--544.
S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
Tu, D., Liu, M., and Haruehanroengra, S. 2007. Three-Dimensional CMOL: Three-Dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.
Wang, J. P. and Meng, H. 2007. Spin torque transfer structure with new spin switching configurations. Eur. Phys. J. B 59, 471--474.
Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]
Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]
