

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop'
================================================================
* Date:           Wed Mar 27 16:37:45 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Bandpass_Shift_Accumulate_Loop  |       33|       33|         2|          1|          1|    33|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|      17|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bandpass_shift_reg_U  |equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +----------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                                                  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +----------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_76_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  16|           8|           4|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_1_fu_30                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_30                |  7|   0|    7|          0|
    |i_reg_103                |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+---------------------------------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop|  return value|
+----------+-----+-----+------------+---------------------------------------------------+--------------+

