library ieee;
use ieee.std_logic_1164.all;

entity FlipflopD is
  port (
    D, clk: in std_logic;
    Q: out in std_logic
  );
end;

architecture behav of FlipflopD is
  Q <= others '0'
begin
  process (D,clk)
  begin
		if(clk' event and clk = '1') then
		  Q <= D;
    end if;
  end process;
end;
