{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638372623755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638372623755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 23:30:23 2021 " "Processing started: Wed Dec 01 23:30:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638372623755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638372623755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638372623755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638372624042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/fifo_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/fifo_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024x16 " "Found entity 1: fifo_1024x16" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1638372624085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/tft_ili9341_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/tft_ili9341_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341_spi " "Found entity 1: tft_ili9341_spi" {  } { { "../code/lcd/tft_ili9341_spi.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/tft_ili9341.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/tft_ili9341.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341 " "Found entity 1: tft_ili9341" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hellosoc_top.sv(55) " "Verilog HDL information at hellosoc_top.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1638372624091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/hellosoc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/lcd/hellosoc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hellosoc_top " "Found entity 1: hellosoc_top" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/sccb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/sccb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "../code/synt/cam_config/SCCB_interface.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/ov7670_config_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/ov7670_config_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "../code/synt/cam_config/OV7670_config_rom.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "../code/synt/cam_config/OV7670_config.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/camera_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/camera_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "../code/synt/cam_config/camera_read.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/camera_configure.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_config/camera_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "../code/synt/cam_config/camera_configure.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_wrp.v(56) " "Verilog HDL information at cam_wrp.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../code/synt/cam_wrp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1638372624104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/synt/cam_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_wrp " "Found entity 1: cam_wrp" {  } { { "../code/synt/cam_wrp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_proj_top.v(233) " "Verilog HDL information at cam_proj_top.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1638372624107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/top/cam_proj_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/top/cam_proj_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_proj_top " "Found entity 1: cam_proj_top" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/gray_28x28/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/gray_28x28/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_v2 " "Found entity 1: pre_v2" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result TOP.v(24) " "Verilog HDL Declaration information at TOP.v(24): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1638372624114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/result.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Found entity 1: result" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/ramtomem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/ramtomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorywork " "Found entity 1: memorywork" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../code/neuroset/RAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/maxpooling.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/maxpooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxp " "Found entity 1: maxp" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/dense.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/dense.v" { { "Info" "ISGN_ENTITY_NAME" "1 dense " "Found entity 1: dense" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/database.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/database.v" { { "Info" "ISGN_ENTITY_NAME" "1 database " "Found entity 1: database" {  } { { "../code/neuroset/database.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/conv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/conv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_TOP " "Found entity 1: conv_TOP" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "../code/neuroset/conv.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/border.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/addressram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog-generator-of-neural-net-digit-detector-for-fpga-master/verilog/code/neuroset/addressram.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressRAM " "Found entity 1: addressRAM" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cam_proj_top " "Elaborating entity \"cam_proj_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638372624339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cam_proj_top.v(153) " "Verilog HDL assignment warning at cam_proj_top.v(153): truncated value with size 32 to match size of target (24)" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372624341 "|cam_proj_top"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638372624351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_for_sdram_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_for_sdram_0\"" {  } { { "../top/cam_proj_top.v" "pll_for_sdram_0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372624385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_for_sdram_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_for_sdram_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624386 ""}  } { { "pll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372624386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll_for_disp.v 1 1 " "Using design file pll_for_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp " "Found entity 1: pll_for_disp" {  } { { "pll_for_disp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638372624455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp pll_for_disp:pll2 " "Elaborating entity \"pll_for_disp\" for hierarchy \"pll_for_disp:pll2\"" {  } { { "../top/cam_proj_top.v" "pll2" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_for_disp:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "altpll_component" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_for_disp:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_for_disp:pll2\|altpll:altpll_component " "Instantiated megafunction \"pll_for_disp:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 143 " "Parameter \"clk0_multiply_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_for_disp " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_for_disp\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624468 ""}  } { { "pll_for_disp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372624468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_for_disp_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_for_disp_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp_altpll " "Found entity 1: pll_for_disp_altpll" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp_altpll pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated " "Elaborating entity \"pll_for_disp_altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_wrp cam_wrp:cam_wrp_0 " "Elaborating entity \"cam_wrp\" for hierarchy \"cam_wrp:cam_wrp_0\"" {  } { { "../top/cam_proj_top.v" "cam_wrp_0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_enable_fifo cam_wrp.v(54) " "Verilog HDL or VHDL warning at cam_wrp.v(54): object \"wr_enable_fifo\" assigned a value but never read" {  } { { "../code/synt/cam_wrp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638372624528 "|cam_proj_top|cam_wrp:cam_wrp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024x16 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo " "Elaborating entity \"fifo_1024x16\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\"" {  } { { "../code/synt/cam_wrp.v" "input_fifo" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "dcfifo_component" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624587 ""}  } { { "../code/synt/fifo_1024x16.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372624587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_p0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_p0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_p0o1 " "Found entity 1: dcfifo_p0o1" {  } { { "db/dcfifo_p0o1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_p0o1 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated " "Elaborating entity \"dcfifo_p0o1\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_p0o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_p0o1.tdf" "rdptr_g1p" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_4lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_p0o1.tdf" "wrptr_g1p" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im31 " "Found entity 1: altsyncram_im31" {  } { { "db/altsyncram_im31.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_im31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_im31 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|altsyncram_im31:fifo_ram " "Elaborating entity \"altsyncram_im31\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|altsyncram_im31:fifo_ram\"" {  } { { "db/dcfifo_p0o1.tdf" "fifo_ram" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_p0o1.tdf" "rs_brp" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\"" {  } { { "db/dcfifo_p0o1.tdf" "rs_dgwp" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe5" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_3e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_p0o1.tdf" "ws_dgrp" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe7 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe7\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe7" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_d66\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_p0o1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372624978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372624978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_c66\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_p0o1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372624979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_p0o1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hellosoc_top hellosoc_top:TFT " "Elaborating entity \"hellosoc_top\" for hierarchy \"hellosoc_top:TFT\"" {  } { { "../top/cam_proj_top.v" "TFT" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_big.v 1 1 " "Using design file fifo_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_big " "Found entity 1: fifo_big" {  } { { "fifo_big.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638372625053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_big hellosoc_top:TFT\|fifo_big:fifo_tft " "Elaborating entity \"fifo_big\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "fifo_tft" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "dcfifo_component" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Instantiated megafunction \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625094 ""}  } { { "fifo_big.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372625094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kul1 " "Found entity 1: dcfifo_kul1" {  } { { "db/dcfifo_kul1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_kul1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kul1 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated " "Elaborating entity \"dcfifo_kul1\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_kul1.tdf" "rs_dgwp" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_kul1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe13" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_kul1.tdf" "ws_dgrp" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_kul1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372625199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372625199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe15" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341 hellosoc_top:TFT\|tft_ili9341:tft " "Elaborating entity \"tft_ili9341\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "tft" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625215 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tft_ili9341.sv(80) " "Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1638372625217 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.data_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1638372625217 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.waddr_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1638372625217 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.we_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1638372625217 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341_spi hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi " "Elaborating entity \"tft_ili9341_spi\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi\"" {  } { { "../code/lcd/tft_ili9341.sv" "spi" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:SDRAM " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:SDRAM\"" {  } { { "../top/cam_proj_top.v" "SDRAM" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_v2 pre_v2:grayscale " "Elaborating entity \"pre_v2\" for hierarchy \"pre_v2:grayscale\"" {  } { { "../top/cam_proj_top.v" "grayscale" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(109) " "Verilog HDL assignment warning at grayscale.v(109): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(110) " "Verilog HDL assignment warning at grayscale.v(110): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(111) " "Verilog HDL assignment warning at grayscale.v(111): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(112) " "Verilog HDL assignment warning at grayscale.v(112): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(113) " "Verilog HDL assignment warning at grayscale.v(113): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(114) " "Verilog HDL assignment warning at grayscale.v(114): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(115) " "Verilog HDL assignment warning at grayscale.v(115): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(116) " "Verilog HDL assignment warning at grayscale.v(116): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(117) " "Verilog HDL assignment warning at grayscale.v(117): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(118) " "Verilog HDL assignment warning at grayscale.v(118): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(119) " "Verilog HDL assignment warning at grayscale.v(119): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(120) " "Verilog HDL assignment warning at grayscale.v(120): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(121) " "Verilog HDL assignment warning at grayscale.v(121): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(122) " "Verilog HDL assignment warning at grayscale.v(122): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(123) " "Verilog HDL assignment warning at grayscale.v(123): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(124) " "Verilog HDL assignment warning at grayscale.v(124): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(125) " "Verilog HDL assignment warning at grayscale.v(125): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(126) " "Verilog HDL assignment warning at grayscale.v(126): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(127) " "Verilog HDL assignment warning at grayscale.v(127): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(128) " "Verilog HDL assignment warning at grayscale.v(128): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625231 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(129) " "Verilog HDL assignment warning at grayscale.v(129): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(130) " "Verilog HDL assignment warning at grayscale.v(130): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(131) " "Verilog HDL assignment warning at grayscale.v(131): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(132) " "Verilog HDL assignment warning at grayscale.v(132): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(133) " "Verilog HDL assignment warning at grayscale.v(133): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(134) " "Verilog HDL assignment warning at grayscale.v(134): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(135) " "Verilog HDL assignment warning at grayscale.v(135): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(136) " "Verilog HDL assignment warning at grayscale.v(136): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 grayscale.v(167) " "Verilog HDL assignment warning at grayscale.v(167): truncated value with size 32 to match size of target (18)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(172) " "Verilog HDL assignment warning at grayscale.v(172): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(176) " "Verilog HDL assignment warning at grayscale.v(176): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(180) " "Verilog HDL assignment warning at grayscale.v(180): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(184) " "Verilog HDL assignment warning at grayscale.v(184): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(188) " "Verilog HDL assignment warning at grayscale.v(188): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(192) " "Verilog HDL assignment warning at grayscale.v(192): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(196) " "Verilog HDL assignment warning at grayscale.v(196): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(200) " "Verilog HDL assignment warning at grayscale.v(200): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(204) " "Verilog HDL assignment warning at grayscale.v(204): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625232 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(208) " "Verilog HDL assignment warning at grayscale.v(208): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(212) " "Verilog HDL assignment warning at grayscale.v(212): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(216) " "Verilog HDL assignment warning at grayscale.v(216): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(220) " "Verilog HDL assignment warning at grayscale.v(220): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(224) " "Verilog HDL assignment warning at grayscale.v(224): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(228) " "Verilog HDL assignment warning at grayscale.v(228): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(232) " "Verilog HDL assignment warning at grayscale.v(232): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(236) " "Verilog HDL assignment warning at grayscale.v(236): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(240) " "Verilog HDL assignment warning at grayscale.v(240): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(244) " "Verilog HDL assignment warning at grayscale.v(244): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(248) " "Verilog HDL assignment warning at grayscale.v(248): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(252) " "Verilog HDL assignment warning at grayscale.v(252): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(256) " "Verilog HDL assignment warning at grayscale.v(256): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(260) " "Verilog HDL assignment warning at grayscale.v(260): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(264) " "Verilog HDL assignment warning at grayscale.v(264): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(268) " "Verilog HDL assignment warning at grayscale.v(268): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(272) " "Verilog HDL assignment warning at grayscale.v(272): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(276) " "Verilog HDL assignment warning at grayscale.v(276): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(280) " "Verilog HDL assignment warning at grayscale.v(280): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625233 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(375) " "Verilog HDL assignment warning at grayscale.v(375): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(376) " "Verilog HDL assignment warning at grayscale.v(376): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(377) " "Verilog HDL assignment warning at grayscale.v(377): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(378) " "Verilog HDL assignment warning at grayscale.v(378): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(379) " "Verilog HDL assignment warning at grayscale.v(379): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(380) " "Verilog HDL assignment warning at grayscale.v(380): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(381) " "Verilog HDL assignment warning at grayscale.v(381): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(382) " "Verilog HDL assignment warning at grayscale.v(382): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(383) " "Verilog HDL assignment warning at grayscale.v(383): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(384) " "Verilog HDL assignment warning at grayscale.v(384): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(385) " "Verilog HDL assignment warning at grayscale.v(385): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(386) " "Verilog HDL assignment warning at grayscale.v(386): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(387) " "Verilog HDL assignment warning at grayscale.v(387): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(388) " "Verilog HDL assignment warning at grayscale.v(388): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(389) " "Verilog HDL assignment warning at grayscale.v(389): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(390) " "Verilog HDL assignment warning at grayscale.v(390): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(391) " "Verilog HDL assignment warning at grayscale.v(391): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(392) " "Verilog HDL assignment warning at grayscale.v(392): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(393) " "Verilog HDL assignment warning at grayscale.v(393): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(394) " "Verilog HDL assignment warning at grayscale.v(394): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(395) " "Verilog HDL assignment warning at grayscale.v(395): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625234 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(396) " "Verilog HDL assignment warning at grayscale.v(396): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(397) " "Verilog HDL assignment warning at grayscale.v(397): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(398) " "Verilog HDL assignment warning at grayscale.v(398): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(399) " "Verilog HDL assignment warning at grayscale.v(399): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(400) " "Verilog HDL assignment warning at grayscale.v(400): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(401) " "Verilog HDL assignment warning at grayscale.v(401): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(402) " "Verilog HDL assignment warning at grayscale.v(402): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(409) " "Verilog HDL assignment warning at grayscale.v(409): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(410) " "Verilog HDL assignment warning at grayscale.v(410): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(411) " "Verilog HDL assignment warning at grayscale.v(411): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(412) " "Verilog HDL assignment warning at grayscale.v(412): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(413) " "Verilog HDL assignment warning at grayscale.v(413): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(414) " "Verilog HDL assignment warning at grayscale.v(414): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(415) " "Verilog HDL assignment warning at grayscale.v(415): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(416) " "Verilog HDL assignment warning at grayscale.v(416): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(417) " "Verilog HDL assignment warning at grayscale.v(417): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(418) " "Verilog HDL assignment warning at grayscale.v(418): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(419) " "Verilog HDL assignment warning at grayscale.v(419): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(420) " "Verilog HDL assignment warning at grayscale.v(420): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(421) " "Verilog HDL assignment warning at grayscale.v(421): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(422) " "Verilog HDL assignment warning at grayscale.v(422): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(423) " "Verilog HDL assignment warning at grayscale.v(423): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625235 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(424) " "Verilog HDL assignment warning at grayscale.v(424): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(425) " "Verilog HDL assignment warning at grayscale.v(425): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(426) " "Verilog HDL assignment warning at grayscale.v(426): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(427) " "Verilog HDL assignment warning at grayscale.v(427): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(428) " "Verilog HDL assignment warning at grayscale.v(428): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(429) " "Verilog HDL assignment warning at grayscale.v(429): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(430) " "Verilog HDL assignment warning at grayscale.v(430): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(431) " "Verilog HDL assignment warning at grayscale.v(431): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(432) " "Verilog HDL assignment warning at grayscale.v(432): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(433) " "Verilog HDL assignment warning at grayscale.v(433): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(434) " "Verilog HDL assignment warning at grayscale.v(434): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(435) " "Verilog HDL assignment warning at grayscale.v(435): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(436) " "Verilog HDL assignment warning at grayscale.v(436): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(446) " "Verilog HDL assignment warning at grayscale.v(446): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(447) " "Verilog HDL assignment warning at grayscale.v(447): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(448) " "Verilog HDL assignment warning at grayscale.v(448): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(449) " "Verilog HDL assignment warning at grayscale.v(449): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(450) " "Verilog HDL assignment warning at grayscale.v(450): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(451) " "Verilog HDL assignment warning at grayscale.v(451): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(452) " "Verilog HDL assignment warning at grayscale.v(452): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(453) " "Verilog HDL assignment warning at grayscale.v(453): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625236 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(454) " "Verilog HDL assignment warning at grayscale.v(454): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(455) " "Verilog HDL assignment warning at grayscale.v(455): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(456) " "Verilog HDL assignment warning at grayscale.v(456): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(457) " "Verilog HDL assignment warning at grayscale.v(457): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(458) " "Verilog HDL assignment warning at grayscale.v(458): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(459) " "Verilog HDL assignment warning at grayscale.v(459): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(460) " "Verilog HDL assignment warning at grayscale.v(460): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(461) " "Verilog HDL assignment warning at grayscale.v(461): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(462) " "Verilog HDL assignment warning at grayscale.v(462): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(463) " "Verilog HDL assignment warning at grayscale.v(463): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(464) " "Verilog HDL assignment warning at grayscale.v(464): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(465) " "Verilog HDL assignment warning at grayscale.v(465): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(466) " "Verilog HDL assignment warning at grayscale.v(466): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(467) " "Verilog HDL assignment warning at grayscale.v(467): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(468) " "Verilog HDL assignment warning at grayscale.v(468): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(469) " "Verilog HDL assignment warning at grayscale.v(469): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(470) " "Verilog HDL assignment warning at grayscale.v(470): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(471) " "Verilog HDL assignment warning at grayscale.v(471): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(472) " "Verilog HDL assignment warning at grayscale.v(472): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(473) " "Verilog HDL assignment warning at grayscale.v(473): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625237 "|cam_proj_top|pre_v2:grayscale"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:neiroset " "Elaborating entity \"TOP\" for hierarchy \"TOP:neiroset\"" {  } { { "../top/cam_proj_top.v" "neiroset" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(151) " "Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(160) " "Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(161) " "Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(171) " "Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(172) " "Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(181) " "Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(182) " "Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(188) " "Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(189) " "Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625245 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(199) " "Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(200) " "Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(209) " "Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(210) " "Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(215) " "Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(216) " "Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(222) " "Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(223) " "Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(233) " "Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(234) " "Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(250) " "Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(251) " "Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(257) " "Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(266) " "Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(270) " "Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(298) " "Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(302) " "Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(313) " "Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(314) " "Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(315) " "Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(317) " "Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625246 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(318) " "Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(319) " "Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(320) " "Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(321) " "Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(322) " "Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(323) " "Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(327) " "Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(328) " "Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(329) " "Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(330) " "Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(331) " "Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(332) " "Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(333) " "Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(334) " "Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(335) " "Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(337) " "Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(338) " "Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(339) " "Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(340) " "Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(341) " "Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(342) " "Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(343) " "Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625247 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(344) " "Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625248 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(345) " "Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625248 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(350) " "Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625248 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(357) " "Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625248 "|cam_proj_top|TOP:neiroset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "database TOP:neiroset\|database:database " "Elaborating entity \"database\" for hierarchy \"TOP:neiroset\|database:database\"" {  } { { "../code/neuroset/TOP.v" "database" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_TOP TOP:neiroset\|conv_TOP:conv " "Elaborating entity \"conv_TOP\" for hierarchy \"TOP:neiroset\|conv_TOP:conv\"" {  } { { "../code/neuroset/TOP.v" "conv" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_TOP.v(73) " "Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625260 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(85) " "Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(88) " "Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(136) " "Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_TOP.v(138) " "Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 conv_TOP.v(146) " "Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(161) " "Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(174) " "Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(177) " "Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(194) " "Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625261 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorywork TOP:neiroset\|memorywork:block " "Elaborating entity \"memorywork\" for hierarchy \"TOP:neiroset\|memorywork:block\"" {  } { { "../code/neuroset/TOP.v" "block" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAMtoMEM.v(54) " "Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(72) " "Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(76) " "Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 RAMtoMEM.v(89) " "Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(90) " "Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(91) " "Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(102) " "Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(105) " "Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(106) " "Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(111) " "Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(121) " "Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625268 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressRAM TOP:neiroset\|memorywork:block\|addressRAM:inst_1 " "Elaborating entity \"addressRAM\" for hierarchy \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\"" {  } { { "../code/neuroset/RAMtoMEM.v" "inst_1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(25) " "Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(29) " "Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(30) " "Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(34) " "Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(35) " "Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(39) " "Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(40) " "Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(44) " "Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(45) " "Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(49) " "Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(50) " "Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(54) " "Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(55) " "Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(59) " "Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(60) " "Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625271 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "firstaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"firstaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"lastaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[0\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[1\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[2\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[3\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[4\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[5\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[6\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[7\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[8\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[9\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[10\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[11\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[12\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[0\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[1\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[2\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[3\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[4\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[5\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[6\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625272 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[7\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[8\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[9\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[10\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[11\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[12\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638372625273 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM TOP:neiroset\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"TOP:neiroset\|RAM:memory\"" {  } { { "../code/neuroset/TOP.v" "memory" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "border TOP:neiroset\|border:border " "Elaborating entity \"border\" for hierarchy \"TOP:neiroset\|border:border\"" {  } { { "../code/neuroset/TOP.v" "border" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxp TOP:neiroset\|maxp:maxpooling " "Elaborating entity \"maxp\" for hierarchy \"TOP:neiroset\|maxp:maxpooling\"" {  } { { "../code/neuroset/TOP.v" "maxpooling" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(38) " "Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625284 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(42) " "Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625284 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(47) " "Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625284 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maxpooling.v(49) " "Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625284 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maxpooling.v(53) " "Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625284 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dense TOP:neiroset\|dense:dense " "Elaborating entity \"dense\" for hierarchy \"TOP:neiroset\|dense:dense\"" {  } { { "../code/neuroset/TOP.v" "dense" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(59) " "Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dense.v(65) " "Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(66) " "Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(69) " "Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dense.v(74) " "Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dense.v(80) " "Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dense.v(84) " "Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(86) " "Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625289 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result TOP:neiroset\|result:result " "Elaborating entity \"result\" for hierarchy \"TOP:neiroset\|result:result\"" {  } { { "../code/neuroset/TOP.v" "result" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(27) " "Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(28) " "Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(29) " "Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(30) " "Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(31) " "Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(32) " "Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(33) " "Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(34) " "Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(35) " "Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(36) " "Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(37) " "Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(38) " "Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(39) " "Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 result.v(42) " "Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/result.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638372625292 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv TOP:neiroset\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"TOP:neiroset\|conv:conv1\"" {  } { { "../code/neuroset/TOP.v" "conv1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configure camera_configure:camera_configure_0 " "Elaborating entity \"camera_configure\" for hierarchy \"camera_configure:camera_configure_0\"" {  } { { "../top/cam_proj_top.v" "camera_configure_0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config_rom camera_configure:camera_configure_0\|OV7670_config_rom:rom1 " "Elaborating entity \"OV7670_config_rom\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "rom1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config camera_configure:camera_configure_0\|OV7670_config:config_1 " "Elaborating entity \"OV7670_config\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config:config_1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "config_1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_interface camera_configure:camera_configure_0\|SCCB_interface:SCCB1 " "Elaborating entity \"SCCB_interface\" for hierarchy \"camera_configure:camera_configure_0\|SCCB_interface:SCCB1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "SCCB1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372625304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625564 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625564 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625565 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625565 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625565 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625569 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625569 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625574 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625574 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625574 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625575 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1638372625575 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|mem_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1638372628323 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|database:database\|storage_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|database:database\|storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1638372628323 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|mem_t_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|mem_t_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1638372628323 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|weight_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|weight_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1638372628324 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ " "RAM logic \"hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "../code/lcd/tft_ili9341.sv" "INIT_SEQ" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1638372628326 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1638372628326 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7056 " "Parameter NUMWORDS_A set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7056 " "Parameter NUMWORDS_B set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|database:database\|storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|database:database\|storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5460 " "Parameter NUMWORDS_A set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5460 " "Parameter NUMWORDS_B set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cam_proj.ram0_database_efb74bce.hdl.mif " "Parameter INIT_FILE set to db/cam_proj.ram0_database_efb74bce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_t_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_t_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3136 " "Parameter NUMWORDS_A set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3136 " "Parameter NUMWORDS_B set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|weight_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|weight_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 99 " "Parameter WIDTH_A set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 99 " "Parameter WIDTH_B set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 257 " "Parameter NUMWORDS_B set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cam_proj.cam_proj_top0.rtl.mif " "Parameter INIT_FILE set to cam_proj.cam_proj_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631890 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1638372631890 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult7\"" {  } { { "../code/neuroset/TOP.v" "Mult7" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult1\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult2\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult2" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult1\"" {  } { { "../code/neuroset/TOP.v" "Mult1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult8\"" {  } { { "../code/neuroset/conv.v" "Mult8" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult4\"" {  } { { "../code/neuroset/TOP.v" "Mult4" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult2\"" {  } { { "../code/neuroset/TOP.v" "Mult2" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult6\"" {  } { { "../code/neuroset/TOP.v" "Mult6" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult5\"" {  } { { "../code/neuroset/TOP.v" "Mult5" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult0\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult0\"" {  } { { "../code/neuroset/TOP.v" "Mult0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|maxp:maxpooling\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|maxp:maxpooling\|Mult1\"" {  } { { "../code/neuroset/maxpooling.v" "Mult1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult7\"" {  } { { "../code/neuroset/conv.v" "Mult7" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult6\"" {  } { { "../code/neuroset/conv.v" "Mult6" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult5\"" {  } { { "../code/neuroset/conv.v" "Mult5" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult4\"" {  } { { "../code/neuroset/conv.v" "Mult4" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult3\"" {  } { { "../code/neuroset/conv.v" "Mult3" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult0\"" {  } { { "../code/neuroset/conv.v" "Mult0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult2\"" {  } { { "../code/neuroset/conv.v" "Mult2" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult1\"" {  } { { "../code/neuroset/conv.v" "Mult1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult0\"" {  } { { "../code/neuroset/border.v" "Mult0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult1\"" {  } { { "../code/neuroset/border.v" "Mult1" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult2\"" {  } { { "../code/neuroset/border.v" "Mult2" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult3\"" {  } { { "../code/neuroset/border.v" "Mult3" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult4\"" {  } { { "../code/neuroset/border.v" "Mult4" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult5\"" {  } { { "../code/neuroset/border.v" "Mult5" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult6\"" {  } { { "../code/neuroset/border.v" "Mult6" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult7\"" {  } { { "../code/neuroset/border.v" "Mult7" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult8\"" {  } { { "../code/neuroset/border.v" "Mult8" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult9\"" {  } { { "../code/neuroset/border.v" "Mult9" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|maxp:maxpooling\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|maxp:maxpooling\|Mult0\"" {  } { { "../code/neuroset/maxpooling.v" "Mult0" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult3\"" {  } { { "../code/neuroset/TOP.v" "Mult3" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631895 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1638372631895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7056 " "Parameter \"NUMWORDS_A\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7056 " "Parameter \"NUMWORDS_B\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372631947 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372631947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2e1 " "Found entity 1: altsyncram_m2e1" {  } { { "db/altsyncram_m2e1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_m2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5460 " "Parameter \"NUMWORDS_A\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5460 " "Parameter \"NUMWORDS_B\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cam_proj.ram0_database_efb74bce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cam_proj.ram0_database_efb74bce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632008 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70j1 " "Found entity 1: altsyncram_70j1" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3136 " "Parameter \"NUMWORDS_A\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3136 " "Parameter \"NUMWORDS_B\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2e1 " "Found entity 1: altsyncram_e2e1" {  } { { "db/altsyncram_e2e1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_e2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 99 " "Parameter \"WIDTH_A\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 99 " "Parameter \"WIDTH_B\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 257 " "Parameter \"NUMWORDS_B\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632133 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otd1 " "Found entity 1: altsyncram_otd1" {  } { { "db/altsyncram_otd1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_otd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cam_proj.cam_proj_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"cam_proj.cam_proj_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632206 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e801 " "Found entity 1: altsyncram_e801" {  } { { "db/altsyncram_e801.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_e801.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult7\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult7 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632282 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632339 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_gbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632394 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2dh " "Found entity 1: add_sub_2dh" {  } { { "db/add_sub_2dh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_2dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|altshift:external_latency_ffs TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632517 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv:conv1\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv:conv1\|lpm_mult:Mult8\"" {  } { { "../code/neuroset/conv.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv:conv1\|lpm_mult:Mult8 " "Instantiated megafunction \"TOP:neiroset\|conv:conv1\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632586 ""}  } { { "../code/neuroset/conv.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult4 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632643 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_nbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632709 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult5\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult5 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632789 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632796 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632812 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_mbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632882 ""}  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ibt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ibt " "Found entity 1: mult_ibt" {  } { { "db/mult_ibt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ibt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372632933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372632933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632974 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372632974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372632985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372633036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372633036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633045 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633060 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372633119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372633119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult3\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult3 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633126 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult4\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult4 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633141 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult5\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult5 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633156 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult6\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult6 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633171 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult7\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult7 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633187 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult8\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult8 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633203 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult9\"" {  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult9 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633219 ""}  } { { "../code/neuroset/border.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633234 ""}  } { { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ebt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ebt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ebt " "Found entity 1: mult_ebt" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638372633284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638372633284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult3\"" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult3 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372633292 ""}  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638372633292 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[11\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[11\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633452 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633452 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[6\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633452 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[11\] " "Synthesized away node \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[11\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 125 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633452 "|cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|decoder_node[1][11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1638372633452 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1638372633452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[11\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[11\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[9\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[8\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[9\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[8\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[7\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372633466 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[7]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1638372633466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1638372633466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1638372634124 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "53 " "Ignored 53 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1638372634189 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "51 " "Ignored 51 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1638372634189 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1638372634189 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372634221 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638372634221 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1638372634221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634224 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[0\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[0\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634225 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[0\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[0\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1638372634226 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1638372634226 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../code/synt/cam_wrp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 17 -1 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 74 -1 0 } } { "db/dcfifo_kul1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_kul1.tdf" 67 2 0 } } { "db/dcfifo_kul1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_kul1.tdf" 71 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_877.tdf" 32 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_4lc.tdf" 32 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_877.tdf" 48 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_4lc.tdf" 48 2 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 272 -1 0 } } { "db/dcfifo_p0o1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 67 2 0 } } { "db/dcfifo_p0o1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_p0o1.tdf" 71 2 0 } } { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 296 -1 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1638372634247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1638372634247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cke VCC " "Pin \"Cke\" is stuck at VCC" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|Cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638372636941 "|cam_proj_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638372636941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1638372637420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1638372641943 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add11~10 " "Logic cell \"TOP:neiroset\|border:border\|Add11~10\"" {  } { { "../code/neuroset/border.v" "Add11~10" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372641974 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add11~12 " "Logic cell \"TOP:neiroset\|border:border\|Add11~12\"" {  } { { "../code/neuroset/border.v" "Add11~12" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372641974 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add20~10 " "Logic cell \"TOP:neiroset\|border:border\|Add20~10\"" {  } { { "../code/neuroset/border.v" "Add20~10" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372641974 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add20~16 " "Logic cell \"TOP:neiroset\|border:border\|Add20~16\"" {  } { { "../code/neuroset/border.v" "Add20~16" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372641974 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1638372641974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1638372642182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638372642659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372642659 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1638372642827 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_for_disp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1638372642831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_gray_kn " "No output dependent on input pin \"start_gray_kn\"" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372643332 "|cam_proj_top|start_gray_kn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VSYNC_cam " "No output dependent on input pin \"VSYNC_cam\"" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372643332 "|cam_proj_top|VSYNC_cam"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tft_sdo " "No output dependent on input pin \"tft_sdo\"" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638372643332 "|cam_proj_top|tft_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638372643332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6615 " "Implemented 6615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6310 " "Implemented 6310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_RAMS" "191 " "Implemented 191 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1638372643332 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1638372643332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638372643332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 362 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 362 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638372643406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 23:30:43 2021 " "Processing ended: Wed Dec 01 23:30:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638372643406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638372643406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638372643406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638372643406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638372644943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638372644944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 23:30:44 2021 " "Processing started: Wed Dec 01 23:30:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638372644944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638372644944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638372644944 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638372645003 ""}
{ "Info" "0" "" "Project  = cam_proj" {  } {  } 0 0 "Project  = cam_proj" 0 0 "Fitter" 0 0 1638372645004 ""}
{ "Info" "0" "" "Revision = cam_proj" {  } {  } 0 0 "Revision = cam_proj" 0 0 "Fitter" 0 0 1638372645004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1638372645170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"cam_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638372645231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638372645266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638372645266 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1638372645316 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3636 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1638372645316 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3637 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1638372645316 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638372645316 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 143 multiplication of 103 " "Can't achieve requested value multiplication of 143 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 103" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1638372645318 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50 division of 36 " "Can't achieve requested value division of 50 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 36" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1638372645318 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] 103 36 0 0 " "Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1638372645318 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1638372645318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638372645593 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1638372645829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1638372645829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1638372645829 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638372645829 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17143 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638372645837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17145 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638372645837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17147 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638372645837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17149 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638372645837 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638372645837 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638372645840 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638372645871 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 87 " "No exact pin location assignment(s) for 25 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_gray_kn " "Pin start_gray_kn not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_gray_kn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[0\] " "Pin r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[0] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[1\] " "Pin r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[1] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[2\] " "Pin r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[2] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[3\] " "Pin r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[3] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[4\] " "Pin r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[4] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[0\] " "Pin g\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[0] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[1\] " "Pin g\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[1] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[2\] " "Pin g\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[2] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[3\] " "Pin g\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[3] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[4\] " "Pin g\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[4] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[5\] " "Pin g\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[5] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Pin b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[4] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1638372646427 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1638372646427 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 and the PLL pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 103 " "The value of the parameter \"M\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 103" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 17601 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 17601" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 22222 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 22222" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1638372646442 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0} { 0 { 0 ""} 0 3634 9662 10382 0}  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1638372646442 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 0 Pin_M16 " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_M16\"" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } } { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1638372646457 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1638372647233 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kul1 " "Entity dcfifo_kul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p0o1 " "Entity dcfifo_p0o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1638372647238 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1638372647238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638372647260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647260 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638372647260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638372647263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647263 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638372647263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638372647264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638372647264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638372647266 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372647287 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1638372647287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638372647316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638372647318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638372647319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk50~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[1\] " "Destination node TOP:neiroset\|memorywork:block\|step\[1\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1595 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[2\] " "Destination node TOP:neiroset\|memorywork:block\|step\[2\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1596 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[3\] " "Destination node TOP:neiroset\|memorywork:block\|step\[3\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[4\] " "Destination node TOP:neiroset\|memorywork:block\|step\[4\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1598 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647580 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1638372647580 ""}  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17121 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "Automatically promoted node hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector30~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 5344 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 69 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|spiData[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 5730 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~6 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~6" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 69 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|spiData[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector35~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector35~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector35~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12448 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector32~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector32~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector32~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12450 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector33~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector33~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector33~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12452 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector34~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector34~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector34~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12454 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector39~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector39~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector39~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12456 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector37~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector37~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector37~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 12458 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1638372647581 ""}  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3228 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|busy  " "Automatically promoted node sdram_controller:SDRAM\|busy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 113 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3145 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|rd_ready_r  " "Automatically promoted node sdram_controller:SDRAM\|rd_ready_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|rd_ready_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3146 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1  " "Automatically promoted node TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 359 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4582 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 327 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4580 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 295 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4578 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 263 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4576 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 231 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4574 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 199 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 167 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4570 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 135 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4568 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 103 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4566 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 71 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4564 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1638372647582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1638372647582 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 8244 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|conv_TOP:conv\|STOP  " "Automatically promoted node TOP:neiroset\|conv_TOP:conv\|STOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_en~0 " "Destination node TOP:neiroset\|conv_en~0" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 34 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 6892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_TOP:conv\|STOP~0 " "Destination node TOP:neiroset\|conv_TOP:conv\|STOP~0" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_TOP:conv|STOP~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 8229 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1638372647584 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_TOP:conv|STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 2126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|command\[3\] " "Destination node sdram_controller:SDRAM\|command\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[0\] " "Destination node sdram_controller:SDRAM\|haddr_r\[0\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3093 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|state\[3\] " "Destination node sdram_controller:SDRAM\|state\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3127 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[9\] " "Destination node sdram_controller:SDRAM\|haddr_r\[9\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[1\] " "Destination node sdram_controller:SDRAM\|haddr_r\[1\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[10\] " "Destination node sdram_controller:SDRAM\|haddr_r\[10\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3103 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[2\] " "Destination node sdram_controller:SDRAM\|haddr_r\[2\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3095 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[11\] " "Destination node sdram_controller:SDRAM\|haddr_r\[11\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[3\] " "Destination node sdram_controller:SDRAM\|haddr_r\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3096 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[12\] " "Destination node sdram_controller:SDRAM\|haddr_r\[12\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1638372647584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1638372647584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1638372647584 ""}  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638372647584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638372648563 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638372648570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638372648571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638372648579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638372648590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638372648597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638372649679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 EC " "Packed 22 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1638372649687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Embedded multiplier block " "Packed 15 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1638372649687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1638372649687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638372649687 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 1 24 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1638372649720 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1638372649720 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638372649720 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 20 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 8 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 17 1 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 8 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1638372649721 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1638372649721 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638372649721 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] XCLK_cam~output " "PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"XCLK_cam~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1638372649907 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 clk\[0\] sdram_clk~output " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_for_disp.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1638372649912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638372650193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638372651402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638372652744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638372652782 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638372661082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638372661083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638372662305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1638372667404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638372667404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638372673684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1638372673686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638372673686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.31 " "Total time spent on timing analysis during the Fitter is 9.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1638372673868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638372673925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638372674508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638372674561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638372675103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638372676372 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638372677164 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_gray_kn 3.3-V LVTTL R9 " "Pin start_gray_kn uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_gray_kn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC_cam 3.3-V LVTTL T12 " "Pin VSYNC_cam uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VSYNC_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC_cam" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VSYNC_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tft_sdo 3.3-V LVTTL P9 " "Pin tft_sdo uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tft_sdo } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_sdo" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_sdo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL N16 " "Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL N15 " "Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL L15 " "Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL L16 " "Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL K15 " "Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL K16 " "Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL J15 " "Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL J16 " "Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL C15 " "Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL C16 " "Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL D15 " "Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL D16 " "Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL F16 " "Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL F15 " "Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL D12 " "Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL C14 " "Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL E15 " "Pin rst uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL M16 " "Pin clk50 uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PCLK_cam 3.3-V LVTTL T13 " "Pin PCLK_cam uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCLK_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCLK_cam" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCLK_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HREF_cam 3.3-V LVTTL R12 " "Pin HREF_cam uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HREF_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HREF_cam" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HREF_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[0\] 3.3-V LVTTL A11 " "Pin data_cam\[0\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[1\] 3.3-V LVTTL B11 " "Pin data_cam\[1\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[2\] 3.3-V LVTTL A12 " "Pin data_cam\[2\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[2\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[3\] 3.3-V LVTTL B12 " "Pin data_cam\[3\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[4\] 3.3-V LVTTL A13 " "Pin data_cam\[4\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[5\] 3.3-V LVTTL B13 " "Pin data_cam\[5\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[6\] 3.3-V LVTTL T15 " "Pin data_cam\[6\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[7\] 3.3-V LVTTL T14 " "Pin data_cam\[7\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1638372677196 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638372677196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638372677612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5670 " "Peak virtual memory: 5670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638372678875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 23:31:18 2021 " "Processing ended: Wed Dec 01 23:31:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638372678875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638372678875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638372678875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638372678875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638372680281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638372680282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 23:31:20 2021 " "Processing started: Wed Dec 01 23:31:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638372680282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638372680282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638372680282 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638372681428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638372681455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638372681955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 23:31:21 2021 " "Processing ended: Wed Dec 01 23:31:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638372681955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638372681955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638372681955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638372681955 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638372682574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638372683474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638372683475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 23:31:23 2021 " "Processing started: Wed Dec 01 23:31:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638372683475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638372683475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cam_proj -c cam_proj " "Command: quartus_sta cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638372683475 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1638372683536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638372683828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1638372683869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1638372683869 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1638372684354 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kul1 " "Entity dcfifo_kul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p0o1 " "Entity dcfifo_p0o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1638372684451 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1638372684451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1638372684470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684471 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1638372684471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1638372684473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684473 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1638372684473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1638372684474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1638372684474 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1638372684475 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r " "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy " "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_cam PCLK_cam " "create_clock -period 1.000 -name PCLK_cam PCLK_cam" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep " "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP " "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\] " "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1638372684618 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1638372684636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1638372684638 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1638372684641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1638372684657 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1638372685282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1638372685282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.007 " "Worst-case setup slack is -18.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.007           -6145.065 clk50  " "  -18.007           -6145.065 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.645             -93.390 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.645             -93.390 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.062           -2796.723 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.062           -2796.723 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.543             -64.483 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -5.543             -64.483 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.945            -218.412 sdram_controller:SDRAM\|rd_ready_r  " "   -3.945            -218.412 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.629            -139.399 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.629            -139.399 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425            -257.256 sdram_controller:SDRAM\|busy  " "   -3.425            -257.256 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088            -101.228 PCLK_cam  " "   -2.088            -101.228 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -31.361 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -2.078             -31.361 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -3.485 TOP:neiroset\|nextstep  " "   -0.697              -3.485 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.095               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   32.095               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372685284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.000 " "Worst-case hold slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.181 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -3.000             -50.181 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248              -9.349 sdram_controller:SDRAM\|rd_ready_r  " "   -1.248              -9.349 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.167               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.175               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 PCLK_cam  " "    0.176               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk50  " "    0.297               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.310               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 sdram_controller:SDRAM\|busy  " "    0.342               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 TOP:neiroset\|nextstep  " "    0.581               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372685318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.961 " "Worst-case recovery slack is -0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961              -7.850 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -0.961              -7.850 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372685322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.573               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372685325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -119.818 PCLK_cam  " "   -3.000            -119.818 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484             -24.420 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.484             -24.420 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -659.176 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -659.176 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -152.176 sdram_controller:SDRAM\|busy  " "   -2.174            -152.176 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -135.176 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -135.176 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TOP:neiroset\|nextstep  " "   -1.000              -5.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326             -19.959 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.326             -19.959 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.241               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.241               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.750               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.409               0.000 clk50  " "    9.409               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.739               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.739               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372685328 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 129 synchronizer chains. " "Report Metastability: Found 129 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 129 " "Number of Synchronizer Chains Found: 129" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.438 ns " "Worst Case Available Settling Time: 16.438 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372686162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1638372686178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1638372686209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1638372687041 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1638372687314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687316 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1638372687417 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1638372687417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.863 " "Worst-case setup slack is -15.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.863           -5413.054 clk50  " "  -15.863           -5413.054 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.250             -82.200 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.250             -82.200 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.263           -2436.777 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -5.263           -2436.777 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.862             -55.933 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.862             -55.933 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469            -188.389 sdram_controller:SDRAM\|rd_ready_r  " "   -3.469            -188.389 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203            -123.234 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.203            -123.234 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.931            -220.817 sdram_controller:SDRAM\|busy  " "   -2.931            -220.817 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872             -28.329 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -1.872             -28.329 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776             -82.569 PCLK_cam  " "   -1.776             -82.569 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -2.435 TOP:neiroset\|nextstep  " "   -0.487              -2.435 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.936               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   32.936               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372687430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.637 " "Worst-case hold slack is -2.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637             -43.892 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -2.637             -43.892 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -7.556 sdram_controller:SDRAM\|rd_ready_r  " "   -1.010              -7.556 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.157               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 PCLK_cam  " "    0.183               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.254               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 clk50  " "    0.272               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 sdram_controller:SDRAM\|busy  " "    0.299               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.308               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 TOP:neiroset\|nextstep  " "    0.522               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372687478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.836 " "Worst-case recovery slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -6.575 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -0.836              -6.575 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372687495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.610 " "Worst-case removal slack is 0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.610               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372687511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -119.279 PCLK_cam  " "   -3.000            -119.279 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484             -24.420 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.484             -24.420 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -659.176 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -659.176 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -152.176 sdram_controller:SDRAM\|busy  " "   -2.174            -152.176 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -135.176 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -135.176 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TOP:neiroset\|nextstep  " "   -1.000              -5.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206             -13.933 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.206             -13.933 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.237               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.237               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.745               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 clk50  " "    9.434               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.746               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372687527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 129 synchronizer chains. " "Report Metastability: Found 129 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 129 " "Number of Synchronizer Chains Found: 129" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.803 ns " "Worst Case Available Settling Time: 16.803 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372688785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1638372688823 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689164 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1638372689164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1638372689198 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1638372689198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.061 " "Worst-case setup slack is -10.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.061           -3437.229 clk50  " "  -10.061           -3437.229 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.317             -50.688 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.317             -50.688 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084           -1333.199 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.084           -1333.199 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804             -30.698 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.804             -30.698 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -87.428 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.274             -87.428 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793             -89.893 sdram_controller:SDRAM\|rd_ready_r  " "   -1.793             -89.893 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531             -99.686 sdram_controller:SDRAM\|busy  " "   -1.531             -99.686 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903             -12.196 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.903             -12.196 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681             -21.334 PCLK_cam  " "   -0.681             -21.334 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 TOP:neiroset\|nextstep  " "    0.082               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.697               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   35.697               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372689222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.826 " "Worst-case hold slack is -1.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826             -30.657 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -1.826             -30.657 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912              -7.003 sdram_controller:SDRAM\|rd_ready_r  " "   -0.912              -7.003 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.081 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -0.081              -0.081 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.040               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 PCLK_cam  " "    0.071               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.147               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk50  " "    0.149               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 sdram_controller:SDRAM\|busy  " "    0.156               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 TOP:neiroset\|nextstep  " "    0.313               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372689281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.192 " "Worst-case recovery slack is -0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.960 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -0.192              -0.960 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372689307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.267               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372689334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -127.661 PCLK_cam  " "   -3.000            -127.661 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -631.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -1.000            -631.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -124.000 sdram_controller:SDRAM\|busy  " "   -1.000            -124.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 sdram_controller:SDRAM\|rd_ready_r  " "   -1.000            -107.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.000             -17.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TOP:neiroset\|nextstep  " "   -1.000              -5.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -2.436 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.076              -2.436 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.277               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.277               0.000 pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.783               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.203               0.000 clk50  " "    9.203               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.749               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638372689363 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 129 synchronizer chains. " "Report Metastability: Found 129 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 129 " "Number of Synchronizer Chains Found: 129" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.935 ns " "Worst Case Available Settling Time: 17.935 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1638372691083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1638372691643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1638372691644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638372692112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 23:31:32 2021 " "Processing ended: Wed Dec 01 23:31:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638372692112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638372692112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638372692112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638372692112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638372693924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638372693925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 23:31:33 2021 " "Processing started: Wed Dec 01 23:31:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638372693925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638372693925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638372693925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_slow.vo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_slow.vo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372695423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_slow.vo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_slow.vo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372696131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_fast.vo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_fast.vo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372696831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj.vo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj.vo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372697556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_v_slow.sdo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372698123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_v_slow.sdo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372698688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_v_fast.sdo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372699269 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_v.sdo C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_v.sdo in folder \"C:/Users/Administrator/Downloads/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1638372699854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638372699974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 23:31:39 2021 " "Processing ended: Wed Dec 01 23:31:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638372699974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638372699974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638372699974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638372699974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 388 s " "Quartus II Full Compilation was successful. 0 errors, 388 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638372700673 ""}
