#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 28 20:00:25 2021
# Process ID: 11476
# Current directory: D:/verilog HDL project/test/CPU/CPU.sim/sim_1/behav/xsim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1716 D:\verilog HDL project\test\CPU\CPU.sim\sim_1\behav\xsim\Jal_sim_behav.wdb
# Log file: D:/verilog HDL project/test/CPU/CPU.sim/sim_1/behav/xsim/vivado.log
# Journal file: D:/verilog HDL project/test/CPU/CPU.sim/sim_1/behav/xsim\vivado.jou
#-----------------------------------------------------------
start_gui
open_wave_database {D:\verilog HDL project\test\CPU\CPU.sim\sim_1\behav\xsim\Jal_sim_behav.wdb}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.480 ; gain = 0.000
open_wave_database: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 20:01:29 2021...
