

================================================================
== Vivado HLS Report for 'example_stream_plus1_512_512_s'
================================================================
* Date:           Sun Dec  5 19:08:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.880 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          2|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_V_data_V, i64* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_V_data_V, i64* %m_axis_V_keep_V, i1* %m_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str74)"   --->   Operation 8 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%call_ret = call fastcc { i512, i64, i1 } @"read_stream<512, 512>"(i512* %s_axis_V_data_V, i64* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_cmodel.cpp:98]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%acc_data_V_1 = extractvalue { i512, i64, i1 } %call_ret, 0" [../finn_rtl_krnl_cmodel.cpp:98]   --->   Operation 10 'extractvalue' 'acc_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%acc_keep_V = extractvalue { i512, i64, i1 } %call_ret, 1" [../finn_rtl_krnl_cmodel.cpp:98]   --->   Operation 11 'extractvalue' 'acc_keep_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%acc_last_V = extractvalue { i512, i64, i1 } %call_ret, 2" [../finn_rtl_krnl_cmodel.cpp:98]   --->   Operation 12 'extractvalue' 'acc_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %acc_data_V_1 to i32" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 13 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln215 = add i32 1, %trunc_ln647" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 14 'add' 'add_ln215' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_4_1_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 32, i32 63)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 15 'partselect' 'p_Result_4_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln215_1 = add i32 1, %p_Result_4_1_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 16 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_4_2_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 64, i32 95)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 17 'partselect' 'p_Result_4_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.88ns)   --->   "%add_ln215_2 = add i32 1, %p_Result_4_2_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 18 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_4_3_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 96, i32 127)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 19 'partselect' 'p_Result_4_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln215_3 = add i32 1, %p_Result_4_3_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 20 'add' 'add_ln215_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_4_4_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 128, i32 159)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 21 'partselect' 'p_Result_4_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln215_4 = add i32 1, %p_Result_4_4_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 22 'add' 'add_ln215_4' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4_5_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 160, i32 191)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 23 'partselect' 'p_Result_4_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.88ns)   --->   "%add_ln215_5 = add i32 1, %p_Result_4_5_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 24 'add' 'add_ln215_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_4_6_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 192, i32 223)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 25 'partselect' 'p_Result_4_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.88ns)   --->   "%add_ln215_6 = add i32 1, %p_Result_4_6_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 26 'add' 'add_ln215_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_4_7_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 224, i32 255)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 27 'partselect' 'p_Result_4_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln215_7 = add i32 1, %p_Result_4_7_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 28 'add' 'add_ln215_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_4_8_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 256, i32 287)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 29 'partselect' 'p_Result_4_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln215_8 = add i32 1, %p_Result_4_8_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 30 'add' 'add_ln215_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4_9_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 288, i32 319)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 31 'partselect' 'p_Result_4_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln215_9 = add i32 1, %p_Result_4_9_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 32 'add' 'add_ln215_9' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 320, i32 351)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 33 'partselect' 'p_Result_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln215_10 = add i32 1, %p_Result_4_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 34 'add' 'add_ln215_10' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_4_10_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 352, i32 383)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 35 'partselect' 'p_Result_4_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln215_11 = add i32 1, %p_Result_4_10_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 36 'add' 'add_ln215_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_4_11_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 384, i32 415)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 37 'partselect' 'p_Result_4_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln215_12 = add i32 1, %p_Result_4_11_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 38 'add' 'add_ln215_12' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_4_12_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 416, i32 447)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 39 'partselect' 'p_Result_4_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.88ns)   --->   "%add_ln215_13 = add i32 1, %p_Result_4_12_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 40 'add' 'add_ln215_13' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_4_13_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 448, i32 479)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 41 'partselect' 'p_Result_4_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln215_14 = add i32 1, %p_Result_4_13_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 42 'add' 'add_ln215_14' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_4_14_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_data_V_1, i32 480, i32 511)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 43 'partselect' 'p_Result_4_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln215_15 = add i32 1, %p_Result_4_14_i" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 44 'add' 'add_ln215_15' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%acc_data_V = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_15, i32 %add_ln215_14, i32 %add_ln215_13, i32 %add_ln215_12, i32 %add_ln215_11, i32 %add_ln215_10, i32 %add_ln215_9, i32 %add_ln215_8, i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)" [../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99]   --->   Operation 45 'bitconcatenate' 'acc_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call fastcc void @"write_stream<512, 512>"(i512 %acc_data_V, i64 %acc_keep_V, i1 %acc_last_V, i512* %m_axis_V_data_V, i64* %m_axis_V_keep_V, i1* %m_axis_V_last_V)" [../finn_rtl_krnl_cmodel.cpp:100]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %acc_last_V, label %0, label %._crit_edge" [../finn_rtl_krnl_cmodel.cpp:95]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../finn_rtl_krnl_cmodel.cpp:104]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.88ns
The critical path consists of the following:
	'call' operation ('call_ret', ../finn_rtl_krnl_cmodel.cpp:98) to 'read_stream<512, 512>' [12]  (0 ns)
	'add' operation ('add_ln215', ../finn_rtl_krnl_cmodel.cpp:81->../finn_rtl_krnl_cmodel.cpp:99) [17]  (0.88 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
