
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/sources_1/bd/design_1/ip/design_1_Nand_Gate_0_0/design_1_Nand_Gate_0_0.dcp' for cell 'design_1_i/Nand_Gate_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [e:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [e:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [E:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_0_IBUF_BUFG'. [E:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/constrs_1/new/Constraints.xdc:6]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/constrs_1/new/Constraints.xdc:6]
Finished Parsing XDC File [E:/FYP/FPGA_XILINX 2/VIO_Virtual_Input_Output/VIO_Virtual_Input_Output.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 646.297 ; gain = 337.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 660.168 ; gain = 13.871

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 196f1353d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1221.516 ; gain = 561.348

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
