{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609569871940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569871945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 14:44:31 2021 " "Processing started: Sat Jan 02 14:44:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569871945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569871945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569871945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609569872521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609569872521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sound_Top " "Found entity 1: Sound_Top" {  } { { "Sound_Top.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "I2C_Protocol.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/I2C_Protocol.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_modules.sv 2 2 " "Found 2 design units, including 2 entities, in source file note_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RNG2 " "Found entity 1: RNG2" {  } { { "note_modules.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/note_modules.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880256 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "note_modules.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/note_modules.sv" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/finalproj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/finalproj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc " "Found entity 1: finalproj_soc" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_irq_mapper " "Found entity 1: finalproj_soc_irq_mapper" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0 " "Found entity 1: finalproj_soc_mm_interconnect_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880282 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_003_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880297 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_003 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_003" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880298 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_002 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_002" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880299 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_001 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609569880300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880301 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router " "Found entity 2: finalproj_soc_mm_interconnect_0_router" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sysid_qsys_0 " "Found entity 1: finalproj_soc_sysid_qsys_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalproj_soc_sdram_pll_dffpipe_l2c" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880317 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalproj_soc_sdram_pll_stdsync_sv6" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880317 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_sdram_pll_altpll_lqa2 " "Found entity 3: finalproj_soc_sdram_pll_altpll_lqa2" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880317 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_sdram_pll " "Found entity 4: finalproj_soc_sdram_pll" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_input_efifo_module " "Found entity 1: finalproj_soc_sdram_input_efifo_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880320 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram " "Found entity 2: finalproj_soc_sdram" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_data " "Found entity 1: finalproj_soc_otg_hpi_data" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_cs " "Found entity 1: finalproj_soc_otg_hpi_cs" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_address " "Found entity 1: finalproj_soc_otg_hpi_address" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_onchip_memory2_0 " "Found entity 1: finalproj_soc_onchip_memory2_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0 " "Found entity 1: finalproj_soc_nios2_gen2_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproj_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproj_soc_nios2_gen2_0_cpu " "Found entity 21: finalproj_soc_nios2_gen2_0_cpu" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_test_bench" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_keycode " "Found entity 1: finalproj_soc_keycode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproj_soc_jtag_uart_0_sim_scfifo_w" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880358 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalproj_soc_jtag_uart_0_scfifo_w" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880358 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproj_soc_jtag_uart_0_sim_scfifo_r" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880358 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalproj_soc_jtag_uart_0_scfifo_r" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880358 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_jtag_uart_0 " "Found entity 5: finalproj_soc_jtag_uart_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_yellow.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprites_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_yellow " "Found entity 1: sprite_yellow" {  } { { "sprites_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites_yellow.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880362 ""} { "Info" "ISGN_ENTITY_NAME" "2 sprite_red " "Found entity 2: sprite_red" {  } { { "sprites_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites_yellow.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880362 ""} { "Info" "ISGN_ENTITY_NAME" "3 sprite_green " "Found entity 3: sprite_green" {  } { { "sprites_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites_yellow.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880362 ""} { "Info" "ISGN_ENTITY_NAME" "4 sprite_blue " "Found entity 4: sprite_blue" {  } { { "sprites_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites_yellow.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(44) " "Verilog HDL warning at hpi_io_intf.sv(44): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/hpi_io_intf.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609569880363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_yellow.sv 11 11 " "Found 11 design units, including 11 entities, in source file ram_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_yellow " "Found entity 1: frameRAM_yellow" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "2 frameRAM_blue " "Found entity 2: frameRAM_blue" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "3 frameRAM_green " "Found entity 3: frameRAM_green" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "4 frameRAM_red " "Found entity 4: frameRAM_red" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "5 frameRAM_circle " "Found entity 5: frameRAM_circle" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "6 frameRAM_doom " "Found entity 6: frameRAM_doom" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "7 frameRAM_p " "Found entity 7: frameRAM_p" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "8 frameRAM_num " "Found entity 8: frameRAM_num" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "9 frameRAM_bg " "Found entity 9: frameRAM_bg" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "10 frameRAM_start " "Found entity 10: frameRAM_start" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""} { "Info" "ISGN_ENTITY_NAME" "11 frameRAM_sh " "Found entity 11: frameRAM_sh" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880378 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "toplevel.sv(315) " "Verilog HDL Module Instantiation warning at toplevel.sv(315): ignored dangling comma in List of Port Connections" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 315 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1609569880379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880744 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoring.sv 1 1 " "Found 1 design units, including 1 entities, in source file scoring.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "scoring.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/scoring.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "USB_Clock_PLL.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/USB_Clock_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_yellow2 " "Found entity 1: sprite_yellow2" {  } { { "sprites.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880754 ""} { "Info" "ISGN_ENTITY_NAME" "2 sprite_red2 " "Found entity 2: sprite_red2" {  } { { "sprites.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880754 ""} { "Info" "ISGN_ENTITY_NAME" "3 sprite_green2 " "Found entity 3: sprite_green2" {  } { { "sprites.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880754 ""} { "Info" "ISGN_ENTITY_NAME" "4 sprite_blue2 " "Found entity 4: sprite_blue2" {  } { { "sprites.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sprites.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file music_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_rom " "Found entity 1: music_rom" {  } { { "music_rom.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/music_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569880756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569880756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_bbit2 Color_Mapper.sv(677) " "Verilog HDL Implicit Net warning at Color_Mapper.sv(677): created implicit net for \"do_bbit2\"" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 677 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_bbit1 Color_Mapper.sv(685) " "Verilog HDL Implicit Net warning at Color_Mapper.sv(685): created implicit net for \"do_bbit1\"" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 685 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_bbit0 Color_Mapper.sv(692) " "Verilog HDL Implicit Net warning at Color_Mapper.sv(692): created implicit net for \"do_bbit0\"" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 692 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_MCLK toplevel.sv(202) " "Verilog HDL Implicit Net warning at toplevel.sv(202): created implicit net for \"AUD_MCLK\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_red2 toplevel.sv(223) " "Verilog HDL Implicit Net warning at toplevel.sv(223): created implicit net for \"is_sprite_red2\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_blue2 toplevel.sv(224) " "Verilog HDL Implicit Net warning at toplevel.sv(224): created implicit net for \"is_sprite_blue2\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_green2 toplevel.sv(225) " "Verilog HDL Implicit Net warning at toplevel.sv(225): created implicit net for \"is_sprite_green2\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_yellow2 toplevel.sv(226) " "Verilog HDL Implicit Net warning at toplevel.sv(226): created implicit net for \"is_sprite_yellow2\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_red3 toplevel.sv(227) " "Verilog HDL Implicit Net warning at toplevel.sv(227): created implicit net for \"is_sprite_red3\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_blue3 toplevel.sv(228) " "Verilog HDL Implicit Net warning at toplevel.sv(228): created implicit net for \"is_sprite_blue3\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_green3 toplevel.sv(229) " "Verilog HDL Implicit Net warning at toplevel.sv(229): created implicit net for \"is_sprite_green3\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_yellow3 toplevel.sv(230) " "Verilog HDL Implicit Net warning at toplevel.sv(230): created implicit net for \"is_sprite_yellow3\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_red4 toplevel.sv(231) " "Verilog HDL Implicit Net warning at toplevel.sv(231): created implicit net for \"is_sprite_red4\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_blue4 toplevel.sv(232) " "Verilog HDL Implicit Net warning at toplevel.sv(232): created implicit net for \"is_sprite_blue4\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_green4 toplevel.sv(233) " "Verilog HDL Implicit Net warning at toplevel.sv(233): created implicit net for \"is_sprite_green4\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_yellow4 toplevel.sv(234) " "Verilog HDL Implicit Net warning at toplevel.sv(234): created implicit net for \"is_sprite_yellow4\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_red5 toplevel.sv(235) " "Verilog HDL Implicit Net warning at toplevel.sv(235): created implicit net for \"is_sprite_red5\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_blue5 toplevel.sv(236) " "Verilog HDL Implicit Net warning at toplevel.sv(236): created implicit net for \"is_sprite_blue5\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_green5 toplevel.sv(237) " "Verilog HDL Implicit Net warning at toplevel.sv(237): created implicit net for \"is_sprite_green5\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_yellow5 toplevel.sv(238) " "Verilog HDL Implicit Net warning at toplevel.sv(238): created implicit net for \"is_sprite_yellow5\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_greenn1 toplevel.sv(295) " "Verilog HDL Implicit Net warning at toplevel.sv(295): created implicit net for \"is_sprite_greenn1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_sprite_yyellow1 toplevel.sv(296) " "Verilog HDL Implicit Net warning at toplevel.sv(296): created implicit net for \"is_sprite_yyellow1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greenn_x_pos1 toplevel.sv(494) " "Verilog HDL Implicit Net warning at toplevel.sv(494): created implicit net for \"greenn_x_pos1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 494 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greenn_y_pos1 toplevel.sv(495) " "Verilog HDL Implicit Net warning at toplevel.sv(495): created implicit net for \"greenn_y_pos1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 495 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yyellow_x_pos1 toplevel.sv(567) " "Verilog HDL Implicit Net warning at toplevel.sv(567): created implicit net for \"yyellow_x_pos1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 567 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yyellow_y_pos1 toplevel.sv(568) " "Verilog HDL Implicit Net warning at toplevel.sv(568): created implicit net for \"yyellow_y_pos1\"" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 568 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880758 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609569880772 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609569880772 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609569880772 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609569880773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609569880877 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR toplevel.sv(16) " "Output port \"SRAM_ADDR\" at toplevel.sv(16) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..3\] toplevel.sv(55) " "Output port \"LEDR\[17..3\]\" at toplevel.sv(55) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N toplevel.sv(18) " "Output port \"SRAM_UB_N\" at toplevel.sv(18) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N toplevel.sv(19) " "Output port \"SRAM_LB_N\" at toplevel.sv(19) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N toplevel.sv(20) " "Output port \"SRAM_CE_N\" at toplevel.sv(20) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N toplevel.sv(21) " "Output port \"SRAM_OE_N\" at toplevel.sv(21) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N toplevel.sv(22) " "Output port \"SRAM_WE_N\" at toplevel.sv(22) has no driver" {  } { { "toplevel.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569880883 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "toplevel.sv" "hpi_io_inst" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc finalproj_soc:nios_system " "Elaborating entity \"finalproj_soc\" for hierarchy \"finalproj_soc:nios_system\"" {  } { { "toplevel.sv" "nios_system" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproj_soc_jtag_uart_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "jtag_uart_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_w finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_w" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569880943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "wfifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881198 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569881198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569881402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569881402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_r finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_r" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "finalproj_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569881690 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569881690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_keycode finalproj_soc:nios_system\|finalproj_soc_keycode:keycode " "Elaborating entity \"finalproj_soc_keycode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_keycode:keycode\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "keycode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproj_soc_nios2_gen2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "nios2_gen2_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" "cpu" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569881980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_test_bench finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882174 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569882174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569882219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569882219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882317 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569882317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882482 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569882482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569882526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569882526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882629 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569882629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_onchip_memory2_0 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproj_soc_onchip_memory2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "onchip_memory2_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproj_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproj_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569882705 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569882705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdh1 " "Found entity 1: altsyncram_qdh1" {  } { { "db/altsyncram_qdh1.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_qdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569882747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569882747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdh1 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated " "Elaborating entity \"altsyncram_qdh1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_address finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"finalproj_soc_otg_hpi_address\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "otg_hpi_address" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_cs finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"finalproj_soc_otg_hpi_cs\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "otg_hpi_cs" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_data finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"finalproj_soc_otg_hpi_data\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "otg_hpi_data" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram finalproj_soc:nios_system\|finalproj_soc_sdram:sdram " "Elaborating entity \"finalproj_soc_sdram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sdram" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_input_efifo_module finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module " "Elaborating entity \"finalproj_soc_sdram_input_efifo_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "the_finalproj_soc_sdram_input_efifo_module" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569882997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalproj_soc_sdram_pll\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sdram_pll" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_stdsync_sv6 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproj_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "stdsync2" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_dffpipe_l2c finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproj_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "dffpipe3" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_altpll_lqa2 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"finalproj_soc_sdram_pll_altpll_lqa2\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "sd1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sysid_qsys_0 finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproj_soc_sysid_qsys_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sysid_qsys_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "mm_interconnect_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "otg_hpi_reset_s1_translator" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_002" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_003" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "crosser" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569883976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_irq_mapper finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalproj_soc_irq_mapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "irq_mapper" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller_001" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller_002" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/finalproj_soc.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "toplevel.sv" "vga_clk_instance" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/vga_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/vga_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609569884189 ""}  } { { "vga_clk.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/vga_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609569884189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569884233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569884233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "toplevel.sv" "vga_controller_instance" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ctr_onesec_top " "Elaborating entity \"counter\" for hierarchy \"counter:ctr_onesec_top\"" {  } { { "toplevel.sv" "ctr_onesec_top" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG2 RNG2:rng " "Elaborating entity \"RNG2\" for hierarchy \"RNG2:rng\"" {  } { { "toplevel.sv" "rng" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge note_modules.sv(60) " "Verilog HDL or VHDL warning at note_modules.sv(60): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "note_modules.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/note_modules.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609569884258 "|toplevel|RNG2:rng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 note_modules.sv(89) " "Verilog HDL assignment warning at note_modules.sv(89): truncated value with size 32 to match size of target (13)" {  } { { "note_modules.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/note_modules.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609569884259 "|toplevel|RNG2:rng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_sh RNG2:rng\|frameRAM_sh:sh " "Elaborating entity \"frameRAM_sh\" for hierarchy \"RNG2:rng\|frameRAM_sh:sh\"" {  } { { "note_modules.sv" "sh" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/note_modules.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884267 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "409 0 468 ram_yellow.sv(511) " "Verilog HDL warning at ram_yellow.sv(511): number of words (409) in memory file does not match the number of elements in the address range \[0:468\]" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 511 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609569884268 "|toplevel|RNG2:rng|frameRAM_sh:sh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(507) " "Net \"mem.data_a\" at ram_yellow.sv(507) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 507 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884271 "|toplevel|RNG2:rng|frameRAM_sh:sh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(507) " "Net \"mem.waddr_a\" at ram_yellow.sv(507) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 507 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884271 "|toplevel|RNG2:rng|frameRAM_sh:sh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(507) " "Net \"mem.we_a\" at ram_yellow.sv(507) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 507 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884271 "|toplevel|RNG2:rng|frameRAM_sh:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:col " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:col\"" {  } { { "toplevel.sv" "col" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counterr Color_Mapper.sv(72) " "Verilog HDL or VHDL warning at Color_Mapper.sv(72): object \"counterr\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609569884294 "|toplevel|color_mapper:col"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "counterr_in Color_Mapper.sv(72) " "Verilog HDL warning at Color_Mapper.sv(72): object counterr_in used but never assigned" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1609569884294 "|toplevel|color_mapper:col"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge Color_Mapper.sv(107) " "Verilog HDL or VHDL warning at Color_Mapper.sv(107): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609569884295 "|toplevel|color_mapper:col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_yellow color_mapper:col\|frameRAM_yellow:y1 " "Elaborating entity \"frameRAM_yellow\" for hierarchy \"color_mapper:col\|frameRAM_yellow:y1\"" {  } { { "Color_Mapper.sv" "y1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884362 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(16) " "Net \"mem.data_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884396 "|toplevel|color_mapper:col|frameRAM_yellow:y1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(16) " "Net \"mem.waddr_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884396 "|toplevel|color_mapper:col|frameRAM_yellow:y1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(16) " "Net \"mem.we_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884396 "|toplevel|color_mapper:col|frameRAM_yellow:y1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_red color_mapper:col\|frameRAM_red:r1 " "Elaborating entity \"frameRAM_red\" for hierarchy \"color_mapper:col\|frameRAM_red:r1\"" {  } { { "Color_Mapper.sv" "r1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884426 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(87) " "Net \"mem.data_a\" at ram_yellow.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884459 "|toplevel|color_mapper:col|frameRAM_red:r1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(87) " "Net \"mem.waddr_a\" at ram_yellow.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884459 "|toplevel|color_mapper:col|frameRAM_red:r1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(87) " "Net \"mem.we_a\" at ram_yellow.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884459 "|toplevel|color_mapper:col|frameRAM_red:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_blue color_mapper:col\|frameRAM_blue:b1 " "Elaborating entity \"frameRAM_blue\" for hierarchy \"color_mapper:col\|frameRAM_blue:b1\"" {  } { { "Color_Mapper.sv" "b1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884480 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(39) " "Net \"mem.data_a\" at ram_yellow.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884511 "|toplevel|color_mapper:col|frameRAM_blue:b1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(39) " "Net \"mem.waddr_a\" at ram_yellow.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884511 "|toplevel|color_mapper:col|frameRAM_blue:b1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(39) " "Net \"mem.we_a\" at ram_yellow.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884512 "|toplevel|color_mapper:col|frameRAM_blue:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_green color_mapper:col\|frameRAM_green:g1 " "Elaborating entity \"frameRAM_green\" for hierarchy \"color_mapper:col\|frameRAM_green:g1\"" {  } { { "Color_Mapper.sv" "g1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884533 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(63) " "Net \"mem.data_a\" at ram_yellow.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884565 "|toplevel|color_mapper:col|frameRAM_green:g1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(63) " "Net \"mem.waddr_a\" at ram_yellow.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884565 "|toplevel|color_mapper:col|frameRAM_green:g1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(63) " "Net \"mem.we_a\" at ram_yellow.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884565 "|toplevel|color_mapper:col|frameRAM_green:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_circle color_mapper:col\|frameRAM_circle:c " "Elaborating entity \"frameRAM_circle\" for hierarchy \"color_mapper:col\|frameRAM_circle:c\"" {  } { { "Color_Mapper.sv" "c" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884731 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(113) " "Net \"mem.data_a\" at ram_yellow.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884764 "|toplevel|color_mapper:col|frameRAM_circle:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(113) " "Net \"mem.waddr_a\" at ram_yellow.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884764 "|toplevel|color_mapper:col|frameRAM_circle:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(113) " "Net \"mem.we_a\" at ram_yellow.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884764 "|toplevel|color_mapper:col|frameRAM_circle:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_doom color_mapper:col\|frameRAM_doom:d " "Elaborating entity \"frameRAM_doom\" for hierarchy \"color_mapper:col\|frameRAM_doom:d\"" {  } { { "Color_Mapper.sv" "d" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884786 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(137) " "Net \"mem.data_a\" at ram_yellow.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884823 "|toplevel|color_mapper:col|frameRAM_doom:d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(137) " "Net \"mem.waddr_a\" at ram_yellow.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884823 "|toplevel|color_mapper:col|frameRAM_doom:d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(137) " "Net \"mem.we_a\" at ram_yellow.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884823 "|toplevel|color_mapper:col|frameRAM_doom:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_p color_mapper:col\|frameRAM_p:p1 " "Elaborating entity \"frameRAM_p\" for hierarchy \"color_mapper:col\|frameRAM_p:p1\"" {  } { { "Color_Mapper.sv" "p1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884862 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(371) " "Net \"mem.data_a\" at ram_yellow.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884864 "|toplevel|color_mapper:col|frameRAM_p:p1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(371) " "Net \"mem.waddr_a\" at ram_yellow.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884864 "|toplevel|color_mapper:col|frameRAM_p:p1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(371) " "Net \"mem.we_a\" at ram_yellow.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884864 "|toplevel|color_mapper:col|frameRAM_p:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_num color_mapper:col\|frameRAM_num:p11 " "Elaborating entity \"frameRAM_num\" for hierarchy \"color_mapper:col\|frameRAM_num:p11\"" {  } { { "Color_Mapper.sv" "p11" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884891 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.data_a 0 ram_yellow.sv(395) " "Net \"mem0.data_a\" at ram_yellow.sv(395) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.waddr_a 0 ram_yellow.sv(395) " "Net \"mem0.waddr_a\" at ram_yellow.sv(395) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.data_a 0 ram_yellow.sv(396) " "Net \"mem1.data_a\" at ram_yellow.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.waddr_a 0 ram_yellow.sv(396) " "Net \"mem1.waddr_a\" at ram_yellow.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.data_a 0 ram_yellow.sv(397) " "Net \"mem2.data_a\" at ram_yellow.sv(397) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.waddr_a 0 ram_yellow.sv(397) " "Net \"mem2.waddr_a\" at ram_yellow.sv(397) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.data_a 0 ram_yellow.sv(398) " "Net \"mem3.data_a\" at ram_yellow.sv(398) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 398 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.waddr_a 0 ram_yellow.sv(398) " "Net \"mem3.waddr_a\" at ram_yellow.sv(398) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 398 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.data_a 0 ram_yellow.sv(399) " "Net \"mem4.data_a\" at ram_yellow.sv(399) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.waddr_a 0 ram_yellow.sv(399) " "Net \"mem4.waddr_a\" at ram_yellow.sv(399) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.data_a 0 ram_yellow.sv(400) " "Net \"mem5.data_a\" at ram_yellow.sv(400) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.waddr_a 0 ram_yellow.sv(400) " "Net \"mem5.waddr_a\" at ram_yellow.sv(400) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.data_a 0 ram_yellow.sv(401) " "Net \"mem6.data_a\" at ram_yellow.sv(401) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.waddr_a 0 ram_yellow.sv(401) " "Net \"mem6.waddr_a\" at ram_yellow.sv(401) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.data_a 0 ram_yellow.sv(402) " "Net \"mem7.data_a\" at ram_yellow.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884903 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.waddr_a 0 ram_yellow.sv(402) " "Net \"mem7.waddr_a\" at ram_yellow.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.data_a 0 ram_yellow.sv(403) " "Net \"mem8.data_a\" at ram_yellow.sv(403) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.waddr_a 0 ram_yellow.sv(403) " "Net \"mem8.waddr_a\" at ram_yellow.sv(403) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.data_a 0 ram_yellow.sv(404) " "Net \"mem9.data_a\" at ram_yellow.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.waddr_a 0 ram_yellow.sv(404) " "Net \"mem9.waddr_a\" at ram_yellow.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem0.we_a 0 ram_yellow.sv(395) " "Net \"mem0.we_a\" at ram_yellow.sv(395) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem1.we_a 0 ram_yellow.sv(396) " "Net \"mem1.we_a\" at ram_yellow.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.we_a 0 ram_yellow.sv(397) " "Net \"mem2.we_a\" at ram_yellow.sv(397) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem3.we_a 0 ram_yellow.sv(398) " "Net \"mem3.we_a\" at ram_yellow.sv(398) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 398 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem4.we_a 0 ram_yellow.sv(399) " "Net \"mem4.we_a\" at ram_yellow.sv(399) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem5.we_a 0 ram_yellow.sv(400) " "Net \"mem5.we_a\" at ram_yellow.sv(400) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem6.we_a 0 ram_yellow.sv(401) " "Net \"mem6.we_a\" at ram_yellow.sv(401) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem7.we_a 0 ram_yellow.sv(402) " "Net \"mem7.we_a\" at ram_yellow.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem8.we_a 0 ram_yellow.sv(403) " "Net \"mem8.we_a\" at ram_yellow.sv(403) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem9.we_a 0 ram_yellow.sv(404) " "Net \"mem9.we_a\" at ram_yellow.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609569884904 "|toplevel|color_mapper:col|frameRAM_num:p11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_start color_mapper:col\|frameRAM_start:start " "Elaborating entity \"frameRAM_start\" for hierarchy \"color_mapper:col\|frameRAM_start:start\"" {  } { { "Color_Mapper.sv" "start" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Color_Mapper.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569884937 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(483) " "Net \"mem.data_a\" at ram_yellow.sv(483) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609570020447 "|toplevel|color_mapper:col|frameRAM_start:start"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(483) " "Net \"mem.waddr_a\" at ram_yellow.sv(483) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609570020448 "|toplevel|color_mapper:col|frameRAM_start:start"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(483) " "Net \"mem.we_a\" at ram_yellow.sv(483) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/ram_yellow.sv" 483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609570020452 "|toplevel|color_mapper:col|frameRAM_start:start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoring scoring:sc " "Elaborating entity \"scoring\" for hierarchy \"scoring:sc\"" {  } { { "toplevel.sv" "sc" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_red sprite_red:r1 " "Elaborating entity \"sprite_red\" for hierarchy \"sprite_red:r1\"" {  } { { "toplevel.sv" "r1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Top Sound_Top:Sound_Top_inst " "Elaborating entity \"Sound_Top\" for hierarchy \"Sound_Top:Sound_Top_inst\"" {  } { { "toplevel.sv" "Sound_Top_inst" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sound_Top.v(57) " "Verilog HDL assignment warning at Sound_Top.v(57): truncated value with size 32 to match size of target (18)" {  } { { "Sound_Top.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020629 "|toplevel|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sound_Top.v(67) " "Verilog HDL assignment warning at Sound_Top.v(67): truncated value with size 32 to match size of target (4)" {  } { { "Sound_Top.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020630 "|toplevel|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Sound_Top.v(76) " "Verilog HDL assignment warning at Sound_Top.v(76): truncated value with size 32 to match size of target (5)" {  } { { "Sound_Top.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020630 "|toplevel|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sound_Top.v(123) " "Verilog HDL assignment warning at Sound_Top.v(123): truncated value with size 32 to match size of target (4)" {  } { { "Sound_Top.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020630 "|toplevel|Sound_Top:Sound_Top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\"" {  } { { "Sound_Top.v" "I2C" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 I2C_Protocol.v(49) " "Verilog HDL assignment warning at I2C_Protocol.v(49): truncated value with size 32 to match size of target (14)" {  } { { "I2C_Protocol.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/I2C_Protocol.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020638 "|toplevel|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_Protocol.v(63) " "Verilog HDL assignment warning at I2C_Protocol.v(63): truncated value with size 32 to match size of target (5)" {  } { { "I2C_Protocol.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/I2C_Protocol.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609570020638 "|toplevel|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst " "Elaborating entity \"USB_Clock_PLL\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\"" {  } { { "Sound_Top.v" "USB_Clock_PLL_inst" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "USB_Clock_PLL.v" "altpll_component" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/USB_Clock_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "USB_Clock_PLL.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/USB_Clock_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5000000 " "Parameter \"clk1_divide_by\" = \"5000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4803 " "Parameter \"clk1_multiply_by\" = \"4803\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=USB_Clock_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=USB_Clock_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020694 ""}  } { { "USB_Clock_PLL.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/USB_Clock_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609570020694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/usb_clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL_altpll " "Found entity 1: USB_Clock_PLL_altpll" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/usb_clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609570020737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570020737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL_altpll Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated " "Elaborating entity \"USB_Clock_PLL_altpll\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_rom Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst " "Elaborating entity \"music_rom\" for hierarchy \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\"" {  } { { "Sound_Top.v" "contra_ROM_inst" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "altsyncram_component" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/music_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/music_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sound.mif " "Parameter \"init_file\" = \"sound.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609570020846 ""}  } { { "music_rom.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/music_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609570020846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7b1 " "Found entity 1: altsyncram_i7b1" {  } { { "db/altsyncram_i7b1.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_i7b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609570020900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570020900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7b1 Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated " "Elaborating entity \"altsyncram_i7b1\" for hierarchy \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570020901 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "sound.mif 0 " "Width of data items in \"sound.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" 5 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1609570020907 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 101589 0 1 1 " "1 out of 101589 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609570021201 ""}  } { { "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1609570021201 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "65536 101589 D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif " "Memory depth (65536) in the design file differs from memory depth (101589) in the Memory Initialization File \"D:/curriculumFJ/ECE385/lab/DrumMaster/sound.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "music_rom.v" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/music_rom.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1609570021203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609570021586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570021586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_i7b1.tdf" "rden_decode" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_i7b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sob " "Found entity 1: mux_sob" {  } { { "db/mux_sob.tdf" "" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/mux_sob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609570021630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570021630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sob Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated\|mux_sob:mux2 " "Elaborating entity \"mux_sob\" for hierarchy \"Sound_Top:Sound_Top_inst\|music_rom:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_i7b1:auto_generated\|mux_sob:mux2\"" {  } { { "db/altsyncram_i7b1.tdf" "mux2" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/db/altsyncram_i7b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_blue sprite_blue:b1 " "Elaborating entity \"sprite_blue\" for hierarchy \"sprite_blue:b1\"" {  } { { "toplevel.sv" "b1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_green2 sprite_green2:gg1 " "Elaborating entity \"sprite_green2\" for hierarchy \"sprite_green2:gg1\"" {  } { { "toplevel.sv" "gg1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_green sprite_green:g1 " "Elaborating entity \"sprite_green\" for hierarchy \"sprite_green:g1\"" {  } { { "toplevel.sv" "g1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_yellow2 sprite_yellow2:yy1 " "Elaborating entity \"sprite_yellow2\" for hierarchy \"sprite_yellow2:yy1\"" {  } { { "toplevel.sv" "yy1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_yellow sprite_yellow:y1 " "Elaborating entity \"sprite_yellow\" for hierarchy \"sprite_yellow:y1\"" {  } { { "toplevel.sv" "y1" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "toplevel.sv" "hex_inst_0" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/toplevel.sv" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570021765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rden contra_ROM_inst " "Port \"rden\" does not exist in macrofunction \"contra_ROM_inst\"" {  } { { "Sound_Top.v" "contra_ROM_inst" { Text "D:/curriculumFJ/ECE385/lab/DrumMaster/Sound_Top.v" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609570022759 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609570023063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/curriculumFJ/ECE385/lab/DrumMaster/output_files/ECE385_FinalProj.map.smsg " "Generated suppressed messages file D:/curriculumFJ/ECE385/lab/DrumMaster/output_files/ECE385_FinalProj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570023396 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 113 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5182 " "Peak virtual memory: 5182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609570025046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 02 14:47:05 2021 " "Processing ended: Sat Jan 02 14:47:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609570025046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:34 " "Elapsed time: 00:02:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609570025046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609570025046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570025046 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 113 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 113 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609570025690 ""}
