

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_20_15'
================================================================
* Date:           Thu May 22 16:58:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      162|      162|  1.620 us|  1.620 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |      160|      160|        34|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     274|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     274|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_90_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln20_fu_84_p2  |      icmp|   0|  0|  14|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_fu_118_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  33|          18|          14|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|    8|         16|
    |i_fu_40                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i7_reg_176                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i2_reg_181                     |  32|   0|   32|          0|
    |gate_o_addr_reg_150                |   7|   0|    7|          0|
    |i_fu_40                            |   8|   0|    8|          0|
    |tmp_3_reg_171                      |  32|   0|   32|          0|
    |trunc_ln21_reg_161                 |  31|   0|   31|          0|
    |xor_ln21_reg_156                   |   1|   0|    1|          0|
    |gate_o_addr_reg_150                |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 274|  32|  217|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_378_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_378_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_378_p_opcode  |  out|    2|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_378_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_378_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_386_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_386_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_386_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_386_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_390_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_390_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_390_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|grp_fu_390_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_20_15|  return value|
|gate_o_address0      |  out|    7|   ap_memory|                           gate_o|         array|
|gate_o_ce0           |  out|    1|   ap_memory|                           gate_o|         array|
|gate_o_we0           |  out|    1|   ap_memory|                           gate_o|         array|
|gate_o_d0            |  out|   32|   ap_memory|                           gate_o|         array|
|gate_o_address1      |  out|    7|   ap_memory|                           gate_o|         array|
|gate_o_ce1           |  out|    1|   ap_memory|                           gate_o|         array|
|gate_o_q1            |   in|   32|   ap_memory|                           gate_o|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln20 = store i8 0, i8 %i" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 38 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i156"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_8 = load i8 %i" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 40 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%icmp_ln20 = icmp_eq  i8 %i_8, i8 128" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 41 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln20 = add i8 %i_8, i8 1" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.i156.split, void %for.inc.i163.preheader.exitStub" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 43 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %i_8" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 44 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gate_o_addr = getelementptr i32 %gate_o, i64 0, i64 %zext_ln20" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 45 'getelementptr' 'gate_o_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%gate_o_load = load i7 %gate_o_addr" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 46 'load' 'gate_o_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln20 = store i8 %add_ln20, i8 %i" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 47 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%gate_o_load = load i7 %gate_o_addr" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 48 'load' 'gate_o_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %gate_o_load" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 49 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln21, i32 31" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 50 'bitselect' 'bit_sel2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln21 = xor i1 %bit_sel2, i1 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 51 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %bitcast_ln21" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 52 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%xor_ln21_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln21, i31 %trunc_ln21" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 53 'bitconcatenate' 'xor_ln21_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %xor_ln21_2" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 54 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [10/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 55 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 56 [9/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 56 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 57 [8/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 57 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 58 [7/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 58 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 59 [6/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 59 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 60 [5/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 60 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 61 [4/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 61 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 62 [3/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 62 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 63 [2/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 63 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 64 [1/10] (7.14ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln21_1" [/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223->lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 64 'fexp' 'tmp_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 65 [5/5] (7.25ns)   --->   "%add_i7 = fadd i32 %tmp_3, i32 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 65 'fadd' 'add_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 66 [4/5] (7.25ns)   --->   "%add_i7 = fadd i32 %tmp_3, i32 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 66 'fadd' 'add_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 67 [3/5] (7.25ns)   --->   "%add_i7 = fadd i32 %tmp_3, i32 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 67 'fadd' 'add_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 68 [2/5] (7.25ns)   --->   "%add_i7 = fadd i32 %tmp_3, i32 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 68 'fadd' 'add_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 69 [1/5] (7.25ns)   --->   "%add_i7 = fadd i32 %tmp_3, i32 1" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 69 'fadd' 'add_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 70 [16/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 70 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 71 [15/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 71 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 72 [14/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 72 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 73 [13/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 73 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 74 [12/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 74 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 75 [11/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 75 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 76 [10/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 76 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 77 [9/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 77 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 78 [8/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 78 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 79 [7/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 79 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 80 [6/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 80 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 81 [5/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 81 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 82 [4/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 82 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 83 [3/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 83 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 84 [2/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 84 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 85 [1/16] (6.07ns)   --->   "%div_i2 = fdiv i32 1, i32 %add_i7" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 85 'fdiv' 'div_i2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 91 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 1.58>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 86 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 88 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 89 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln21 = store i32 %div_i2, i7 %gate_o_addr" [lstm_hls/rnn.cpp:21->lstm_hls/rnn.cpp:119]   --->   Operation 89 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_34 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i156" [lstm_hls/rnn.cpp:20->lstm_hls/rnn.cpp:119]   --->   Operation 90 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gate_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000000000000000000000000000000]
store_ln20             (store            ) [ 00000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000]
i_8                    (load             ) [ 00000000000000000000000000000000000]
icmp_ln20              (icmp             ) [ 01111111111111111111111111111111110]
add_ln20               (add              ) [ 00000000000000000000000000000000000]
br_ln20                (br               ) [ 00000000000000000000000000000000000]
zext_ln20              (zext             ) [ 00000000000000000000000000000000000]
gate_o_addr            (getelementptr    ) [ 01111111111111111111111111111111111]
store_ln20             (store            ) [ 00000000000000000000000000000000000]
gate_o_load            (load             ) [ 00000000000000000000000000000000000]
bitcast_ln21           (bitcast          ) [ 00000000000000000000000000000000000]
bit_sel2               (bitselect        ) [ 00000000000000000000000000000000000]
xor_ln21               (xor              ) [ 01010000000000000000000000000000000]
trunc_ln21             (trunc            ) [ 01010000000000000000000000000000000]
xor_ln21_2             (bitconcatenate   ) [ 00000000000000000000000000000000000]
bitcast_ln21_1         (bitcast          ) [ 01001111111110000000000000000000000]
tmp_3                  (fexp             ) [ 01000000000001111100000000000000000]
add_i7                 (fadd             ) [ 01000000000000000011111111111111110]
div_i2                 (fdiv             ) [ 01000000000000000000000000000000001]
specpipeline_ln20      (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln20 (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln20      (specloopname     ) [ 00000000000000000000000000000000000]
store_ln21             (store            ) [ 00000000000000000000000000000000000]
br_ln20                (br               ) [ 00000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gate_o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gate_o"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="gate_o_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gate_o_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="33"/>
<pin id="53" dir="0" index="1" bw="32" slack="1"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="57" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gate_o_load/1 store_ln21/34 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i7/13 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="1"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i2/18 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln20_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_8_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln20_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln20_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln20_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln20_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bitcast_ln21_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bit_sel2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln21_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln21_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="xor_ln21_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="1"/>
<pin id="131" dir="0" index="2" bw="31" slack="1"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln21_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln21_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="146" class="1005" name="icmp_ln20_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="32"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="150" class="1005" name="gate_o_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="gate_o_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="xor_ln21_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln21 "/>
</bind>
</comp>

<comp id="161" class="1005" name="trunc_ln21_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="1"/>
<pin id="163" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="166" class="1005" name="bitcast_ln21_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_3_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_i7_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i7 "/>
</bind>
</comp>

<comp id="181" class="1005" name="div_i2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="60"><net_src comp="44" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="81" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="51" pin="7"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="106" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="142"><net_src comp="40" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="149"><net_src comp="84" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="159"><net_src comp="118" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="164"><net_src comp="124" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="169"><net_src comp="134" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="174"><net_src comp="71" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="179"><net_src comp="61" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="184"><net_src comp="66" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gate_o | {34 }
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_20_15 : gate_o | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i_8 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		zext_ln20 : 2
		gate_o_addr : 3
		gate_o_load : 4
		store_ln20 : 3
	State 2
		bitcast_ln21 : 1
		bit_sel2 : 2
		xor_ln21 : 3
		trunc_ln21 : 2
	State 3
		bitcast_ln21_1 : 1
		tmp_3 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fexp   |     grp_fu_71     |    7    |   317   |   918   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_61     |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln20_fu_84  |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln20_fu_90  |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|    xor   |  xor_ln21_fu_118  |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|   fdiv   |     grp_fu_66     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln20_fu_96  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|  bit_sel2_fu_110  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  | trunc_ln21_fu_124 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate| xor_ln21_2_fu_128 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    9    |   522   |   1340  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add_i7_reg_176    |   32   |
|bitcast_ln21_1_reg_166|   32   |
|    div_i2_reg_181    |   32   |
|  gate_o_addr_reg_150 |    7   |
|       i_reg_139      |    8   |
|   icmp_ln20_reg_146  |    1   |
|     tmp_3_reg_171    |   32   |
|  trunc_ln21_reg_161  |   31   |
|   xor_ln21_reg_156   |    1   |
+----------------------+--------+
|         Total        |   176  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_51 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_71    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   522  |  1340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |   698  |  1358  |
+-----------+--------+--------+--------+--------+
