0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sim_1/new/tb_full_adder.v,1746445969,verilog,,,,tb_full_adder,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sim_1/new/tb_homework1.v,1746448277,verilog,,,,tb_homework1,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sim_1/new/tb_ref_clk.v,1746445676,verilog,,,,tb_ref_clk,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1746445311,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/new/ref_clk.v,,clk_wiz_0,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1746445311,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/new/homework1.v,1746448231,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sim_1/new/tb_homework1.v,,full_adder;homework1,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sources_1/new/ref_clk.v,1746445612,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week/9week.srcs/sim_1/new/tb_ref_clk.v,,ref_clk,,,../../../../9week.srcs/sources_1/ip/clk_wiz_0,,,,,
