<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:3:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in1" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" Length="variable" Direction="read" AccessID="in1seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="vadd.cpp:4:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:3:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in2" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" Length="variable" Direction="read" AccessID="in2seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="vadd.cpp:4:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:3:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" Length="variable" Direction="write" AccessID="outseq" OrigID="for.inc.store.11" OrigAccess-DebugLoc="vadd.cpp:4:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:3:25" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in1" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" OrigID="in1seq" OrigAccess-DebugLoc="vadd.cpp:3:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:3:25" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in2" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" OrigID="in2seq" OrigAccess-DebugLoc="vadd.cpp:3:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:3:25" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" ParentFunc="vadd" OrigID="outseq" OrigAccess-DebugLoc="vadd.cpp:3:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="vadd.cpp:3:25" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="vadd" Direction="read" OrigID="seq" OrigAccess-DebugLoc="vadd.cpp:3:25" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vadd.cpp:3:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_3_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="vadd.cpp:3:25" LoopName="VITIS_LOOP_3_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

