{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696920084613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696920084613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 15:41:24 2023 " "Processing started: Tue Oct 10 15:41:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696920084613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920084613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week6_2 -c week6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week6_2 -c week6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920084613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696920084792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696920084792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week6_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week6_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week6_2 " "Found entity 1: week6_2" {  } { { "week6_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/week6_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_to_Binary " "Found entity 1: Decimal_to_Binary" {  } { { "Decimal_to_Binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/Decimal_to_Binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_four_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbit_four_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_four_sram " "Found entity 1: fourbit_four_sram" {  } { { "fourbit_four_sram.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "week6_2 " "Elaborating entity \"week6_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696920090518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_four_sram fourbit_four_sram:inst " "Elaborating entity \"fourbit_four_sram\" for hierarchy \"fourbit_four_sram:inst\"" {  } { { "week6_2.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/week6_2.bdf" { { 200 1200 1392 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX fourbit_four_sram:inst\|BUSMUX:inst20 " "Elaborating entity \"BUSMUX\" for hierarchy \"fourbit_four_sram:inst\|BUSMUX:inst20\"" {  } { { "fourbit_four_sram.bdf" "inst20" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { { 496 1376 1488 584 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourbit_four_sram:inst\|BUSMUX:inst20 " "Elaborated megafunction instantiation \"fourbit_four_sram:inst\|BUSMUX:inst20\"" {  } { { "fourbit_four_sram.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { { 496 1376 1488 584 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourbit_four_sram:inst\|BUSMUX:inst20 " "Instantiated megafunction \"fourbit_four_sram:inst\|BUSMUX:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696920090533 ""}  } { { "fourbit_four_sram.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { { 496 1376 1488 584 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696920090533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000 fourbit_four_sram:inst\|BUSMUX:inst20 " "Elaborated megafunction instantiation \"fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000\", which is child of megafunction instantiation \"fourbit_four_sram:inst\|BUSMUX:inst20\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "fourbit_four_sram.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { { 496 1376 1488 584 "inst20" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l6c " "Found entity 1: mux_l6c" {  } { { "db/mux_l6c.tdf" "" { Text "C:/intelFPGA_lite/20.1/week6/work2/db/mux_l6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l6c fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000\|mux_l6c:auto_generated " "Elaborating entity \"mux_l6c\" for hierarchy \"fourbit_four_sram:inst\|BUSMUX:inst20\|lpm_mux:\$00000\|mux_l6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register fourbit_four_sram:inst\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"fourbit_four_sram:inst\|four_bit_register:inst\"" {  } { { "fourbit_four_sram.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/fourbit_four_sram.bdf" { { 296 672 832 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "four_bit_register.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_register.bdf" { { 288 1096 1208 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_register.bdf" { { 288 1096 1208 376 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4 " "Instantiated megafunction \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696920090581 ""}  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_register.bdf" { { 288 1096 1208 376 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000 fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/four_bit_register.bdf" { { 288 1096 1208 376 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "C:/intelFPGA_lite/20.1/week6/work2/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"fourbit_four_sram:inst\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm2.v 1 1 " "Using design file sm2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Found entity 1: SM2" {  } { { "sm2.v" "" { Text "C:/intelFPGA_lite/20.1/week6/work2/sm2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696920090628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696920090628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2 SM2:inst5 " "Elaborating entity \"SM2\" for hierarchy \"SM2:inst5\"" {  } { { "week6_2.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/week6_2.bdf" { { 536 648 792 680 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_to_Binary Decimal_to_Binary:inst1 " "Elaborating entity \"Decimal_to_Binary\" for hierarchy \"Decimal_to_Binary:inst1\"" {  } { { "week6_2.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/week6_2.bdf" { { 200 608 792 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter four_bit_counter:inst6 " "Elaborating entity \"four_bit_counter\" for hierarchy \"four_bit_counter:inst6\"" {  } { { "week6_2.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/week6/work2/week6_2.bdf" { { 488 1264 1392 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696920090628 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696920090769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696920090769 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696920090769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696920090769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696920090769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696920090806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 15:41:30 2023 " "Processing ended: Tue Oct 10 15:41:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696920090806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696920090806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696920090806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696920090806 ""}
