Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/zxnext_top_issue2_gomados_2M_lx25_isim_beh.exe -prj /home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/zxnext_top_issue2_gomados_2M_lx25_beh.prj work.zxnext_top_issue2_gomados_2M_lx25 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/pll/pll_drp.v" into library work
Analyzing Verilog file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/pll/pll_top.v" into library work
Analyzing Verilog file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/ps2_mouse.v" into library work
Analyzing Verilog file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/joystick_Sega_6_buttons.v" into library work
Analyzing Verilog file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/joydecoder_md.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/cpu/t80n_pack.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/cpu/t80n_mcode.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/cpu/t80n_alu.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../ipcore_dir/spram_320_9.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../ipcore_dir/sdpram_16_9.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../ipcore_dir/sdpram_128_8.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../ipcore_dir/sdpbram_16k_8.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/misc/debounce.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/cpu/t80n.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/ym2149.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/i2s/i2s_transmit.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/i2s/i2s_slave.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/i2s/i2s_receive.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/zxula_timing.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/zxula.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/tilemap.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/sprites.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/lores.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/layer2.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/serial/uart.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/serial/spi_master.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/serial/fifop.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/rom/bootrom.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/ram/tdpram.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/ram/dpram2.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/keyboard/ps2_iobase.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/keyboard/keymaps.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/device/multiface.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/device/dma.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/device/divmmc.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/device/copper.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/cpu/t80na.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/turbosound.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/soundrive.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/i2s.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/audio_mixer.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" into library work
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 1533: Actual for formal port reset_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2827: Actual for formal port uart_prescaler_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2829: Actual for formal port tx_start_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2851: Actual for formal port rd_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2865: Actual for formal port uart_prescaler_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2867: Actual for formal port tx_start_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2889: Actual for formal port rd_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2979: Actual for formal port addr_a_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 2985: Actual for formal port addr_b_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3559: Actual for formal port enable_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3567: Actual for formal port disable_automap_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3618: Actual for formal port i_scroll_x is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3649: Actual for formal port ulap_en_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3694: Actual for formal port enable_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 3865: Actual for formal port i_contention_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 5521: Actual for formal port reset_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 5554: Actual for formal port i_reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 5598: Actual for formal port ear_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 5599: Actual for formal port mic_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 5653: Actual for formal port we_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 6070: Actual for formal port data_a_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/zxnext.vhd" Line 6123: Actual for formal port data_a_i is neither a static name nor a globally static expression
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/video/vga/scan_convert.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/misc/synchronize.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/misc/flashboot.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/misc/asymmetrical_debounce.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/membrane/membrane.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/membrane/emu_fnkeys.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/input/keyboard/ps2_keyb.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/audio/dac.vhd" into library work
Parsing VHDL file "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/zxnext_top_issue2_gomados_lx25.vhd" into library work
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/zxnext_top_issue2_gomados_lx25.vhd" Line 1401: Actual for formal port dac_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/zxnext_top_issue2_gomados_lx25.vhd" Line 1775: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src-gomadoslx25/zxnext_top_issue2_gomados_lx25.vhd" Line 1856: Actual for formal port i_cols is neither a static name nor a globally static expression
Starting static elaboration
WARNING:HDLCompiler:1242 - "/build/xfndry10/P.20131013/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3240: Warning: "NUMERIC_STD.TO_UNSIGNED: vector truncated"
Completed static elaboration
Fuse Memory Usage: 165644 KB
Fuse CPU Usage: 4620 ms
Compiling module glbl
Compiling module BUFG
Compiling module PLL_ADV(BANDWIDTH="LOW",CLKFBOUT...
Compiling module pll_drp(S1_CLKFBOUT_MULT=28,S1_D...
Compiling module pll_top
Compiling module ps2_mouse
Compiling module joydecoder
Compiling module sega_joystick
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package z80n_pack
Compiling package vl_types
Compiling architecture rtl of entity synchronize [synchronize_default]
Compiling architecture rtl of entity debounce [\debounce('1',4)\]
Compiling architecture rtl of entity debounce [\debounce('1',3)\]
Compiling architecture bufgmux_1_v of entity BUFGMUX_1 [\BUFGMUX_1("SYNC")(1,4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture sim_config_s6_v of entity SIM_CONFIG_S6 [\SIM_CONFIG_S6(500000,5000000,"0...]
Compiling architecture icap_spartan6_v of entity ICAP_SPARTAN6 [\ICAP_SPARTAN6("0000010000000000...]
Compiling architecture behavioral of entity flashboot [flashboot_default]
Compiling architecture rtl of entity dac [\dac(11)\]
Compiling architecture rtl of entity dac [\dac(16)\]
Compiling architecture rtl of entity dpram2 [\dpram2(11,9)\]
Compiling architecture rtl of entity scan_convert [\scan_convert(76,704,64,80,704,4...]
Compiling architecture behavior of entity keymaps [keymaps_default]
Compiling architecture rtl of entity ps2_iobase [\ps2_iobase(218)\]
Compiling architecture rtl of entity ps2_keyb [\ps2_keyb(218)\]
Compiling architecture rtl of entity emu_fnkeys [\emu_fnkeys(10,1000)\]
Compiling architecture rtl of entity membrane [membrane_default]
Compiling architecture rtl of entity asymmetrical_debounce [\asymmetrical_debounce('1',3)\]
Compiling package t80n_pack
Compiling architecture rtl of entity T80N_MCode [\T80N_MCode(0,0,1,2,3,4,5,6,7)\]
Compiling architecture rtl of entity T80N_ALU [\T80N_ALU(0,0,1,2,3,4,5,6,7)\]
Compiling architecture rtl of entity T80N [\T80N(0,1,0,1,2,3,4,5,6,7)\]
Compiling architecture rtl of entity T80Na [\T80Na(0)\]
Compiling architecture z80dma_unit of entity z80dma [z80dma_default]
Compiling architecture rtl of entity bootrom [bootrom_default]
Compiling architecture rtl of entity spi_master [spi_master_default]
Compiling architecture rtl of entity debounce [\debounce('1',2)\]
Compiling architecture rtl of entity uart [uart_default]
Compiling architecture rtl of entity fifop [\fifop(9)\]
ERROR:HDLCompiler:874 - "/home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/../../src/serial/fifop.vhd" Line 120: Value -1 is out of target constraint range 0 to 2147483647
Compiling architecture rtl of entity tdpram [\tdpram(10,8)\]
Compiling architecture rtl of entity copper [copper_default]
Compiling architecture rtl of entity dpram2 [\dpram2(10,8)\]
Compiling architecture rtl of entity divmmc [divmmc_default]
Compiling architecture rtl of entity layer2 [layer2_default]
Compiling architecture rtl of entity lores [lores_default]
Compiling architecture rtl of entity multiface [multiface_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("spartan6",7,...]
Compiling architecture sdpram_128_8_a of entity sdpram_128_8 [sdpram_128_8_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("spartan6",9,...]
Compiling architecture spram_320_9_a of entity spram_320_9 [spram_320_9_default]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture sdpbram_16k_8_a of entity sdpbram_16k_8 [sdpbram_16k_8_default]
Compiling architecture rtl of entity sprites [sprites_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("spartan6",4,...]
Compiling architecture sdpram_16_9_a of entity sdpram_16_9 [sdpram_16_9_default]
Compiling architecture rtl of entity tilemap [tilemap_default]
Compiling architecture rtl of entity zxula [zxula_default]
Compiling architecture rtl of entity YM2149 [ym2149_default]
Compiling architecture rtl of entity turbosound [turbosound_default]
Compiling architecture rtl of entity soundrive [soundrive_default]
Compiling architecture rtl of entity i2s_slave [i2s_slave_default]
Compiling architecture rtl of entity i2s_receive [\i2s_receive(13,3)\]
Compiling architecture rtl of entity i2s_transmit [\i2s_transmit(13)\]
Compiling architecture rtl of entity i2s [i2s_default]
Compiling architecture rtl of entity audio_mixer [audio_mixer_default]
Compiling architecture rtl of entity dpram2 [\dpram2(14,8)\]
Compiling architecture rtl of entity dpram2 [\dpram2(13,8)\]
Compiling architecture behavior of entity zxula_timing [zxula_timing_default]
Compiling architecture rtl of entity dpram2 [\dpram2(10,16)\]
Compiling architecture rtl of entity zxnext [\zxnext(('1','1','1','0','1','0'...]
Compiling architecture rtl of entity zxnext_top_issue2_gomados_2m_lx2...
Time Resolution for simulation is 1ps.
Waiting for 67 sub-compilation(s) to finish...
Compiled 139 VHDL Units
Compiled 8 Verilog Units
Built simulation executable /home/avlixa/FPGA/ZXDOS/ZX_Spectrum_Next_FPGA/cores/zxnext/synth-zxnext-gomadoslx25/work/zxnext_top_issue2_gomados_2M_lx25_isim_beh.exe
Fuse Memory Usage: 506652 KB
Fuse CPU Usage: 7840 ms
GCC CPU Usage: 57360 ms
