// ADS I Class Project
// Pipelined RISC-V Core - MEM Barrier
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 01/09/2026 by Tobias Jauch (@tojauch)

/*
MEM-Barrier: pipeline register between Memory and Writeback stages

Internal Registers:
    aluResult: computation result (or future load data)
    rd: destination register index
    exception: exception flag

Inputs:
    inAluResult: result from MEM stage
    inRD: destination register from MEM stage
    inException: exception flag from MEM stage

Outputs:
    outAluResult: result to WB stage
    outRD: destination register to WB stage
    outException: exception flag to WB stage

Functionality:
    Save all input signals to a register and output them in the following clock cycle
*/

package core_tile

import chisel3._

// -----------------------------------------
// MEM-Barrier
// -----------------------------------------

class MEMBarrier extends Module {
  val io = IO(new Bundle {

    // Inputs from MEM stage
    val inAluResult = Input(UInt(32.W))
    val inRD        = Input(UInt(5.W))
    val inException = Input(Bool())
    val inRegWrite = Input(Bool())

    // Outputs to WB stage
    val outAluResult = Output(UInt(32.W))
    val outRD        = Output(UInt(5.W))
    val outException = Output(Bool())
    val outRegWrite = Output(Bool())
  })

  // ------------------------------------------------------------
  // Pipeline registers
  // ------------------------------------------------------------
  val aluResReg = RegInit(0.U(32.W))
  val rdReg     = RegInit(0.U(5.W))
  val excReg    = RegInit(false.B)
  val regWriteReg = RegInit(false.B)

  // ------------------------------------------------------------
  // Latch inputs
  // ------------------------------------------------------------
  aluResReg := io.inAluResult
  rdReg     := io.inRD
  excReg    := io.inException
  regWriteReg := io.inRegWrite

  // ------------------------------------------------------------
  // Drive outputs
  // ------------------------------------------------------------
  io.outAluResult := aluResReg
  io.outRD        := rdReg
  io.outException := excReg
  io.outRegWrite := regWriteReg
}

