{"Sung Kyu Lim": [0.9975332617759705, ["Physical Planning with Retiming", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2000.896441", "iccad", 2000]], "Taewhan Kim": [1, ["A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis", ["Gernot Koch", "Taewhan Kim", "Reiner Genevriere"], "https://doi.org/10.1109/ICCAD.2000.896447", "iccad", 2000], ["Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method", ["Sungpack Hong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2000.896491", "iccad", 2000]], "Hyeong-Ju Kang": [0.9946451038122177, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", "iccad", 2000]], "Hansoo Kim": [0.9988974332809448, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", "iccad", 2000]], "In-Cheol Park": [0.9998304396867752, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", "iccad", 2000]], "Tae-Woo Lee": [0.9343015253543854, ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", "iccad", 2000]], "Sung-Woo Hur": [0.9945598095655441, ["MONGREL: Hybrid Techniques for Standard Cell Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1109/ICCAD.2000.896468", "iccad", 2000]], "Jeongjin Roh": [0.9996931105852127, ["Verification of Delta-Sigma Converters Using Adaptive Regression Modeling", ["Jeongjin Roh", "Suresh Seshadri", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.2000.896471", "iccad", 2000]], "Sangyun Kim": [0.781935915350914, ["Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm", ["Sangyun Kim", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2000.896489", "iccad", 2000]], "Sungpack Hong": [0.9929379224777222, ["Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method", ["Sungpack Hong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2000.896491", "iccad", 2000]], "Ki-Wook Kim": [0.9571952968835831, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", "iccad", 2000]], "Kwang-Hyun Baek": [0.9993762075901031, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", "iccad", 2000]], "Sung-Mo Kang": [0.8804949820041656, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", "iccad", 2000]], "Chanhee Oh": [0.7742477208375931, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", "iccad", 2000]], "Youngsoo Shin": [0.9997629821300507, ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", "iccad", 2000]], "Kiyoung Choi": [1, ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", "iccad", 2000]], "Seonki Kim": [0.9999279379844666, ["Fast Test Application Technique Without Fast Scan Clocks", ["Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2000.896515", "iccad", 2000]], "Chih-Wea Wang": [0.9873044788837433, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", "iccad", 2000]]}