// Seed: 1816584795
module module_0;
  always id_1 = #1 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wand  id_8,
    output tri0  id_9
    , id_13,
    input  tri0  id_10,
    output tri0  id_11
);
  assign id_13 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial assume ("");
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
