# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 5/lab5 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 5/lab5/Display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:15 on May 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 5/lab5" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 5/lab5/Display.sv 
# -- Compiling module Display
# -- Compiling module Display_testbench
# 
# Top level modules:
# 	Display_testbench
# End time: 23:27:15 on May 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Display_testbench
# vsim work.Display_testbench 
# Start time: 23:27:23 on May 21,2019
# Loading sv_std.std
# Loading work.Display_testbench
# Loading work.Display
add wave -position end  sim:/Display_testbench/in
add wave -position end  sim:/Display_testbench/out
add wave -position end  sim:/Display_testbench/i
run -all
# End time: 23:36:05 on May 21,2019, Elapsed time: 0:08:42
# Errors: 0, Warnings: 0
