module c04_core_tb;

    logic clk;
    logic rst_n;
    logic [7:0] sample_in;
    logic [7:0] low_th, high_th;
    logic alert;
    logic alert_ref;

    c04_core dut(
        .clk(clk),
        .rst_n(rst_n),
        .sample_in(sample_in),
        .low_th(low_th),
        .high_th(high_th),
        .alert(alert)
    );

    c04_reference ref_i(
        .clk(clk),
        .rst_n(rst_n),
        .sample_in(sample_in),
        .low_th(low_th),
        .high_th(high_th),
        .alert_ref(alert_ref)
    );

    always #5 clk = ~clk;

    task automatic check(
        input logic [7:0] x,
        input logic expected
    );
        begin
            sample_in = x;
            @(posedge clk);
            #1;

            assert(alert === expected)
                else $fatal(1,
                    "C04 mismatch x=%0d got=%0b expected=%0b",
                    x, alert, expected);

            assert(alert === alert_ref)
                else $fatal(1,
                    "Reference mismatch x=%0d", x);
        end
    endtask

    initial begin
        clk = 0;
        rst_n = 0;
        sample_in = 0;

        low_th = 8'd50;
        high_th = 8'd100;

        repeat (2) @(posedge clk);
        rst_n = 1;

        // Tang tu OFF
        check(40,0);
        check(60,0);
        check(80,0);
        check(99,0);
        check(100,1);
        check(101,1);

        // Nam trong vung hysteresis
        check(90,1);
        check(60,1);
        check(90,1);

        // Giam tu ON
        check(100,1);
        check(99,1);
        check(80,1);
        check(50,0);
        check(49,0);

        // Kiem tra bien
        check(50,0);
        check(100,1);

        $display("C04 core verification PASS");
        $finish;
    end

endmodule
