<stg><name>feature_Loop_memset_featureHist_proc1</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="2" to="2">
<condition id="305">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="3">
<condition id="307">
<or_exp><and_exp><literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="3" to="4">
<condition id="308">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="5">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="5" to="6">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="6" to="7">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="7" to="8">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="8" to="9">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="9" to="10">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="10" to="11">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="11" to="14">
<condition id="440">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="11" to="12">
<condition id="443">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="12" to="13">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="13" to="11">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="14" to="15">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="15" to="16">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="16" to="3">
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="16" to="17">
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="17" to="18">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="18" to="19">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="19" to="20">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="20" to="21">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="21" to="22">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="22" to="23">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="23" to="24">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="24" to="25">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="25" to="26">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="26" to="27">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="27" to="28">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="28" to="29">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="29" to="30">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="30" to="31">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="31" to="32">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="32" to="33">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="33" to="34">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="34" to="16">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0  %p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)

]]></node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1  %p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)

]]></node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2  %p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)

]]></node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3  %p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)

]]></node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="64">
<![CDATA[
entry:4  %rgb_i = alloca [1920 x i8], align 16

]]></node>
<StgValue><ssdm name="rgb_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %frame_in1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %frame_in1)

]]></node>
<StgValue><ssdm name="frame_in1_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="34" op_0_bw="32">
<![CDATA[
entry:8  %tmp_cast_i = sext i32 %frame_in1_read to i34

]]></node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecMemCore([1920 x i8]* %rgb_i, [1 x i8]* @p_str1807, [12 x i8]* @p_str1810, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:11  br label %meminst.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst.i:0  %invdar_i = phi i9 [ %indvarinc_i, %meminst.i ], [ 0, %entry ]

]]></node>
<StgValue><ssdm name="invdar_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="9">
<![CDATA[
meminst.i:1  %tmp_1_i = zext i9 %invdar_i to i64

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i:2  %indvarinc_i = add i9 %invdar_i, 1

]]></node>
<StgValue><ssdm name="indvarinc_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_1_i

]]></node>
<StgValue><ssdm name="featureHist_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
meminst.i:4  store i16 0, i16* %featureHist_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i:5  %tmp_2_i = icmp eq i9 %invdar_i, -1

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_featureHist_str) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %tmp_2_i, label %.preheader.preheader.i, label %meminst.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.i:0  %tmp_91_cast_i = zext i16 %p_read_4 to i17

]]></node>
<StgValue><ssdm name="tmp_91_cast_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.i:1  %tmp_13_7_cast_i = zext i16 %p_read_2 to i17

]]></node>
<StgValue><ssdm name="tmp_13_7_cast_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i:0  %k_i = phi i7 [ 0, %.preheader.preheader.i ], [ %k, %1 ]

]]></node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:1  %exitcond3_i = icmp eq i7 %k_i, -8

]]></node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:3  %k = add i7 %k_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond3_i, label %.exit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="18" op_0_bw="18" op_1_bw="7" op_2_bw="11">
<![CDATA[
:0  %p_shl_i = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %k_i, i11 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="19" op_0_bw="18">
<![CDATA[
:1  %p_shl_cast_i = zext i18 %p_shl_i to i19

]]></node>
<StgValue><ssdm name="p_shl_cast_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:2  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_i, i7 0)

]]></node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="19" op_0_bw="14">
<![CDATA[
:3  %p_shl1_cast_i = zext i14 %p_shl1_i to i19

]]></node>
<StgValue><ssdm name="p_shl1_cast_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %tmp_3_i = sub i19 %p_shl_cast_i, %p_shl1_cast_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="19">
<![CDATA[
:5  %tmp = sext i19 %tmp_3_i to i32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="34" op_0_bw="32">
<![CDATA[
:6  %tmp_1 = zext i32 %tmp to i34

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:7  %tmp_2 = add i34 %tmp_cast_i, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="34">
<![CDATA[
:8  %tmp_3 = sext i34 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:9  %frame_in_addr = getelementptr i8* %frame_in, i64 %tmp_3

]]></node>
<StgValue><ssdm name="frame_in_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0">
<![CDATA[
.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %burst.rd.header9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header9.i:0  %indvar2_i = phi i11 [ 0, %0 ], [ %indvar_next2_i, %burst.rd.body10.i ]

]]></node>
<StgValue><ssdm name="indvar2_i"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header9.i:1  %exitcond5_i = icmp eq i11 %indvar2_i, -128

]]></node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header9.i:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header9.i:3  %indvar_next2_i = add i11 %indvar2_i, 1

]]></node>
<StgValue><ssdm name="indvar_next2_i"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header9.i:4  br i1 %exitcond5_i, label %burst.rd.end8.i, label %burst.rd.body10.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body10.i:3  %frame_in_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_in_addr)

]]></node>
<StgValue><ssdm name="frame_in_addr_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body10.i:0  %burstread_rbegin1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1_i"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body10.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body10.i:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="11">
<![CDATA[
burst.rd.body10.i:4  %tmp_8_i = zext i11 %indvar2_i to i64

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body10.i:5  %rgb_i_addr = getelementptr [1920 x i8]* %rgb_i, i64 0, i64 %tmp_8_i

]]></node>
<StgValue><ssdm name="rgb_i_addr"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
burst.rd.body10.i:6  store i8 %frame_in_addr_read, i8* %rgb_i_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body10.i:7  %burstread_rend19_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1_i) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend19_i"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body10.i:8  br label %burst.rd.header9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
burst.rd.end8.i:0  %p_shl2_i = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %k_i, i8 0)

]]></node>
<StgValue><ssdm name="p_shl2_i"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="15">
<![CDATA[
burst.rd.end8.i:1  %p_shl2_cast_i = zext i15 %p_shl2_i to i16

]]></node>
<StgValue><ssdm name="p_shl2_cast_i"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
burst.rd.end8.i:2  %p_shl3_i = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %k_i, i4 0)

]]></node>
<StgValue><ssdm name="p_shl3_i"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="11">
<![CDATA[
burst.rd.end8.i:3  %p_shl3_cast_i = zext i11 %p_shl3_i to i16

]]></node>
<StgValue><ssdm name="p_shl3_cast_i"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end8.i:4  %tmp_5_i = sub i16 %p_shl2_cast_i, %p_shl3_cast_i

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="34" op_0_bw="16">
<![CDATA[
burst.rd.end8.i:5  %sext4_cast_i = sext i16 %tmp_5_i to i34

]]></node>
<StgValue><ssdm name="sext4_cast_i"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
burst.rd.end8.i:6  %mul_i = mul i34 69906, %sext4_cast_i

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="33" op_0_bw="34">
<![CDATA[
burst.rd.end8.i:7  %tmp_4 = trunc i34 %mul_i to i33

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.end8.i:9  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_i, i32 15)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end8.i:12  %tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul_i, i32 23, i32 33)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end8.i:8  %neg_mul_i = sub i33 0, %tmp_4

]]></node>
<StgValue><ssdm name="neg_mul_i"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end8.i:10  %tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i33.i32.i32(i33 %neg_mul_i, i32 23, i32 32)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="17" op_0_bw="10">
<![CDATA[
burst.rd.end8.i:11  %tmp_13_i = sext i10 %tmp_6 to i17

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="11">
<![CDATA[
burst.rd.end8.i:13  %tmp_14_i = sext i11 %tmp_7 to i17

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
burst.rd.end8.i:14  %p_v_i = select i1 %tmp_5, i17 %tmp_13_i, i17 %tmp_14_i

]]></node>
<StgValue><ssdm name="p_v_i"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="17">
<![CDATA[
burst.rd.end8.i:15  %tmp_8 = trunc i17 %p_v_i to i9

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end8.i:16  %neg_ti_i = sub i9 0, %tmp_8

]]></node>
<StgValue><ssdm name="neg_ti_i"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="17">
<![CDATA[
burst.rd.end8.i:17  %tmp_9 = trunc i17 %p_v_i to i9

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
burst.rd.end8.i:18  %tmp_32_i = select i1 %tmp_5, i9 %neg_ti_i, i9 %tmp_9

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end8.i:19  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten_i = phi i7 [ 0, %burst.rd.end8.i ], [ %indvar_flatten_next_i, %._crit_edge.7.i ]

]]></node>
<StgValue><ssdm name="indvar_flatten_i"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:1  %iterator_i = phi i11 [ 0, %burst.rd.end8.i ], [ %iterator_mid2_i_44, %._crit_edge.7.i ]

]]></node>
<StgValue><ssdm name="iterator_i"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %i_i = phi i2 [ 0, %burst.rd.end8.i ], [ %i_mid2_i, %._crit_edge.7.i ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:3  %iterator_i_46 = phi i11 [ 0, %burst.rd.end8.i ], [ %tmp_34_7_i, %._crit_edge.7.i ]

]]></node>
<StgValue><ssdm name="iterator_i_46"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:4  %j_i = phi i9 [ 0, %burst.rd.end8.i ], [ %j_1_7_i, %._crit_edge.7.i ]

]]></node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %exitcond_flatten_i = icmp eq i7 %indvar_flatten_i, -48

]]></node>
<StgValue><ssdm name="exitcond_flatten_i"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %indvar_flatten_next_i = add i7 %indvar_flatten_i, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next_i"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten_i, label %.preheader.i, label %.reset.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset.i:0  %iterator_1_dup_i = add i11 %iterator_i, 960

]]></node>
<StgValue><ssdm name="iterator_1_dup_i"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset.i:2  %exitcond1215_i = icmp eq i9 %j_i, -192

]]></node>
<StgValue><ssdm name="exitcond1215_i"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset.i:3  %iterator_mid2_i = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i_46

]]></node>
<StgValue><ssdm name="iterator_mid2_i"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset.i:4  %j_mid2_i = select i1 %exitcond1215_i, i9 0, i9 %j_i

]]></node>
<StgValue><ssdm name="j_mid2_i"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset.i:5  %iterator_mid2_i_44 = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i

]]></node>
<StgValue><ssdm name="iterator_mid2_i_44"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset.i:6  %i_1211_i = add i2 %i_i, 1

]]></node>
<StgValue><ssdm name="i_1211_i"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset.i:7  %i_mid2_i = select i1 %exitcond1215_i, i2 %i_1211_i, i2 %i_i

]]></node>
<StgValue><ssdm name="i_mid2_i"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="9" op_0_bw="2">
<![CDATA[
.reset.i:8  %i_cast_i = zext i2 %i_mid2_i to i9

]]></node>
<StgValue><ssdm name="i_cast_i"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset.i:9  %tmp_i = add i9 %tmp_32_i, %i_cast_i

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="17" op_0_bw="9">
<![CDATA[
.reset.i:10  %tmp_cast_i_45 = sext i9 %tmp_i to i17

]]></node>
<StgValue><ssdm name="tmp_cast_i_45"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset.i:11  %tmp_4_i = icmp sgt i17 %tmp_91_cast_i, %tmp_cast_i_45

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset.i:12  %tmp_14_7_i = icmp slt i17 %tmp_13_7_cast_i, %tmp_cast_i_45

]]></node>
<StgValue><ssdm name="tmp_14_7_i"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.7.i:0  %tmp_34_7_i = add i11 %iterator_mid2_i, 24

]]></node>
<StgValue><ssdm name="tmp_34_7_i"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.7.i:1  %j_1_7_i = add i9 %j_mid2_i, 8

]]></node>
<StgValue><ssdm name="j_1_7_i"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7.i:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset.i:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="16" op_0_bw="9">
<![CDATA[
.reset.i:13  %j_cast_cast_i = zext i9 %j_mid2_i to i16

]]></node>
<StgValue><ssdm name="j_cast_cast_i"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset.i:14  %tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.reset.i:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset.i:16  %tmp_6_i = icmp ult i16 %j_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset.i:17  %or_cond1_i = or i1 %tmp_4_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset.i:18  br i1 %or_cond1_i, label %._crit_edge.0.i, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_10_i = icmp ugt i16 %j_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond_i = or i1 %tmp_14_7_i, %tmp_10_i

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond_i, label %._crit_edge.0.i, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_i = or i11 %iterator_mid2_i, 2

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_12_i = zext i11 %tmp_17_i to i64

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_1 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_i = or i11 %iterator_mid2_i, 1

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_15_i = zext i11 %tmp_22_i to i64

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_2 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_15_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_1"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.i:2  %j_1_i = or i9 %j_mid2_i, 1

]]></node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.0.i:3  %j_1_cast_cast_i = zext i9 %j_1_i to i16

]]></node>
<StgValue><ssdm name="j_1_cast_cast_i"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.i:4  %tmp_12_1_i = icmp ult i16 %j_1_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_1_i"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.i:5  %or_cond3_i = or i1 %tmp_4_i, %tmp_12_1_i

]]></node>
<StgValue><ssdm name="or_cond3_i"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.i:6  br i1 %or_cond3_i, label %._crit_edge.1.i, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_1_i = icmp ugt i16 %j_1_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_1_i"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond2_i = or i1 %tmp_14_7_i, %tmp_16_1_i

]]></node>
<StgValue><ssdm name="or_cond2_i"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond2_i, label %._crit_edge.1.i, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.1.i:1  %j_1_1_i = or i9 %j_mid2_i, 2

]]></node>
<StgValue><ssdm name="j_1_1_i"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.1.i:2  %j_1_1_cast_cast_i = zext i9 %j_1_1_i to i16

]]></node>
<StgValue><ssdm name="j_1_1_cast_cast_i"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.i:3  %tmp_12_2_i = icmp ult i16 %j_1_1_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_2_i"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.i:4  %or_cond5_i = or i1 %tmp_4_i, %tmp_12_2_i

]]></node>
<StgValue><ssdm name="or_cond5_i"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.i:5  br i1 %or_cond5_i, label %._crit_edge.2.i, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_2_i = icmp ugt i16 %j_1_1_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_2_i"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond4_i = or i1 %tmp_14_7_i, %tmp_16_2_i

]]></node>
<StgValue><ssdm name="or_cond4_i"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond4_i, label %._crit_edge.2.i, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.2.i:1  %j_1_2_i = or i9 %j_mid2_i, 3

]]></node>
<StgValue><ssdm name="j_1_2_i"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.2.i:2  %j_1_2_cast_cast_i = zext i9 %j_1_2_i to i16

]]></node>
<StgValue><ssdm name="j_1_2_cast_cast_i"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.i:3  %tmp_12_3_i = icmp ult i16 %j_1_2_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_3_i"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.i:4  %or_cond7_i = or i1 %tmp_4_i, %tmp_12_3_i

]]></node>
<StgValue><ssdm name="or_cond7_i"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.i:5  br i1 %or_cond7_i, label %._crit_edge.3.i, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_3_i = icmp ugt i16 %j_1_2_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_3_i"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond6_i = or i1 %tmp_14_7_i, %tmp_16_3_i

]]></node>
<StgValue><ssdm name="or_cond6_i"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond6_i, label %._crit_edge.3.i, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.3.i:1  %j_1_3_i = or i9 %j_mid2_i, 4

]]></node>
<StgValue><ssdm name="j_1_3_i"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.3.i:2  %j_1_3_cast_cast_i = zext i9 %j_1_3_i to i16

]]></node>
<StgValue><ssdm name="j_1_3_cast_cast_i"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.i:3  %tmp_12_4_i = icmp ult i16 %j_1_3_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_4_i"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.i:4  %or_cond9_i = or i1 %tmp_4_i, %tmp_12_4_i

]]></node>
<StgValue><ssdm name="or_cond9_i"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.i:5  br i1 %or_cond9_i, label %._crit_edge.4.i, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_4_i = icmp ugt i16 %j_1_3_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_4_i"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond8_i = or i1 %tmp_14_7_i, %tmp_16_4_i

]]></node>
<StgValue><ssdm name="or_cond8_i"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond8_i, label %._crit_edge.4.i, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.4.i:1  %j_1_4_i = or i9 %j_mid2_i, 5

]]></node>
<StgValue><ssdm name="j_1_4_i"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.4.i:2  %j_1_4_cast_cast_i = zext i9 %j_1_4_i to i16

]]></node>
<StgValue><ssdm name="j_1_4_cast_cast_i"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.i:3  %tmp_12_5_i = icmp ult i16 %j_1_4_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_5_i"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.i:4  %or_cond11_i = or i1 %tmp_4_i, %tmp_12_5_i

]]></node>
<StgValue><ssdm name="or_cond11_i"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.i:5  br i1 %or_cond11_i, label %._crit_edge.5.i, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_5_i = icmp ugt i16 %j_1_4_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_5_i"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond10_i = or i1 %tmp_14_7_i, %tmp_16_5_i

]]></node>
<StgValue><ssdm name="or_cond10_i"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond10_i, label %._crit_edge.5.i, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.5.i:1  %j_1_5_i = or i9 %j_mid2_i, 6

]]></node>
<StgValue><ssdm name="j_1_5_i"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.5.i:2  %j_1_5_cast_cast_i = zext i9 %j_1_5_i to i16

]]></node>
<StgValue><ssdm name="j_1_5_cast_cast_i"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.i:3  %tmp_12_6_i = icmp ult i16 %j_1_5_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_6_i"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.i:4  %or_cond13_i = or i1 %tmp_4_i, %tmp_12_6_i

]]></node>
<StgValue><ssdm name="or_cond13_i"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.i:5  br i1 %or_cond13_i, label %._crit_edge.6.i, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_6_i = icmp ugt i16 %j_1_5_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_6_i"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond12_i = or i1 %tmp_14_7_i, %tmp_16_6_i

]]></node>
<StgValue><ssdm name="or_cond12_i"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond12_i, label %._crit_edge.6.i, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.6.i:1  %j_1_6_i = or i9 %j_mid2_i, 7

]]></node>
<StgValue><ssdm name="j_1_6_i"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.6.i:2  %j_1_6_cast_cast_i = zext i9 %j_1_6_i to i16

]]></node>
<StgValue><ssdm name="j_1_6_cast_cast_i"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.i:3  %tmp_12_7_i = icmp ult i16 %j_1_6_cast_cast_i, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_12_7_i"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.i:4  %or_cond15_i = or i1 %tmp_4_i, %tmp_12_7_i

]]></node>
<StgValue><ssdm name="or_cond15_i"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.i:5  br i1 %or_cond15_i, label %._crit_edge.7.i, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_16_7_i = icmp ugt i16 %j_1_6_cast_cast_i, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_16_7_i"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond14_i = or i1 %tmp_14_7_i, %tmp_16_7_i

]]></node>
<StgValue><ssdm name="or_cond14_i"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond14_i, label %._crit_edge.7.i, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_33_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_1"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_34_i_48 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_1, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_34_i_48"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_20_i = zext i11 %iterator_mid2_i to i64

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_3 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_20_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_2"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_1_i = or i11 %iterator_mid2_i, 5

]]></node>
<StgValue><ssdm name="tmp_17_1_i"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_1_i = zext i11 %tmp_17_1_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_1_i"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_4 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_1_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_19_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_33_i, i3 %tmp_34_i_48, i3 0)

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_2"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_21_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_2, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_cast_i = zext i3 %tmp_21_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_cast_i"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_22_i_49 = or i9 %tmp_19_i, %tmp_29_cast_i

]]></node>
<StgValue><ssdm name="tmp_22_i_49"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_23_i = zext i9 %tmp_22_i_49 to i64

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_22_i_49, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_1 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_23_i

]]></node>
<StgValue><ssdm name="featureHist_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.i:0  %tmp_34_i = or i11 %iterator_mid2_i, 3

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.0.i:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_9_i) nounwind

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_3"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_35_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_3, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_1_i = or i11 %iterator_mid2_i, 4

]]></node>
<StgValue><ssdm name="tmp_22_1_i"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_1_i = zext i11 %tmp_22_1_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_1_i"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_5 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_1_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_4"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_1_i = zext i11 %tmp_34_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_1_i"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_6 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_1_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_6"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_24_i = add i16 %featureHist_load, 1

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_24_i, i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_11_i) nounwind

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond1_i" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_4"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_36_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_4, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_5"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_1_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_5, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_2_i = add i11 %iterator_mid2_i, 8

]]></node>
<StgValue><ssdm name="tmp_17_2_i"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_2_i = zext i11 %tmp_17_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_2_i"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_7 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_2_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_6"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_2_i = or i11 %iterator_mid2_i, 7

]]></node>
<StgValue><ssdm name="tmp_22_2_i"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_2_i = zext i11 %tmp_22_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_2_i"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_8 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_2_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_8"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_35_i, i3 %tmp_36_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_1_i"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_1_cast_i = zext i3 %tmp_29_1_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_1_cast_i"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_1_i = or i9 %tmp_30_1_i, %tmp_29_1_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_1_i"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_1_i = zext i9 %tmp_31_1_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_1_i"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_1_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_2 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_1_i

]]></node>
<StgValue><ssdm name="featureHist_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_1"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.i:0  %tmp_34_1_i = or i11 %iterator_mid2_i, 6

]]></node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_6"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_37_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_6, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_7"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_38_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_7, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_2_i = zext i11 %tmp_34_1_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_2_i"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_9 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_2_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_9"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_8"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_3_i = add i11 %iterator_mid2_i, 11

]]></node>
<StgValue><ssdm name="tmp_17_3_i"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_3_i = zext i11 %tmp_17_3_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_3_i"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_10 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_3_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_10"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_1"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_1_i = add i16 %featureHist_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_33_1_i"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_1_i, i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_25_i) nounwind

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond3_i" val="0"/>
<literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_8"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_2_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_8, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_2_i"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.2.i:0  %tmp_34_2_i = add i11 %iterator_mid2_i, 9

]]></node>
<StgValue><ssdm name="tmp_34_2_i"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_9"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_39_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_9, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_3_i = add i11 %iterator_mid2_i, 10

]]></node>
<StgValue><ssdm name="tmp_22_3_i"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_3_i = zext i11 %tmp_22_3_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_3_i"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_11 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_3_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_11"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_10"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_3_i = zext i11 %tmp_34_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_3_i"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_12 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_3_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_12"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_37_i, i3 %tmp_38_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_2_i"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_2_cast_i = zext i3 %tmp_29_2_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_2_cast_i"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_2_i = or i9 %tmp_30_2_i, %tmp_29_2_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_2_i"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_2_i = zext i9 %tmp_31_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_2_i"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_2_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_3 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_2_i

]]></node>
<StgValue><ssdm name="featureHist_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_2"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_10"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_40_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_10, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_11"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_3_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_11, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_3_i"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_4_i = add i11 %iterator_mid2_i, 14

]]></node>
<StgValue><ssdm name="tmp_17_4_i"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_4_i = zext i11 %tmp_17_4_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_4_i"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_13 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_4_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_13"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_12"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_4_i = add i11 %iterator_mid2_i, 13

]]></node>
<StgValue><ssdm name="tmp_22_4_i"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_4_i = zext i11 %tmp_22_4_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_4_i"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_14 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_4_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_14"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_2"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_2_i = add i16 %featureHist_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_33_2_i"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_2_i, i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_26_i) nounwind

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond5_i" val="0"/>
<literal name="or_cond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.3.i:0  %tmp_34_3_i = add i11 %iterator_mid2_i, 12

]]></node>
<StgValue><ssdm name="tmp_34_3_i"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_12"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_41_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_12, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_13"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_42_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_13, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_4_i = zext i11 %tmp_34_3_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_4_i"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_15 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_4_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_15"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_14"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_5_i = add i11 %iterator_mid2_i, 17

]]></node>
<StgValue><ssdm name="tmp_17_5_i"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_5_i = zext i11 %tmp_17_5_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_5_i"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_16 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_5_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_16"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_3_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_39_i, i3 %tmp_40_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_3_i"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_3_cast_i = zext i3 %tmp_29_3_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_3_cast_i"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_3_i = or i9 %tmp_30_3_i, %tmp_29_3_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_3_i"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_3_i = zext i9 %tmp_31_3_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_3_i"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_3_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_4 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_3_i

]]></node>
<StgValue><ssdm name="featureHist_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_3"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_14"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_4_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_14, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_4_i"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.4.i:0  %tmp_34_4_i = add i11 %iterator_mid2_i, 15

]]></node>
<StgValue><ssdm name="tmp_34_4_i"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_15"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_43_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_15, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_5_i = add i11 %iterator_mid2_i, 16

]]></node>
<StgValue><ssdm name="tmp_22_5_i"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_5_i = zext i11 %tmp_22_5_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_5_i"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_17 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_5_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_17"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_16"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_5_i = zext i11 %tmp_34_4_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_5_i"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_18 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_5_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_18"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_3"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_3_i = add i16 %featureHist_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_33_3_i"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_3_i, i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_27_i) nounwind

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond7_i" val="0"/>
<literal name="or_cond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.3.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_i_load_16"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_44_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_16, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_17"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_5_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_17, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_5_i"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_6_i = add i11 %iterator_mid2_i, 20

]]></node>
<StgValue><ssdm name="tmp_17_6_i"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_6_i = zext i11 %tmp_17_6_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_6_i"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_19 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_6_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_19"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_18"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_6_i = add i11 %iterator_mid2_i, 19

]]></node>
<StgValue><ssdm name="tmp_22_6_i"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_6_i = zext i11 %tmp_22_6_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_6_i"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_20 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_6_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_20"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_4_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_41_i, i3 %tmp_42_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_4_i"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_4_cast_i = zext i3 %tmp_29_4_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_4_cast_i"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_4_i = or i9 %tmp_30_4_i, %tmp_29_4_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_4_i"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_4_i = zext i9 %tmp_31_4_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_4_i"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_4_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_5 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_4_i

]]></node>
<StgValue><ssdm name="featureHist_addr_5"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_4"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.5.i:0  %tmp_34_5_i = add i11 %iterator_mid2_i, 18

]]></node>
<StgValue><ssdm name="tmp_34_5_i"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_i_load_18"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_45_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_18, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_19"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_46_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_19, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_6_i = zext i11 %tmp_34_5_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_6_i"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_21 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_6_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_21"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_20"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_17_7_i = add i11 %iterator_mid2_i, 23

]]></node>
<StgValue><ssdm name="tmp_17_7_i"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_18_7_i = zext i11 %tmp_17_7_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_7_i"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rgb_i_addr_22 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_7_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_22"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten_i" val="0"/>
<literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_4"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_4_i = add i16 %featureHist_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_33_4_i"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_4_i, i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_28_i) nounwind

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond9_i" val="0"/>
<literal name="or_cond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.4.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_20"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_6_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_20, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_6_i"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.6.i:0  %tmp_34_6_i = add i11 %iterator_mid2_i, 21

]]></node>
<StgValue><ssdm name="tmp_34_6_i"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="8" op_0_bw="11">
<![CDATA[
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_21"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_47_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_21, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_22_7_i = add i11 %iterator_mid2_i, 22

]]></node>
<StgValue><ssdm name="tmp_22_7_i"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_23_7_i = zext i11 %tmp_22_7_i to i64

]]></node>
<StgValue><ssdm name="tmp_23_7_i"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgb_i_addr_23 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_7_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_23"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_22"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_27_7_i = zext i11 %tmp_34_6_i to i64

]]></node>
<StgValue><ssdm name="tmp_27_7_i"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rgb_i_addr_24 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_7_i

]]></node>
<StgValue><ssdm name="rgb_i_addr_24"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_5_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_43_i, i3 %tmp_44_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_5_i"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_5_cast_i = zext i3 %tmp_29_5_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_5_cast_i"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_5_i = or i9 %tmp_30_5_i, %tmp_29_5_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_5_i"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_5_i = zext i9 %tmp_31_5_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_5_i"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_5_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_6 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_5_i

]]></node>
<StgValue><ssdm name="featureHist_addr_6"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_5"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="11">
<![CDATA[
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_i_load_22"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_48_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_22, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="11">
<![CDATA[
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_i_load_23"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_29_7_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_23, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29_7_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_5"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_5_i = add i16 %featureHist_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_33_5_i"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_5_i, i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_29_i) nounwind

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="or_cond11_i" val="0"/>
<literal name="or_cond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_6_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_45_i, i3 %tmp_46_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_6_i"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_6_cast_i = zext i3 %tmp_29_6_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_6_cast_i"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_6_i = or i9 %tmp_30_6_i, %tmp_29_6_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_6_i"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_6_i = zext i9 %tmp_31_6_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_6_i"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_6_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_7 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_6_i

]]></node>
<StgValue><ssdm name="featureHist_addr_7"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="435" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_6"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_6_i = add i16 %featureHist_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_33_6_i"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_6_i, i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_30_i) nounwind

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="440" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="or_cond13_i" val="0"/>
<literal name="or_cond12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.6.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:11  %tmp_30_7_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_47_i, i3 %tmp_48_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_30_7_i"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="9" op_0_bw="3">
<![CDATA[
:16  %tmp_29_7_cast_i = zext i3 %tmp_29_7_i to i9

]]></node>
<StgValue><ssdm name="tmp_29_7_cast_i"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_31_7_i = or i9 %tmp_30_7_i, %tmp_29_7_cast_i

]]></node>
<StgValue><ssdm name="tmp_31_7_i"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_32_7_i = zext i9 %tmp_31_7_i to i64

]]></node>
<StgValue><ssdm name="tmp_32_7_i"/></StgValue>
</operation>

<operation id="445" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_7_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %featureHist_addr_8 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_7_i

]]></node>
<StgValue><ssdm name="featureHist_addr_8"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="448" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_31_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="16" op_0_bw="9">
<![CDATA[
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_7"/></StgValue>
</operation>

<operation id="450" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_33_7_i = add i16 %featureHist_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_33_7_i"/></StgValue>
</operation>

<operation id="451" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:23  store i16 %tmp_33_7_i, i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_31_i) nounwind

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="453" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond15_i" val="0"/>
<literal name="or_cond14_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge.7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
