{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647554455598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647554455598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 16:00:55 2022 " "Processing started: Thu Mar 17 16:00:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647554455598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554455598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento_1 -c Experimento_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento_1 -c Experimento_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554455599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647554456151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647554456151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/and_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "or_op.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/or_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/xor_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "shiftR.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "shiftL.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_SUM _sum Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_SUM\" differs only in case from object \"_sum\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_REST _rest Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_REST\" differs only in case from object \"_rest\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_MULT _mult Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_MULT\" differs only in case from object \"_mult\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_DIV _div Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_DIV\" differs only in case from object \"_div\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_MOD _mod Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_MOD\" differs only in case from object \"_mod\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_AND _and Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_AND\" differs only in case from object \"_and\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_OR _or Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_OR\" differs only in case from object \"_or\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_XOR _xor Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_XOR\" differs only in case from object \"_xor\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_SHR _shr Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_SHR\" differs only in case from object \"_shr\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_SHL _shl Alu.sv(1) " "Verilog HDL Declaration information at Alu.sv(1): object \"_SHL\" differs only in case from object \"_shl\" in the same scope" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647554471889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_flags " "Found entity 1: multiplexor_flags" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_result " "Found entity 1: multiplexor_result" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testcalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCalc " "Found entity 1: testCalc" {  } { { "testCalc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/testCalc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554471899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554471899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag multiplexor_flags.sv(52) " "Verilog HDL Implicit Net warning at multiplexor_flags.sv(52): created implicit net for \"flag\"" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc " "Elaborating entity \"calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647554471985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "calc.sv" "alu" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Alu:alu\|sumador:_sum " "Elaborating entity \"sumador\" for hierarchy \"Alu:alu\|sumador:_sum\"" {  } { { "Alu.sv" "_sum" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador Alu:alu\|restador:_rest " "Elaborating entity \"restador\" for hierarchy \"Alu:alu\|restador:_rest\"" {  } { { "Alu.sv" "_rest" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador Alu:alu\|multiplicador:_mult " "Elaborating entity \"multiplicador\" for hierarchy \"Alu:alu\|multiplicador:_mult\"" {  } { { "Alu.sv" "_mult" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division Alu:alu\|division:_div " "Elaborating entity \"division\" for hierarchy \"Alu:alu\|division:_div\"" {  } { { "Alu.sv" "_div" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554471999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo Alu:alu\|modulo:_mod " "Elaborating entity \"modulo\" for hierarchy \"Alu:alu\|modulo:_mod\"" {  } { { "Alu.sv" "_mod" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op Alu:alu\|and_op:_and " "Elaborating entity \"and_op\" for hierarchy \"Alu:alu\|and_op:_and\"" {  } { { "Alu.sv" "_and" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op Alu:alu\|or_op:_or " "Elaborating entity \"or_op\" for hierarchy \"Alu:alu\|or_op:_or\"" {  } { { "Alu.sv" "_or" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op Alu:alu\|xor_op:_xor " "Elaborating entity \"xor_op\" for hierarchy \"Alu:alu\|xor_op:_xor\"" {  } { { "Alu.sv" "_xor" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR Alu:alu\|shiftR:_shr " "Elaborating entity \"shiftR\" for hierarchy \"Alu:alu\|shiftR:_shr\"" {  } { { "Alu.sv" "_shr" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL Alu:alu\|shiftL:_shl " "Elaborating entity \"shiftL\" for hierarchy \"Alu:alu\|shiftL:_shl\"" {  } { { "Alu.sv" "_shl" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/Alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_result multiplexor_result:mux_result " "Elaborating entity \"multiplexor_result\" for hierarchy \"multiplexor_result:mux_result\"" {  } { { "calc.sv" "mux_result" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472018 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_SUM multiplexor_result.sv(10) " "Verilog HDL Always Construct warning at multiplexor_result.sv(10): variable \"_SUM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_REST multiplexor_result.sv(11) " "Verilog HDL Always Construct warning at multiplexor_result.sv(11): variable \"_REST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_MULT multiplexor_result.sv(12) " "Verilog HDL Always Construct warning at multiplexor_result.sv(12): variable \"_MULT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_DIV multiplexor_result.sv(13) " "Verilog HDL Always Construct warning at multiplexor_result.sv(13): variable \"_DIV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_MULT multiplexor_result.sv(14) " "Verilog HDL Always Construct warning at multiplexor_result.sv(14): variable \"_MULT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_DIV multiplexor_result.sv(15) " "Verilog HDL Always Construct warning at multiplexor_result.sv(15): variable \"_DIV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_MULT multiplexor_result.sv(16) " "Verilog HDL Always Construct warning at multiplexor_result.sv(16): variable \"_MULT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_DIV multiplexor_result.sv(17) " "Verilog HDL Always Construct warning at multiplexor_result.sv(17): variable \"_DIV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472020 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_MULT multiplexor_result.sv(18) " "Verilog HDL Always Construct warning at multiplexor_result.sv(18): variable \"_MULT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472021 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_DIV multiplexor_result.sv(19) " "Verilog HDL Always Construct warning at multiplexor_result.sv(19): variable \"_DIV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472021 "|calc|multiplexor_result:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplexor_result.sv(26) " "Verilog HDL assignment warning at multiplexor_result.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "multiplexor_result.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_result.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647554472021 "|calc|multiplexor_result:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_flags multiplexor_flags:mux_flags " "Elaborating entity \"multiplexor_flags\" for hierarchy \"multiplexor_flags:mux_flags\"" {  } { { "calc.sv" "mux_flags" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag multiplexor_flags.sv(52) " "Verilog HDL or VHDL warning at multiplexor_flags.sv(52): object \"flag\" assigned a value but never read" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647554472024 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multiplexor_flags.sv(11) " "Verilog HDL Always Construct warning at multiplexor_flags.sv(11): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472024 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multiplexor_flags.sv(12) " "Verilog HDL Always Construct warning at multiplexor_flags.sv(12): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472024 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multiplexor_flags.sv(44) " "Verilog HDL Always Construct warning at multiplexor_flags.sv(44): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647554472025 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplexor_flags.sv(44) " "Verilog HDL assignment warning at multiplexor_flags.sv(44): truncated value with size 5 to match size of target (4)" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647554472025 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "multiplexor_flags.sv(44) " "Verilog HDL Case Statement warning at multiplexor_flags.sv(44): case item expression covers a value already covered by a previous case item" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1647554472025 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 multiplexor_flags.sv(52) " "Verilog HDL assignment warning at multiplexor_flags.sv(52): truncated value with size 4 to match size of target (1)" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647554472025 "|calc|multiplexor_flags:mux_flags"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags multiplexor_flags.sv(1) " "Output port \"flags\" at multiplexor_flags.sv(1) has no driver" {  } { { "multiplexor_flags.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/multiplexor_flags.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647554472025 "|calc|multiplexor_flags:mux_flags"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:alu\|division:_div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:alu\|division:_div\|Div0\"" {  } { { "division.sv" "Div0" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/division.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647554472571 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647554472571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:alu\|division:_div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Alu:alu\|division:_div\|lpm_divide:Div0\"" {  } { { "division.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/division.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554472626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:alu\|division:_div\|lpm_divide:Div0 " "Instantiated megafunction \"Alu:alu\|division:_div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647554472626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647554472626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647554472626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647554472626 ""}  } { { "division.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/division.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647554472626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554472689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554472689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554472704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554472704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647554472724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554472724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647554472855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "calc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647554472895 "|calc|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "calc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647554472895 "|calc|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "calc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647554472895 "|calc|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "calc.sv" "" { Text "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/calc.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647554472895 "|calc|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647554472895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647554473012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/output_files/Experimento_1.map.smsg " "Generated suppressed messages file C:/Users/jeyki/OneDrive/01. SEMESTERS/2022 - Semestre I/Taller de Diseno Digital/Laboratorio 3/lab3/Lab3_exp_1/output_files/Experimento_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554473272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647554473424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647554473424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647554473543 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647554473543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647554473543 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647554473543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647554473543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647554473572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 16:01:13 2022 " "Processing ended: Thu Mar 17 16:01:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647554473572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647554473572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647554473572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647554473572 ""}
