#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 22 21:39:55 2025
# Process ID: 2064895
# Current directory: /home/kmccourt/unit_profiler/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/unit_profiler/scripts/vivado.log
# Journal file: /home/kmccourt/unit_profiler/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointMultiplier_64_800_noIN
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Multiplier
  Bitwidth: 64
  Frequency: 800MHz
  Converters: noIN
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fmul_op
# puts "Clock period: $clock_period ns"
Clock period: 1.25000000000000000000 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 12 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointMultiplier_64_800_noIN
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointMultiplier_64_800_noIN/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointMultiplier_64_800_noIN/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fmul_op
# synth_design -top $unit_name -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Command: synth_design -top fmul_op -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2065654
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.648 ; gain = 416.652 ; free physical = 408992 ; free virtual = 501562
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'floatingpointmultiplier' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:19781]
INFO: [Synth 8-638] synthesizing module 'fmul_op' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_64bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3859]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_64bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3859]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:19788]
INFO: [Synth 8-3491] module 'IntMultiplier_53x53_106_Freq800_uid5' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:8987' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_53x53_106_Freq800_uid5' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:20101]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_53x53_106_Freq800_uid5' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:8994]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid9' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4016' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq800_uid9' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:12980]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid9' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4023]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid9' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4023]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid11' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4063' bound to instance 'tile_1_mult' of component 'DSPBlock_17x24_Freq800_uid11' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13032]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid11' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4070]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid11' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4070]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid13' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4110' bound to instance 'tile_2_mult' of component 'DSPBlock_17x24_Freq800_uid13' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13084]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid13' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4117]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid13' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4117]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid15' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4158' bound to instance 'tile_3_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid15' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13136]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid15' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4165]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid17' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:22' bound to instance 'TableMult' of component 'MultTable_Freq800_uid17' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4177]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid17' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:27]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid17' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid15' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4165]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid20' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4204' bound to instance 'tile_4_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid20' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13150]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid20' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4211]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid22' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:94' bound to instance 'TableMult' of component 'MultTable_Freq800_uid22' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4223]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid22' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:99]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:100]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid22' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid20' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4211]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid25' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4250' bound to instance 'tile_5_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid25' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13164]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid25' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4257]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid27' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:166' bound to instance 'TableMult' of component 'MultTable_Freq800_uid27' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4269]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid27' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:171]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:172]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid27' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid25' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4257]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid30' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4296' bound to instance 'tile_6_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid30' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13178]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid30' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4303]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid32' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:238' bound to instance 'TableMult' of component 'MultTable_Freq800_uid32' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4315]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid32' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:243]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:244]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid32' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid30' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4303]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid35' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4342' bound to instance 'tile_7_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid35' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13192]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid35' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4349]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid37' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:310' bound to instance 'TableMult' of component 'MultTable_Freq800_uid37' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4361]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid37' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:315]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:316]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid37' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid35' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4349]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid40' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4388' bound to instance 'tile_8_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid40' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13206]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid40' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4395]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid42' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:382' bound to instance 'TableMult' of component 'MultTable_Freq800_uid42' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4407]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid42' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:387]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:388]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid42' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid40' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4395]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid45' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4434' bound to instance 'tile_9_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid45' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13220]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid45' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4441]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid47' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:454' bound to instance 'TableMult' of component 'MultTable_Freq800_uid47' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4453]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid47' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:459]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:460]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid47' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:459]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid45' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4441]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid50' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4480' bound to instance 'tile_10_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid50' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13234]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid50' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4487]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid52' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:526' bound to instance 'TableMult' of component 'MultTable_Freq800_uid52' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4499]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid52' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:531]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:532]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid52' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:531]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid50' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4487]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid55' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4525' bound to instance 'tile_11_mult' of component 'DSPBlock_17x24_Freq800_uid55' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13248]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid55' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4532]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid55' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4532]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid57' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4572' bound to instance 'tile_12_mult' of component 'DSPBlock_17x24_Freq800_uid57' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13300]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid57' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid57' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4579]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid59' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4619' bound to instance 'tile_13_mult' of component 'DSPBlock_17x24_Freq800_uid59' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13352]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid59' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4626]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid59' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4626]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid61' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4667' bound to instance 'tile_14_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid61' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13404]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid61' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4674]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid63' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:598' bound to instance 'TableMult' of component 'MultTable_Freq800_uid63' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4686]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid63' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:603]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:604]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid63' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid61' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4674]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid66' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4713' bound to instance 'tile_15_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid66' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13418]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid66' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4720]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid68' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:670' bound to instance 'TableMult' of component 'MultTable_Freq800_uid68' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4732]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid68' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:675]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:676]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid68' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid66' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4720]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid71' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4759' bound to instance 'tile_16_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid71' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13432]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid71' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4766]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid73' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:742' bound to instance 'TableMult' of component 'MultTable_Freq800_uid73' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4778]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid73' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:747]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:748]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:755]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid73' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid71' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4766]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid76' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4805' bound to instance 'tile_17_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid76' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13446]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid76' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4812]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid78' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:814' bound to instance 'TableMult' of component 'MultTable_Freq800_uid78' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4824]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid78' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:819]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:820]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:827]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid78' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:819]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid76' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4812]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid81' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4851' bound to instance 'tile_18_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid81' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13460]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid81' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4858]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid83' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:886' bound to instance 'TableMult' of component 'MultTable_Freq800_uid83' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4870]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid83' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:891]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:892]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:899]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid83' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:891]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid81' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4858]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid86' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4897' bound to instance 'tile_19_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid86' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13474]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid86' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4904]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid88' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:958' bound to instance 'TableMult' of component 'MultTable_Freq800_uid88' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4916]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid88' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:963]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:964]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:971]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid88' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid86' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4904]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid91' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4943' bound to instance 'tile_20_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid91' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13488]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid91' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4950]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid93' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1030' bound to instance 'TableMult' of component 'MultTable_Freq800_uid93' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4962]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid93' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1035]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1036]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1043]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid93' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1035]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid91' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4950]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x3_Freq800_uid96' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4989' bound to instance 'tile_21_mult' of component 'IntMultiplierLUT_2x3_Freq800_uid96' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13502]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid96' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4996]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid98' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1102' bound to instance 'TableMult' of component 'MultTable_Freq800_uid98' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5008]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid98' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1107]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1108]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1115]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid98' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid96' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:4996]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x1_Freq800_uid101' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5035' bound to instance 'tile_22_mult' of component 'IntMultiplierLUT_1x1_Freq800_uid101' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13516]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid101' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5042]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid101' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5042]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid103' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5072' bound to instance 'tile_23_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid103' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13526]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid103' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid103' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5079]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid105' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5109' bound to instance 'tile_24_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid105' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13539]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid105' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5116]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid105' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5116]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid107' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5146' bound to instance 'tile_25_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid107' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13552]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid107' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5153]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid107' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5153]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid109' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5183' bound to instance 'tile_26_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid109' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13565]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid109' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5190]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid109' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5190]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x2_Freq800_uid111' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5220' bound to instance 'tile_27_mult' of component 'IntMultiplierLUT_2x2_Freq800_uid111' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13578]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid111' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5227]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid113' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1174' bound to instance 'TableMult' of component 'MultTable_Freq800_uid113' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5239]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid113' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1179]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1180]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1187]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid113' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1179]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid111' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5227]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid116' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5266' bound to instance 'tile_28_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid116' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13591]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid116' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5273]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid118' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1230' bound to instance 'TableMult' of component 'MultTable_Freq800_uid118' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5285]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid118' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1235]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1236]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1243]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid118' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid116' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5273]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid121' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5312' bound to instance 'tile_29_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid121' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13605]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid121' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5319]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid123' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1302' bound to instance 'TableMult' of component 'MultTable_Freq800_uid123' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5331]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid123' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1307]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1308]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid123' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid121' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5319]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid126' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5358' bound to instance 'tile_30_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid126' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13619]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid126' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5365]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid128' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1374' bound to instance 'TableMult' of component 'MultTable_Freq800_uid128' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5377]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid128' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1379]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1380]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1387]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid128' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1379]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid126' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5365]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid131' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5404' bound to instance 'tile_31_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid131' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13633]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid131' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5411]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid133' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1446' bound to instance 'TableMult' of component 'MultTable_Freq800_uid133' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5423]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid133' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1451]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1452]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1459]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid133' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1451]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid131' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5411]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid136' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5450' bound to instance 'tile_32_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid136' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13647]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid136' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5457]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid138' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1518' bound to instance 'TableMult' of component 'MultTable_Freq800_uid138' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5469]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid138' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1523]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1524]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1531]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid138' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1523]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid136' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5457]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x2_Freq800_uid141' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5496' bound to instance 'tile_33_mult' of component 'IntMultiplierLUT_2x2_Freq800_uid141' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13661]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid141' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5503]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid143' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1590' bound to instance 'TableMult' of component 'MultTable_Freq800_uid143' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5515]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid143' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1595]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1596]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1603]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid143' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1595]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid141' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5503]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid146' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5542' bound to instance 'tile_34_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid146' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13674]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid146' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5549]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid148' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1646' bound to instance 'TableMult' of component 'MultTable_Freq800_uid148' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5561]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid148' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1651]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1652]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid148' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid146' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5549]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid151' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5588' bound to instance 'tile_35_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid151' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13688]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid151' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5595]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid153' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1718' bound to instance 'TableMult' of component 'MultTable_Freq800_uid153' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5607]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid153' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1723]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1724]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1731]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid153' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1723]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid151' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5595]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid156' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5634' bound to instance 'tile_36_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid156' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13702]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid156' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5641]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid158' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1790' bound to instance 'TableMult' of component 'MultTable_Freq800_uid158' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5653]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid158' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1795]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1796]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1803]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid158' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1795]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid156' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5641]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid161' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5680' bound to instance 'tile_37_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid161' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13716]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid161' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5687]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid163' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1862' bound to instance 'TableMult' of component 'MultTable_Freq800_uid163' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5699]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid163' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1867]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1868]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1875]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid163' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1867]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid161' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5687]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid166' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5726' bound to instance 'tile_38_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid166' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13730]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid166' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5733]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid168' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1934' bound to instance 'TableMult' of component 'MultTable_Freq800_uid168' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5745]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid168' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1939]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1940]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1947]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid168' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:1939]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid166' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5733]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x1_Freq800_uid171' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5772' bound to instance 'tile_39_mult' of component 'IntMultiplierLUT_1x1_Freq800_uid171' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13744]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid171' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5779]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid171' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5779]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid173' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5809' bound to instance 'tile_40_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid173' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13754]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid173' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5816]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid173' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5816]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid175' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5846' bound to instance 'tile_41_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid175' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13767]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid175' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5853]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid175' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5853]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid177' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5883' bound to instance 'tile_42_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid177' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13780]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid177' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5890]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid177' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5890]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid179' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5920' bound to instance 'tile_43_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid179' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13793]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid179' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5927]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid179' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5927]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x2_Freq800_uid181' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5957' bound to instance 'tile_44_mult' of component 'IntMultiplierLUT_2x2_Freq800_uid181' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13806]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid181' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5964]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid183' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2006' bound to instance 'TableMult' of component 'MultTable_Freq800_uid183' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5976]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid183' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2011]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2012]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2019]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid183' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2011]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid181' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:5964]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid186' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6003' bound to instance 'tile_45_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid186' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13819]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid186' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6010]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid188' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2062' bound to instance 'TableMult' of component 'MultTable_Freq800_uid188' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6022]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid188' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2067]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2068]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2075]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid188' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2067]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid186' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6010]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid191' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6049' bound to instance 'tile_46_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid191' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13833]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid191' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6056]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid193' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2134' bound to instance 'TableMult' of component 'MultTable_Freq800_uid193' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6068]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid193' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2139]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2140]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2147]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid193' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid191' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6056]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid196' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6095' bound to instance 'tile_47_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid196' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13847]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid196' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6102]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid198' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2206' bound to instance 'TableMult' of component 'MultTable_Freq800_uid198' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6114]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid198' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2211]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2212]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2219]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid198' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2211]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid196' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6102]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid201' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6141' bound to instance 'tile_48_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid201' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13861]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid201' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6148]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid203' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2278' bound to instance 'TableMult' of component 'MultTable_Freq800_uid203' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6160]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid203' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2283]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2284]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2291]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid203' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2283]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid201' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6148]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid206' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6187' bound to instance 'tile_49_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid206' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13875]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid206' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6194]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid208' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2350' bound to instance 'TableMult' of component 'MultTable_Freq800_uid208' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6206]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid208' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2355]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2356]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2363]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid208' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2355]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid206' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6194]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_2x2_Freq800_uid211' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6233' bound to instance 'tile_50_mult' of component 'IntMultiplierLUT_2x2_Freq800_uid211' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13889]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid211' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6240]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid213' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2422' bound to instance 'TableMult' of component 'MultTable_Freq800_uid213' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6252]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid213' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2427]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2428]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2435]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid213' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2427]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid211' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6240]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid216' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6279' bound to instance 'tile_51_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid216' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13902]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid216' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6286]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid218' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2478' bound to instance 'TableMult' of component 'MultTable_Freq800_uid218' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6298]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid218' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2483]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2484]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2491]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid218' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2483]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid216' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6286]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid221' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6325' bound to instance 'tile_52_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid221' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13916]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid221' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6332]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid223' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2550' bound to instance 'TableMult' of component 'MultTable_Freq800_uid223' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6344]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid223' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2555]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2556]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2563]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid223' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2555]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid221' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6332]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid226' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6371' bound to instance 'tile_53_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid226' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13930]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid226' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6378]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid228' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2622' bound to instance 'TableMult' of component 'MultTable_Freq800_uid228' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6390]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid228' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2627]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2628]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2635]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid228' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2627]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid226' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6378]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid231' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6417' bound to instance 'tile_54_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid231' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13944]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid231' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6424]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid233' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2694' bound to instance 'TableMult' of component 'MultTable_Freq800_uid233' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6436]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid233' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2699]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2700]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2707]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid233' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2699]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid231' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6424]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid236' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6463' bound to instance 'tile_55_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid236' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13958]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid236' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6470]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid238' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2766' bound to instance 'TableMult' of component 'MultTable_Freq800_uid238' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6482]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid238' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2771]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2772]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2779]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid238' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2771]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid236' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6470]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x1_Freq800_uid241' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6509' bound to instance 'tile_56_mult' of component 'IntMultiplierLUT_1x1_Freq800_uid241' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13972]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid241' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6516]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x1_Freq800_uid241' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6516]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid243' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6546' bound to instance 'tile_57_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid243' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13982]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid243' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6553]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid243' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6553]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_4x1_Freq800_uid245' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6583' bound to instance 'tile_58_mult' of component 'IntMultiplierLUT_4x1_Freq800_uid245' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:13995]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid245' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6590]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid245' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6590]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid247' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6627]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid247' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6627]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid249' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6664]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_4x1_Freq800_uid249' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6664]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid251' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6701]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid253' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2843]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2844]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2851]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid253' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2843]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid251' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6701]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid256' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6747]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid258' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2899]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2900]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2907]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid258' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2899]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid256' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6747]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid261' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6793]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid263' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2971]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2972]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2979]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid263' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:2971]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid261' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6793]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid266' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6839]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid268' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3043]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3044]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3051]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid268' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3043]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid266' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6839]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid271' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6885]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid273' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3115]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3116]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3123]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid273' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3115]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid271' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6885]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid276' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6931]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid278' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3187]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3188]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3195]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid278' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3187]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid276' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6931]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid281' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6977]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid283' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3259]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3260]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3267]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid283' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid281' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:6977]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid286' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7023]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid288' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3315]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3316]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3323]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid288' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3315]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid286' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7023]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid291' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7069]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid293' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3387]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3388]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3395]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid293' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3387]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid291' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7069]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid296' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7115]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid298' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3459]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3460]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3467]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid298' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3459]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid296' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7115]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid301' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7161]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid303' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3531]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3532]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3539]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid303' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3531]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid301' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7161]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid306' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7207]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid308' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3603]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3604]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3611]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid308' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3603]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid306' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7207]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid311' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7253]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid313' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3675]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3676]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3683]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid313' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3675]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x2_Freq800_uid311' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7253]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid316' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7299]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid318' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3731]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3732]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3739]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid318' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3731]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_2x3_Freq800_uid316' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7299]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3_Freq800_uid322' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3804]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3810]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3_Freq800_uid322' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3804]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3_Freq800_uid326' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3850]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3856]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3_Freq800_uid326' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3850]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3_Freq800_uid334' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3894]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3900]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3_Freq800_uid334' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3894]
INFO: [Synth 8-638] synthesizing module 'Compressor_5_3_Freq800_uid400' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3938]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3944]
INFO: [Synth 8-256] done synthesizing module 'Compressor_5_3_Freq800_uid400' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3938]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2_Freq800_uid432' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3981]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3987]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2_Freq800_uid432' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:3981]
INFO: [Synth 8-638] synthesizing module 'IntAdder_84_Freq800_uid972' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7346]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_84_Freq800_uid972' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:7346]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_53x53_106_Freq800_uid5' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:8994]
INFO: [Synth 8-638] synthesizing module 'IntAdder_65_Freq800_uid975' [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:17887]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_65_Freq800_uid975' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:17887]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:20217]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:19788]
INFO: [Synth 8-256] done synthesizing module 'fmul_op' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/wrapper.vhd:33]
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid316 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid311 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid306 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid301 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid281 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid276 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid266 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid251 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid249 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid247 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid245 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x1_Freq800_uid241 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid231 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid226 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid221 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid216 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid211 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid206 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid201 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid191 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid186 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid179 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid177 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid175 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid173 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x1_Freq800_uid171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid166 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid161 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid151 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid141 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid116 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x2_Freq800_uid111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid105 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_4x1_Freq800_uid103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x1_Freq800_uid101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_2x3_Freq800_uid15 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2191.617 ; gain = 576.621 ; free physical = 409229 ; free virtual = 501801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2197.555 ; gain = 582.559 ; free physical = 409185 ; free virtual = 501757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v585tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v585tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.559 ; gain = 590.562 ; free physical = 409154 ; free virtual = 501726
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_14_3_Freq800_uid326_bh7_uid893_Out0_copy894_c4_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:12867]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_14_3_Freq800_uid326_bh7_uid665_Out0_copy666_c3_reg' and it is trimmed from '3' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:12762]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_3_2_Freq800_uid432_bh7_uid579_Out0_copy580_c2_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:12626]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProdExt_c34_reg' and it is trimmed from '106' to '55' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointMultiplier_64_800_noIN/operator.vhd:20000]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2268.918 ; gain = 653.922 ; free physical = 408956 ; free virtual = 501508
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 48    
	   3 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               41 Bit    Registers := 6     
	               23 Bit    Registers := 29    
	               13 Bit    Registers := 33    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2816  
	                2 Bit    Registers := 166   
	                1 Bit    Registers := 326   
+---Muxes : 
	   2 Input  106 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 202   
	   7 Input    3 Bit        Muxes := 203   
	   6 Input    3 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 54    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1260 (col length:180)
BRAMs: 1590 (col length: RAMB18 180 RAMB36 90)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tile_0_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_0_mult/Mfull_c2_reg is absorbed into DSP tile_0_mult/Mfull_c2_reg.
DSP Report: register tile_0_mult/Mfull_c1_reg is absorbed into DSP tile_0_mult/Mfull_c2_reg.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c2_reg.
DSP Report: Generating DSP tile_1_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_1_mult/Mfull_c2_reg is absorbed into DSP tile_1_mult/Mfull_c2_reg.
DSP Report: register tile_1_mult/Mfull_c1_reg is absorbed into DSP tile_1_mult/Mfull_c2_reg.
DSP Report: operator tile_1_mult/Mfull_c0 is absorbed into DSP tile_1_mult/Mfull_c2_reg.
DSP Report: Generating DSP tile_2_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_2_mult/Mfull_c2_reg is absorbed into DSP tile_2_mult/Mfull_c2_reg.
DSP Report: register tile_2_mult/Mfull_c1_reg is absorbed into DSP tile_2_mult/Mfull_c2_reg.
DSP Report: operator tile_2_mult/Mfull_c0 is absorbed into DSP tile_2_mult/Mfull_c2_reg.
DSP Report: Generating DSP tile_11_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_11_mult/Mfull_c2_reg is absorbed into DSP tile_11_mult/Mfull_c2_reg.
DSP Report: register tile_11_mult/Mfull_c1_reg is absorbed into DSP tile_11_mult/Mfull_c2_reg.
DSP Report: operator tile_11_mult/Mfull_c0 is absorbed into DSP tile_11_mult/Mfull_c2_reg.
DSP Report: Generating DSP tile_12_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_12_mult/Mfull_c2_reg is absorbed into DSP tile_12_mult/Mfull_c2_reg.
DSP Report: register tile_12_mult/Mfull_c1_reg is absorbed into DSP tile_12_mult/Mfull_c2_reg.
DSP Report: operator tile_12_mult/Mfull_c0 is absorbed into DSP tile_12_mult/Mfull_c2_reg.
DSP Report: Generating DSP tile_13_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register tile_13_mult/Mfull_c2_reg is absorbed into DSP tile_13_mult/Mfull_c2_reg.
DSP Report: register tile_13_mult/Mfull_c1_reg is absorbed into DSP tile_13_mult/Mfull_c2_reg.
DSP Report: operator tile_13_mult/Mfull_c0 is absorbed into DSP tile_13_mult/Mfull_c2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2464.035 ; gain = 849.039 ; free physical = 408973 ; free virtual = 501546
---------------------------------------------------------------------------------
 Sort Area is  tile_0_mult/Mfull_c2_reg_0 : 0 0 : 2963 2963 : Used 1 time 0
 Sort Area is  tile_11_mult/Mfull_c2_reg_4 : 0 0 : 2963 2963 : Used 1 time 0
 Sort Area is  tile_12_mult/Mfull_c2_reg_5 : 0 0 : 2963 2963 : Used 1 time 0
 Sort Area is  tile_13_mult/Mfull_c2_reg_6 : 0 0 : 2963 2963 : Used 1 time 0
 Sort Area is  tile_1_mult/Mfull_c2_reg_2 : 0 0 : 2963 2963 : Used 1 time 0
 Sort Area is  tile_2_mult/Mfull_c2_reg_3 : 0 0 : 2963 2963 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------+---------------------------+---------------+----------------+
|Module Name                          | RTL Object                | Depth x Width | Implemented As | 
+-------------------------------------+---------------------------+---------------+----------------+
|MultTable_Freq800_uid17              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid22              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid27              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid32              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid37              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid42              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid47              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid52              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid63              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid68              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid73              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid78              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid83              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid88              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid93              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid98              | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid113             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid118             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid123             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid128             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid133             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid138             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid143             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid148             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid153             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid158             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid163             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid168             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid183             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid188             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid193             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid198             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid203             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid208             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid213             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid218             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid223             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid228             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid233             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid238             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid253             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid258             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid263             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid268             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid273             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid278             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid283             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid288             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid293             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid298             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid303             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid308             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq800_uid313             | Y0                        | 16x4          | LUT            | 
|MultTable_Freq800_uid318             | Y0                        | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_28_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_7_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_30_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_31_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_37_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_32_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_38_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_10_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_68_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_67_mult/TableMult/Y0 | 16x4          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_62_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_69_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_63_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_70_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_64_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_16_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_71_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_65_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_72_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_66_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_74_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_73_mult/TableMult/Y0 | 16x4          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_61_mult/TableMult/Y0 | 16x4          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_34_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_33_mult/TableMult/Y0 | 16x4          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_55_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_27_mult/TableMult/Y0 | 16x4          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_36_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_49_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_54_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_4_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_48_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_53_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_35_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_47_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_52_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_46_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_19_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_53x53_106_Freq800_uid5 | tile_44_mult/TableMult/Y0 | 16x4          | LUT            | 
+-------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq800_uid9  | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid11 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid13 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid55 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid57 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid59 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2464.035 ; gain = 849.039 ; free physical = 408951 ; free virtual = 501525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2464.035 ; gain = 849.039 ; free physical = 408872 ; free virtual = 501423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408629 ; free virtual = 501181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408649 ; free virtual = 501180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408623 ; free virtual = 501164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408621 ; free virtual = 501163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408604 ; free virtual = 501153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408601 ; free virtual = 501150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_0_c33_reg[2]   | 28     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_c6_reg[1]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c6_reg[2]    | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_1_c33_reg[2]   | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_2_c7_reg[2]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_2_c7_reg[2]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_2_c33_reg[2]   | 26     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_3_c8_reg[1]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_3_c8_reg[2]    | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_3_c33_reg[2]   | 25     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_4_c9_reg[2]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_4_c9_reg[2]    | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_4_c33_reg[2]   | 24     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_5_c10_reg[2]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_5_c10_reg[2]   | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_5_c33_reg[2]   | 23     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_6_c11_reg[1]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_6_c11_reg[2]   | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_6_c33_reg[2]   | 22     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_7_c12_reg[2]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_7_c12_reg[2]   | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_7_c33_reg[2]   | 21     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_8_c13_reg[1]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c13_reg[2]   | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_8_c33_reg[2]   | 20     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c14_reg[2]   | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c14_reg[2]   | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_9_c33_reg[2]   | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_10_c15_reg[1]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_10_c15_reg[2]  | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_10_c33_reg[2]  | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_11_c16_reg[2]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_11_c16_reg[2]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_11_c16_reg[0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_11_c33_reg[2]  | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_12_c17_reg[1]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_12_c17_reg[2]  | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_12_c33_reg[2]  | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_13_c18_reg[2]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_13_c18_reg[2]  | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_13_c33_reg[2]  | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_14_c20_reg[1]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_14_c20_reg[2]  | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_14_c33_reg[2]  | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_15_c21_reg[2]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_15_c21_reg[2]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_15_c21_reg[1]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_15_c33_reg[2]  | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_16_c22_reg[2]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_16_c22_reg[2]  | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_16_c33_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_17_c23_reg[1]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_17_c23_reg[2]  | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_17_c33_reg[2]  | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_18_c24_reg[0]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_18_c24_reg[2]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_18_c24_reg[0]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_18_c33_reg[2]  | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_19_c25_reg[2]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_19_c25_reg[2]  | 21     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_19_c33_reg[2]  | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_20_c26_reg[1]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c26_reg[2]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c26_reg[0]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_20_c33_reg[2]  | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_21_c27_reg[2]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_21_c27_reg[2]  | 23     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_21_c33_reg[2]  | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_22_c28_reg[1]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_22_c28_reg[2]  | 24     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_22_c33_reg[2]  | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_23_c29_reg[2]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_23_c29_reg[2]  | 25     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_23_c33_reg[2]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_24_c30_reg[1]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_24_c30_reg[2]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_24_c30_reg[1]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/R_24_c33_reg[2]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_25_c31_reg[1]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_25_c31_reg[2]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_25_c31_reg[1]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_26_c32_reg[1]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_26_c32_reg[2]  | 28     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_27_c33_reg[0]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_27_c33_reg[1]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/SignificandMultiplication/tmp_bitheapResult_bh7_22_c33_reg[22] | 30     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|fmul_op     | operator/SignificandMultiplication/tmp_bitheapResult_bh7_22_c33_reg[18] | 31     | 19    | NO           | NO                 | YES               | 0      | 19      | 
|fmul_op     | operator/RoundingAdder/R_1_c56_reg[2]                                   | 21     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_2_c36_reg[2]                                   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_2_c56_reg[2]                                   | 20     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_3_c37_reg[2]                                   | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_3_c56_reg[2]                                   | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_4_c38_reg[2]                                   | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_4_c56_reg[2]                                   | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_5_c39_reg[2]                                   | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_5_c56_reg[2]                                   | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_6_c40_reg[2]                                   | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_6_c56_reg[2]                                   | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_7_c41_reg[2]                                   | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_7_c56_reg[2]                                   | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_8_c42_reg[2]                                   | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_8_c56_reg[2]                                   | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_9_c43_reg[2]                                   | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_9_c56_reg[2]                                   | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_10_c44_reg[2]                                  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_10_c56_reg[2]                                  | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_11_c45_reg[2]                                  | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_11_c56_reg[2]                                  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_12_c46_reg[2]                                  | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_12_c56_reg[2]                                  | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_13_c47_reg[2]                                  | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_13_c56_reg[2]                                  | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_14_c48_reg[2]                                  | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_14_c56_reg[2]                                  | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_15_c49_reg[2]                                  | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_15_c56_reg[2]                                  | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_16_c50_reg[2]                                  | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_16_c56_reg[2]                                  | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_17_c51_reg[2]                                  | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/R_17_c56_reg[2]                                  | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/expSum_c33_reg[12]                                             | 31     | 13    | NO           | YES                | YES               | 0      | 13      | 
|fmul_op     | operator/RoundingAdder/X_18_c52_reg[2]                                  | 19     | 2     | NO           | YES                | YES               | 0      | 2       | 
|fmul_op     | operator/RoundingAdder/X_18_c52_reg[0]                                  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fmul_op     | operator/RoundingAdder/R_18_c56_reg[2]                                  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_19_c53_reg[2]                                  | 20     | 3     | NO           | YES                | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/R_19_c56_reg[2]                                  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_20_c54_reg[2]                                  | 21     | 3     | NO           | YES                | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_21_c56_reg[2]                                  | 23     | 3     | NO           | YES                | YES               | 0      | 3       | 
|fmul_op     | operator/RoundingAdder/X_22_c56_reg[1]                                  | 23     | 2     | NO           | YES                | YES               | 0      | 2       | 
|fmul_op     | operator/sign_c56_reg                                                   | 56     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/exc_c56_reg[1]                                                 | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq800_uid9  | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid55 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid57 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid59 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid11 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|DSPBlock_17x24_Freq800_uid13 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    11|
|2     |DSP48E1 |     6|
|3     |LUT1    |     2|
|4     |LUT2    |   129|
|5     |LUT3    |   179|
|6     |LUT4    |   338|
|7     |LUT5    |   364|
|8     |LUT6    |   396|
|9     |SRL16E  |   198|
|10    |SRLC32E |   154|
|11    |FDRE    |  1182|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+-------------------------------------+------+
|      |Instance                                    |Module                               |Cells |
+------+--------------------------------------------+-------------------------------------+------+
|1     |top                                         |                                     |  2959|
|2     |  buff                                      |delay_buffer                         |    56|
|3     |  oehb                                      |oehb_dataless                        |     5|
|4     |  operator                                  |FloatingPointMultiplier              |  2898|
|5     |    RoundingAdder                           |IntAdder_65_Freq800_uid975           |   435|
|6     |    SignificandMultiplication               |IntMultiplier_53x53_106_Freq800_uid5 |  2186|
|7     |      Compressor_14_3_Freq800_uid326_uid801 |Compressor_14_3_Freq800_uid326_13    |     2|
|8     |      Compressor_14_3_Freq800_uid326_uid893 |Compressor_14_3_Freq800_uid326_14    |     2|
|9     |      Compressor_14_3_Freq800_uid326_uid329 |Compressor_14_3_Freq800_uid326       |     3|
|10    |      Compressor_14_3_Freq800_uid326_uid685 |Compressor_14_3_Freq800_uid326_0     |     3|
|11    |      Compressor_14_3_Freq800_uid326_uid689 |Compressor_14_3_Freq800_uid326_1     |     3|
|12    |      Compressor_14_3_Freq800_uid326_uid693 |Compressor_14_3_Freq800_uid326_2     |     3|
|13    |      Compressor_14_3_Freq800_uid326_uid697 |Compressor_14_3_Freq800_uid326_3     |     3|
|14    |      Compressor_14_3_Freq800_uid326_uid701 |Compressor_14_3_Freq800_uid326_4     |     3|
|15    |      Compressor_14_3_Freq800_uid326_uid705 |Compressor_14_3_Freq800_uid326_5     |     3|
|16    |      Compressor_14_3_Freq800_uid326_uid709 |Compressor_14_3_Freq800_uid326_6     |     3|
|17    |      Compressor_14_3_Freq800_uid326_uid713 |Compressor_14_3_Freq800_uid326_7     |     3|
|18    |      Compressor_14_3_Freq800_uid326_uid715 |Compressor_14_3_Freq800_uid326_8     |     3|
|19    |      Compressor_14_3_Freq800_uid326_uid717 |Compressor_14_3_Freq800_uid326_9     |     3|
|20    |      Compressor_14_3_Freq800_uid326_uid719 |Compressor_14_3_Freq800_uid326_10    |     3|
|21    |      Compressor_14_3_Freq800_uid326_uid721 |Compressor_14_3_Freq800_uid326_11    |     3|
|22    |      Compressor_14_3_Freq800_uid326_uid723 |Compressor_14_3_Freq800_uid326_12    |     3|
|23    |      Compressor_14_3_Freq800_uid326_uid949 |Compressor_14_3_Freq800_uid326_15    |     3|
|24    |      Compressor_14_3_Freq800_uid326_uid951 |Compressor_14_3_Freq800_uid326_16    |     3|
|25    |      Compressor_14_3_Freq800_uid326_uid955 |Compressor_14_3_Freq800_uid326_17    |     3|
|26    |      Compressor_14_3_Freq800_uid326_uid957 |Compressor_14_3_Freq800_uid326_18    |     3|
|27    |      Compressor_14_3_Freq800_uid326_uid959 |Compressor_14_3_Freq800_uid326_19    |     3|
|28    |      Compressor_14_3_Freq800_uid326_uid961 |Compressor_14_3_Freq800_uid326_20    |     3|
|29    |      Compressor_14_3_Freq800_uid326_uid963 |Compressor_14_3_Freq800_uid326_21    |     3|
|30    |      Compressor_14_3_Freq800_uid326_uid965 |Compressor_14_3_Freq800_uid326_22    |     3|
|31    |      Compressor_14_3_Freq800_uid326_uid967 |Compressor_14_3_Freq800_uid326_23    |     3|
|32    |      Compressor_14_3_Freq800_uid326_uid969 |Compressor_14_3_Freq800_uid326_24    |     3|
|33    |      Compressor_23_3_Freq800_uid322_uid667 |Compressor_23_3_Freq800_uid322       |     3|
|34    |      Compressor_23_3_Freq800_uid322_uid669 |Compressor_23_3_Freq800_uid322_25    |     3|
|35    |      Compressor_23_3_Freq800_uid322_uid671 |Compressor_23_3_Freq800_uid322_26    |     3|
|36    |      Compressor_23_3_Freq800_uid322_uid675 |Compressor_23_3_Freq800_uid322_27    |     3|
|37    |      Compressor_23_3_Freq800_uid322_uid677 |Compressor_23_3_Freq800_uid322_28    |     3|
|38    |      Compressor_23_3_Freq800_uid322_uid679 |Compressor_23_3_Freq800_uid322_29    |     3|
|39    |      Compressor_23_3_Freq800_uid322_uid681 |Compressor_23_3_Freq800_uid322_30    |     3|
|40    |      Compressor_23_3_Freq800_uid322_uid683 |Compressor_23_3_Freq800_uid322_31    |     3|
|41    |      Compressor_23_3_Freq800_uid322_uid929 |Compressor_23_3_Freq800_uid322_32    |     3|
|42    |      Compressor_23_3_Freq800_uid322_uid931 |Compressor_23_3_Freq800_uid322_33    |     3|
|43    |      Compressor_23_3_Freq800_uid322_uid933 |Compressor_23_3_Freq800_uid322_34    |     3|
|44    |      Compressor_23_3_Freq800_uid322_uid935 |Compressor_23_3_Freq800_uid322_35    |     3|
|45    |      Compressor_23_3_Freq800_uid322_uid937 |Compressor_23_3_Freq800_uid322_36    |     3|
|46    |      Compressor_23_3_Freq800_uid322_uid939 |Compressor_23_3_Freq800_uid322_37    |     3|
|47    |      Compressor_23_3_Freq800_uid322_uid941 |Compressor_23_3_Freq800_uid322_38    |     3|
|48    |      Compressor_23_3_Freq800_uid322_uid943 |Compressor_23_3_Freq800_uid322_39    |     3|
|49    |      Compressor_23_3_Freq800_uid322_uid945 |Compressor_23_3_Freq800_uid322_40    |     3|
|50    |      Compressor_23_3_Freq800_uid322_uid947 |Compressor_23_3_Freq800_uid322_41    |     3|
|51    |      Compressor_23_3_Freq800_uid322_uid953 |Compressor_23_3_Freq800_uid322_42    |     3|
|52    |      Compressor_3_2_Freq800_uid432_uid673  |Compressor_3_2_Freq800_uid432        |     2|
|53    |      Compressor_3_2_Freq800_uid432_uid687  |Compressor_3_2_Freq800_uid432_43     |     2|
|54    |      Compressor_3_2_Freq800_uid432_uid691  |Compressor_3_2_Freq800_uid432_44     |     2|
|55    |      Compressor_3_2_Freq800_uid432_uid695  |Compressor_3_2_Freq800_uid432_45     |     2|
|56    |      Compressor_3_2_Freq800_uid432_uid699  |Compressor_3_2_Freq800_uid432_46     |     2|
|57    |      Compressor_3_2_Freq800_uid432_uid703  |Compressor_3_2_Freq800_uid432_47     |     2|
|58    |      Compressor_3_2_Freq800_uid432_uid707  |Compressor_3_2_Freq800_uid432_48     |     2|
|59    |      Compressor_3_2_Freq800_uid432_uid711  |Compressor_3_2_Freq800_uid432_49     |     2|
|60    |      Compressor_3_2_Freq800_uid432_uid733  |Compressor_3_2_Freq800_uid432_50     |     2|
|61    |      Compressor_3_2_Freq800_uid432_uid743  |Compressor_3_2_Freq800_uid432_51     |     2|
|62    |      Compressor_3_2_Freq800_uid432_uid749  |Compressor_3_2_Freq800_uid432_52     |     2|
|63    |      Compressor_3_2_Freq800_uid432_uid753  |Compressor_3_2_Freq800_uid432_53     |     2|
|64    |      Compressor_3_2_Freq800_uid432_uid759  |Compressor_3_2_Freq800_uid432_54     |     2|
|65    |      Compressor_3_2_Freq800_uid432_uid763  |Compressor_3_2_Freq800_uid432_55     |     2|
|66    |      Compressor_5_3_Freq800_uid400_uid401  |Compressor_5_3_Freq800_uid400        |     3|
|67    |      Compressor_5_3_Freq800_uid400_uid407  |Compressor_5_3_Freq800_uid400_56     |     3|
|68    |      Compressor_5_3_Freq800_uid400_uid413  |Compressor_5_3_Freq800_uid400_57     |     3|
|69    |      Compressor_5_3_Freq800_uid400_uid419  |Compressor_5_3_Freq800_uid400_58     |     3|
|70    |      Compressor_5_3_Freq800_uid400_uid425  |Compressor_5_3_Freq800_uid400_59     |     3|
|71    |      Compressor_6_3_Freq800_uid334_uid335  |Compressor_6_3_Freq800_uid334        |     3|
|72    |      Compressor_6_3_Freq800_uid334_uid337  |Compressor_6_3_Freq800_uid334_60     |     3|
|73    |      Compressor_6_3_Freq800_uid334_uid341  |Compressor_6_3_Freq800_uid334_61     |     3|
|74    |      Compressor_6_3_Freq800_uid334_uid343  |Compressor_6_3_Freq800_uid334_62     |     3|
|75    |      Compressor_6_3_Freq800_uid334_uid347  |Compressor_6_3_Freq800_uid334_63     |     3|
|76    |      Compressor_6_3_Freq800_uid334_uid349  |Compressor_6_3_Freq800_uid334_64     |     3|
|77    |      Compressor_6_3_Freq800_uid334_uid353  |Compressor_6_3_Freq800_uid334_65     |     3|
|78    |      Compressor_6_3_Freq800_uid334_uid355  |Compressor_6_3_Freq800_uid334_66     |     3|
|79    |      Compressor_6_3_Freq800_uid334_uid357  |Compressor_6_3_Freq800_uid334_67     |     3|
|80    |      Compressor_6_3_Freq800_uid334_uid359  |Compressor_6_3_Freq800_uid334_68     |     3|
|81    |      Compressor_6_3_Freq800_uid334_uid361  |Compressor_6_3_Freq800_uid334_69     |     3|
|82    |      Compressor_6_3_Freq800_uid334_uid363  |Compressor_6_3_Freq800_uid334_70     |     3|
|83    |      Compressor_6_3_Freq800_uid334_uid365  |Compressor_6_3_Freq800_uid334_71     |     3|
|84    |      Compressor_6_3_Freq800_uid334_uid367  |Compressor_6_3_Freq800_uid334_72     |     3|
|85    |      Compressor_6_3_Freq800_uid334_uid369  |Compressor_6_3_Freq800_uid334_73     |     3|
|86    |      Compressor_6_3_Freq800_uid334_uid371  |Compressor_6_3_Freq800_uid334_74     |     3|
|87    |      Compressor_6_3_Freq800_uid334_uid373  |Compressor_6_3_Freq800_uid334_75     |     3|
|88    |      Compressor_6_3_Freq800_uid334_uid375  |Compressor_6_3_Freq800_uid334_76     |     3|
|89    |      Compressor_6_3_Freq800_uid334_uid377  |Compressor_6_3_Freq800_uid334_77     |     3|
|90    |      Compressor_6_3_Freq800_uid334_uid379  |Compressor_6_3_Freq800_uid334_78     |     3|
|91    |      Compressor_6_3_Freq800_uid334_uid381  |Compressor_6_3_Freq800_uid334_79     |     3|
|92    |      Compressor_6_3_Freq800_uid334_uid383  |Compressor_6_3_Freq800_uid334_80     |     3|
|93    |      Compressor_6_3_Freq800_uid334_uid385  |Compressor_6_3_Freq800_uid334_81     |     3|
|94    |      Compressor_6_3_Freq800_uid334_uid387  |Compressor_6_3_Freq800_uid334_82     |     3|
|95    |      Compressor_6_3_Freq800_uid334_uid389  |Compressor_6_3_Freq800_uid334_83     |     3|
|96    |      Compressor_6_3_Freq800_uid334_uid391  |Compressor_6_3_Freq800_uid334_84     |     3|
|97    |      Compressor_6_3_Freq800_uid334_uid393  |Compressor_6_3_Freq800_uid334_85     |     3|
|98    |      Compressor_6_3_Freq800_uid334_uid395  |Compressor_6_3_Freq800_uid334_86     |     3|
|99    |      Compressor_6_3_Freq800_uid334_uid397  |Compressor_6_3_Freq800_uid334_87     |     3|
|100   |      Compressor_6_3_Freq800_uid334_uid403  |Compressor_6_3_Freq800_uid334_88     |     3|
|101   |      Compressor_6_3_Freq800_uid334_uid405  |Compressor_6_3_Freq800_uid334_89     |     3|
|102   |      Compressor_6_3_Freq800_uid334_uid409  |Compressor_6_3_Freq800_uid334_90     |     3|
|103   |      Compressor_6_3_Freq800_uid334_uid411  |Compressor_6_3_Freq800_uid334_91     |     3|
|104   |      Compressor_6_3_Freq800_uid334_uid415  |Compressor_6_3_Freq800_uid334_92     |     3|
|105   |      Compressor_6_3_Freq800_uid334_uid417  |Compressor_6_3_Freq800_uid334_93     |     3|
|106   |      Compressor_6_3_Freq800_uid334_uid421  |Compressor_6_3_Freq800_uid334_94     |     3|
|107   |      Compressor_6_3_Freq800_uid334_uid423  |Compressor_6_3_Freq800_uid334_95     |     3|
|108   |      Compressor_6_3_Freq800_uid334_uid427  |Compressor_6_3_Freq800_uid334_96     |     3|
|109   |      Compressor_6_3_Freq800_uid334_uid429  |Compressor_6_3_Freq800_uid334_97     |     3|
|110   |      bitheapFinalAdd_bh7                   |IntAdder_84_Freq800_uid972           |   537|
|111   |      tile_0_mult                           |DSPBlock_17x24_Freq800_uid9          |     1|
|112   |      tile_11_mult                          |DSPBlock_17x24_Freq800_uid55         |     1|
|113   |      tile_12_mult                          |DSPBlock_17x24_Freq800_uid57         |     1|
|114   |      tile_13_mult                          |DSPBlock_17x24_Freq800_uid59         |     1|
|115   |      tile_1_mult                           |DSPBlock_17x24_Freq800_uid11         |     1|
|116   |      tile_2_mult                           |DSPBlock_17x24_Freq800_uid13         |     1|
+------+--------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408598 ; free virtual = 501149
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.973 ; gain = 854.977 ; free physical = 408613 ; free virtual = 501164
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.980 ; gain = 854.977 ; free physical = 408645 ; free virtual = 501196
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.879 ; gain = 0.000 ; free physical = 408927 ; free virtual = 501478
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.656 ; gain = 0.000 ; free physical = 408992 ; free virtual = 501537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f2fd745e
INFO: [Common 17-83] Releasing license: Synthesis
461 Infos, 128 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2598.691 ; gain = 1004.727 ; free physical = 408950 ; free virtual = 501498
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2039.020; main = 1835.647; forked = 438.365
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4065.512; main = 2598.660; forked = 1626.504
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 1.25000000000000000000 ns
# create_clock -name clk -period $clock_period [get_ports clk]
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2662.688 ; gain = 63.996 ; free physical = 408940 ; free virtual = 501503

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1474655bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3023.812 ; gain = 361.125 ; free physical = 408799 ; free virtual = 501372

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1474655bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408481 ; free virtual = 501055

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1474655bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408481 ; free virtual = 501055
Phase 1 Initialization | Checksum: 1474655bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408481 ; free virtual = 501055

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1474655bf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408478 ; free virtual = 501052

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1474655bf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408478 ; free virtual = 501052
Phase 2 Timer Update And Timing Data Collection | Checksum: 1474655bf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408478 ; free virtual = 501052

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1474655bf

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408479 ; free virtual = 501052
Retarget | Checksum: 1474655bf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1474655bf

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408477 ; free virtual = 501051
Constant propagation | Checksum: 1474655bf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e5d08442

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3276.719 ; gain = 0.000 ; free physical = 408477 ; free virtual = 501051
Sweep | Checksum: e5d08442
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: e5d08442

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408476 ; free virtual = 501049
BUFG optimization | Checksum: e5d08442
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d4b8c662

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408476 ; free virtual = 501050
Shift Register Optimization | Checksum: d4b8c662
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d4b8c662

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408476 ; free virtual = 501050
Post Processing Netlist | Checksum: d4b8c662
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1058cbd81

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408475 ; free virtual = 501049

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408475 ; free virtual = 501049
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1058cbd81

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408475 ; free virtual = 501049
Phase 9 Finalization | Checksum: 1058cbd81

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408475 ; free virtual = 501049
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               3  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1058cbd81

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3308.734 ; gain = 32.016 ; free physical = 408475 ; free virtual = 501049
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408475 ; free virtual = 501049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1058cbd81

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408474 ; free virtual = 501048

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1058cbd81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408474 ; free virtual = 501048

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408473 ; free virtual = 501047
Ending Netlist Obfuscation Task | Checksum: 1058cbd81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.734 ; gain = 0.000 ; free physical = 408473 ; free virtual = 501047
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3308.734 ; gain = 710.043 ; free physical = 408473 ; free virtual = 501047
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.750 ; gain = 0.000 ; free physical = 408458 ; free virtual = 501032
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66d5787d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.750 ; gain = 0.000 ; free physical = 408458 ; free virtual = 501032
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.750 ; gain = 0.000 ; free physical = 408458 ; free virtual = 501032

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96b05dbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3340.750 ; gain = 0.000 ; free physical = 408619 ; free virtual = 501192

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9ae96c8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408605 ; free virtual = 501178

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9ae96c8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408604 ; free virtual = 501178
Phase 1 Placer Initialization | Checksum: 9ae96c8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408601 ; free virtual = 501175

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eb514882

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408585 ; free virtual = 501159

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1079691cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408544 ; free virtual = 501118

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1079691cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.777 ; gain = 7.027 ; free physical = 408544 ; free virtual = 501118

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e53ac01f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408332 ; free virtual = 500895

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 128 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 127, total 128, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 129 nets or LUTs. Breaked 128 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 10 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.781 ; gain = 0.000 ; free physical = 408324 ; free virtual = 500887
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.781 ; gain = 0.000 ; free physical = 408323 ; free virtual = 500886

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          128  |              1  |                   129  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            9  |              0  |                     9  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          137  |              1  |                   138  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17679d238

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408318 ; free virtual = 500881
Phase 2.4 Global Placement Core | Checksum: 1968e2cd2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408313 ; free virtual = 500876
Phase 2 Global Placement | Checksum: 1968e2cd2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408312 ; free virtual = 500875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1857df8af

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408306 ; free virtual = 500869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19743d284

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408243 ; free virtual = 500806

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b64da889

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408241 ; free virtual = 500804

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22dab3b1f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408241 ; free virtual = 500804

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a4b6e1b6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408158 ; free virtual = 500732

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20b4564aa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408451 ; free virtual = 501024

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2198992f9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408449 ; free virtual = 501023

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c19feb3d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408449 ; free virtual = 501023

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b53895c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408475 ; free virtual = 501049
Phase 3 Detail Placement | Checksum: 1b53895c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408475 ; free virtual = 501049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 125e64e2b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.450 | TNS=-902.061 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fbb30bcc

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3355.781 ; gain = 0.000 ; free physical = 408461 ; free virtual = 501012
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fbb30bcc

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3355.781 ; gain = 0.000 ; free physical = 408446 ; free virtual = 500998
Phase 4.1.1.1 BUFG Insertion | Checksum: 125e64e2b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408446 ; free virtual = 500997

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.787. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c170b612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408226 ; free virtual = 500788

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408224 ; free virtual = 500787
Phase 4.1 Post Commit Optimization | Checksum: 1c170b612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408223 ; free virtual = 500786

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c170b612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408216 ; free virtual = 500779

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c170b612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408211 ; free virtual = 500773
Phase 4.3 Placer Reporting | Checksum: 1c170b612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408208 ; free virtual = 500771

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3355.781 ; gain = 0.000 ; free physical = 408208 ; free virtual = 500771

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408208 ; free virtual = 500771
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc59efc0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408216 ; free virtual = 500779
Ending Placer Task | Checksum: 180f60c55

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3355.781 ; gain = 15.031 ; free physical = 408218 ; free virtual = 500780
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3355.781 ; gain = 47.047 ; free physical = 408215 ; free virtual = 500778
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7c3d821 ConstDB: 0 ShapeSum: a9323434 RouteDB: 0
WARNING: [Route 35-198] Port "rhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: f382f023 | NumContArr: dd09cbc7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 355deb124

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3624.090 ; gain = 212.281 ; free physical = 408278 ; free virtual = 500851

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 355deb124

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3624.090 ; gain = 212.281 ; free physical = 408278 ; free virtual = 500851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 355deb124

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3624.090 ; gain = 212.281 ; free physical = 408277 ; free virtual = 500851
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e978823b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 3774.770 ; gain = 362.961 ; free physical = 408007 ; free virtual = 500559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.837 | TNS=-662.671| WHS=-0.184 | THS=-15.603|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2181
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2181
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bfd28ee7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407900 ; free virtual = 500452

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bfd28ee7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407900 ; free virtual = 500451

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22c1cd8c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407883 ; free virtual = 500434
Phase 3 Initial Routing | Checksum: 22c1cd8c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407885 ; free virtual = 500433
INFO: [Route 35-580] Design has 322 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=======================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                   |
+====================+===================+=======================================================================================================+
| clk                | clk               | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_srlopt/D                   |
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid322_bh7_uid855_Out0_copy856_c4_reg[2]/D |
| clk                | clk               | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c5_reg[0]_srl2_srlopt/D                    |
| clk                | clk               | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_15_c20_reg[2]_srl17/D                        |
| clk                | clk               | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_3_c7_reg[2]_srl4_srlopt/D                    |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.866 | TNS=-1153.627| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f04c6ec2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407725 ; free virtual = 500277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.836 | TNS=-1152.192| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20288b5fa

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407839 ; free virtual = 500391

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.807 | TNS=-1152.845| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15c74fe2a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407873 ; free virtual = 500436

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.804 | TNS=-1152.457| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2c123193f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407909 ; free virtual = 500459
Phase 4 Rip-up And Reroute | Checksum: 2c123193f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407907 ; free virtual = 500458

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ea01bd21

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407871 ; free virtual = 500434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-947.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d738f029

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407869 ; free virtual = 500431

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d738f029

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407869 ; free virtual = 500431
Phase 5 Delay and Skew Optimization | Checksum: 1d738f029

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407869 ; free virtual = 500431

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf2ecd25

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407924 ; free virtual = 500487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-946.876| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23fc55e24

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407924 ; free virtual = 500487
Phase 6 Post Hold Fix | Checksum: 23fc55e24

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407924 ; free virtual = 500487

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0678534 %
  Global Horizontal Routing Utilization  = 0.0778531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23fc55e24

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407921 ; free virtual = 500484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23fc55e24

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407921 ; free virtual = 500484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 221c698fd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407916 ; free virtual = 500479

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.720 | TNS=-946.876| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 221c698fd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407911 ; free virtual = 500474
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 18a9310e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407908 ; free virtual = 500471
Ending Routing Task | Checksum: 18a9310e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 371.133 ; free physical = 407908 ; free virtual = 500471

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 3782.941 ; gain = 427.160 ; free physical = 407906 ; free virtual = 500469
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/unit_profiler/scripts/../reports/utilization/fmul_op_Multiplier_800MHz_noIN.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 21:41:48 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fmul_op
| Device       : xc7v585tffg1157-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 1478 |     0 |          0 |    364200 |  0.41 |
|   LUT as Logic             | 1127 |     0 |          0 |    364200 |  0.31 |
|   LUT as Memory            |  351 |     0 |          0 |    111000 |  0.32 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  351 |     0 |            |           |       |
| Slice Registers            | 1194 |     0 |          0 |    728400 |  0.16 |
|   Register as Flip Flop    | 1194 |     0 |          0 |    728400 |  0.16 |
|   Register as Latch        |    0 |     0 |          0 |    728400 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |    182100 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     91050 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 1194  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  434 |     0 |          0 |     91050 |  0.48 |
|   SLICEL                                   |  260 |     0 |            |           |       |
|   SLICEM                                   |  174 |     0 |            |           |       |
| LUT as Logic                               | 1127 |     0 |          0 |    364200 |  0.31 |
|   using O5 output only                     |    1 |       |            |           |       |
|   using O6 output only                     |  845 |       |            |           |       |
|   using O5 and O6                          |  281 |       |            |           |       |
| LUT as Memory                              |  351 |     0 |          0 |    111000 |  0.32 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |  351 |     0 |            |           |       |
|     using O5 output only                   |    4 |       |            |           |       |
|     using O6 output only                   |  346 |       |            |           |       |
|     using O5 and O6                        |    1 |       |            |           |       |
| Slice Registers                            | 1194 |     0 |          0 |    728400 |  0.16 |
|   Register driven from within the Slice    | 1010 |       |            |           |       |
|   Register driven from outside the Slice   |  184 |       |            |           |       |
|     LUT in front of the register is unused |   35 |       |            |           |       |
|     LUT in front of the register is used   |  149 |       |            |           |       |
| Unique Control Sets                        |    3 |       |          0 |     91050 | <0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1590 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    6 |     0 |          0 |      1260 |  0.48 |
|   DSP48E1 only |    6 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        18 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        18 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        72 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        18 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       576 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         5 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        72 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       900 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       750 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        72 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        18 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        18 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        36 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       216 |  0.00 |
| BUFR       |    0 |     0 |          0 |        72 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1194 |        Flop & Latch |
| LUT6     |  396 |                 LUT |
| LUT5     |  364 |                 LUT |
| LUT4     |  338 |                 LUT |
| SRL16E   |  198 |  Distributed Memory |
| LUT3     |  179 |                 LUT |
| SRLC32E  |  154 |  Distributed Memory |
| LUT2     |  129 |                 LUT |
| CARRY4   |   11 |          CarryLogic |
| DSP48E1  |    6 |    Block Arithmetic |
| LUT1     |    2 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/unit_profiler/scripts/../reports/timing/fmul_op_Multiplier_800MHz_noIN.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 21:41:49 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7v585t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 operator/SignificandMultiplication/bh7_w83_0_c3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.375ns (20.036%)  route 1.497ns (79.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 2.828 - 1.250 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1551, unset)         1.681     1.681    operator/SignificandMultiplication/clk
    SLICE_X20Y182        FDRE                                         r  operator/SignificandMultiplication/bh7_w83_0_c3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y182        FDRE (Prop_fdre_C_Q)         0.269     1.950 r  operator/SignificandMultiplication/bh7_w83_0_c3_reg/Q
                         net (fo=2, routed)           0.562     2.512    operator/SignificandMultiplication/bh7_w83_0_c3
    SLICE_X20Y181        LUT5 (Prop_lut5_I4_O)        0.053     2.565 r  operator/SignificandMultiplication/i___1/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c4[2]_i_2/O
                         net (fo=3, routed)           0.460     3.025    operator/SignificandMultiplication/i___1/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c4[2]_i_2_n_0
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.053     3.078 r  operator/SignificandMultiplication/i___1/X_20_c25_reg[1]_srl22_i_1/O
                         net (fo=1, routed)           0.475     3.553    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c3[0]
    SLICE_X18Y189        SRLC32E                                      r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=1551, unset)         1.578     2.828    operator/SignificandMultiplication/bitheapFinalAdd_bh7/clk
    SLICE_X18Y189        SRLC32E                                      r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/CLK
                         clock pessimism              0.084     2.912    
                         clock uncertainty           -0.035     2.877    
    SLICE_X18Y189        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     2.833    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22
  -------------------------------------------------------------------
                         required time                          2.833    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                 -0.720    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -0.720 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fmul_op (Multiplier 800MHz)
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 21:41:49 2025...
