INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddf'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/detector_FE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'detector_FE'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_check'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/tb/tb_spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_spi'
