{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749838416574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749838416574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 15:13:36 2025 " "Processing started: Fri Jun 13 15:13:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749838416574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838416574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ED_aula1 -c ED_aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ED_aula1 -c ED_aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838416574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749838416684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749838416684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ED_aula1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ED_aula1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ED_aula1 " "Found entity 1: ED_aula1" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "/media/ldealuno/SANDISK 3_2/7 PERIODO.bdf " "Can't analyze file -- file /media/ldealuno/SANDISK 3_2/7 PERIODO.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador_4DIG.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador_4DIG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_4DIG " "Found entity 1: Contador_4DIG" {  } { { "Contador_4DIG.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_4DIG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/Seletor_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/Seletor_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_display " "Found entity 1: Seletor_display" {  } { { "output_files/Seletor_display.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/output_files/Seletor_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador_2DIG.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador_2DIG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_2DIG " "Found entity 1: Contador_2DIG" {  } { { "Contador_2DIG.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_2DIG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador_3DIG.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador_3DIG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_3DIG " "Found entity 1: Contador_3DIG" {  } { { "Contador_3DIG.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_3DIG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ED_aula1 " "Elaborating entity \"ED_aula1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749838421057 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "up " "Undeclared parameter up" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421060 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PORT_UPDOWN up " "Can't find a definition for parameter LPM_PORT_UPDOWN -- assuming up was intended to be a quoted string" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1749838421060 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "up " "Undeclared parameter up" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421060 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PORT_UPDOWN up " "Can't find a definition for parameter LPM_PORT_UPDOWN -- assuming up was intended to be a quoted string" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1749838421060 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Contador inst31 " "Port \"Clk\" of type Contador and instance \"inst31\" is missing source signal" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 512 -152 -56 640 "inst31" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1749838421060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor_display Seletor_display:inst1 " "Elaborating entity \"Seletor_display\" for hierarchy \"Seletor_display:inst1\"" {  } { { "ED_aula1.bdf" "inst1" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1224 -48 104 1352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421062 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "ED_aula1.bdf" "inst5" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1749838421076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst5 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst5\"" {  } { { "ED_aula1.bdf" "inst5" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst5 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst5\"" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst5 " "Instantiated megafunction \"LPM_COUNTER:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000 " "Parameter \"LPM_MODULUS\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN up " "Parameter \"LPM_PORT_UPDOWN\" = \"up\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421077 ""}  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 1144 -400 -264 1344 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749838421077 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "db/cntr_9vg.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_9vg.tdf" 158 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9vg " "Found entity 1: cntr_9vg" {  } { { "db/cntr_9vg.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_9vg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9vg LPM_COUNTER:inst5\|cntr_9vg:auto_generated " "Elaborating entity \"cntr_9vg\" for hierarchy \"LPM_COUNTER:inst5\|cntr_9vg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cic " "Found entity 1: cmpr_cic" {  } { { "db/cmpr_cic.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cmpr_cic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cic LPM_COUNTER:inst5\|cntr_9vg:auto_generated\|cmpr_cic:cmpr1 " "Elaborating entity \"cmpr_cic\" for hierarchy \"LPM_COUNTER:inst5\|cntr_9vg:auto_generated\|cmpr_cic:cmpr1\"" {  } { { "db/cntr_9vg.tdf" "cmpr1" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_9vg.tdf" 110 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Multiplexador:inst15 " "Elaborating entity \"Multiplexador\" for hierarchy \"Multiplexador:inst15\"" {  } { { "ED_aula1.bdf" "inst15" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 152 1088 1240 728 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst87 " "Elaborating entity \"7447\" for hierarchy \"7447:inst87\"" {  } { { "ED_aula1.bdf" "inst87" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 168 760 880 328 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst87 " "Elaborated megafunction instantiation \"7447:inst87\"" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 168 760 880 328 "inst87" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_3DIG Contador_3DIG:inst17 " "Elaborating entity \"Contador_3DIG\" for hierarchy \"Contador_3DIG:inst17\"" {  } { { "ED_aula1.bdf" "inst17" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 232 240 376 552 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421123 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "ED_aula1.bdf" "inst4" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1749838421126 ""}
{ "Warning" "WCBX_LPM_COUNTER_CBX_LPM_COUNTER_LPM_MODULUS_RANGE_WARNING" "" "LPM_MODULUS input value is 1250000. It should be within the range of 1 to 2^17. Assume no modulus input" {  } { { "ED_aula1.bdf" "inst4" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1749838421126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "ED_aula1.bdf" "inst4" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421127 ""}
{ "Warning" "WTDFX_ASSERTION" "Value of LPM_MODULUS parameter (1250000) is too large for a 17-bit counter " "Assertion warning: Value of LPM_MODULUS parameter (1250000) is too large for a 17-bit counter" {  } { { "lpm_counter.tdf" "" { Text "/home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 449 2 0 } } { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 1250000 " "Parameter \"LPM_MODULUS\" = \"1250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN up " "Parameter \"LPM_PORT_UPDOWN\" = \"up\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749838421132 ""}  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 160 -120 16 360 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749838421132 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "db/cntr_c2h.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_c2h.tdf" 155 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421152 ""}
{ "Warning" "WTDFX_ASSERTION" "LPM_MODULUS input value is 1250000. It should be within the range of 1 to 2^17. Assume no modulus input " "Assertion warning: LPM_MODULUS input value is 1250000. It should be within the range of 1 to 2^17. Assume no modulus input" {  } { { "db/cntr_c2h.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_c2h.tdf" 158 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c2h " "Found entity 1: cntr_c2h" {  } { { "db/cntr_c2h.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_c2h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749838421153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838421153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c2h LPM_COUNTER:inst4\|cntr_c2h:auto_generated " "Elaborating entity \"cntr_c2h\" for hierarchy \"LPM_COUNTER:inst4\|cntr_c2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst31 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst31\"" {  } { { "ED_aula1.bdf" "inst31" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 512 -152 -56 640 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838421156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749838421665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749838422088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749838422088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749838422107 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749838422107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749838422107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749838422107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749838422111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 15:13:42 2025 " "Processing ended: Fri Jun 13 15:13:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749838422111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749838422111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749838422111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749838422111 ""}
