{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic shift_ena,\n    input logic count_ena,\n    input logic data,\n    output logic [3:0] q\n);\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            q <= 4'b0000;\n        end else begin\n            if (shift_ena && !count_ena) begin\n                q <= {data, q[3:1]};\n            end else if (count_ena && !shift_ena) begin\n                q <= q - 1;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1886,
        "passfail": "R"
    },
    "iterations_used": 2
}