open "verilog" {"netlist" : "simple.v", "lef" : "simple.lef"};
start "rsyn.writer";
start "ext.PrimitiveFloorplanner";
writeDEF;
