<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\gowin\test0\riscv\impl\gwsynthesis\first_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\gowin\test0\riscv\src\first_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 11 21:28:54 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2879</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2769</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>170</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>cpu/uart_u/clk_115200_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">24.705(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>50.000(MHz)</td>
<td>132.508(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-2108.240</td>
<td>170</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu/uart_u/clk_115200_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu/uart_u/clk_115200_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-18.766</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.366</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-18.713</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.313</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-18.157</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.757</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-17.849</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.449</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-17.840</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.440</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-17.818</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.418</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-17.561</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.161</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-17.468</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.068</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-17.302</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.902</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-17.259</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.859</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-17.188</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.788</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-17.060</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.660</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-16.960</td>
<td>dRAM/sp_inst_0/DO[4]</td>
<td>cpu/EXU_u/rd_data_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.560</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-16.889</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.489</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-16.791</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.391</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-16.637</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.237</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-16.448</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.048</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-16.332</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.932</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-16.199</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.799</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-16.139</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.739</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-16.074</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.674</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-16.042</td>
<td>cpu/EXU_u/w_type_2_s1/Q</td>
<td>cpu/EXU_u/rd_data_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.642</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-15.997</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.597</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-15.864</td>
<td>dRAM/sp_inst_0/DO[4]</td>
<td>cpu/EXU_u/rd_data_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.464</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-15.694</td>
<td>dRAM/sp_inst_0/DO[5]</td>
<td>cpu/EXU_u/rd_data_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.294</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>cpu/uart_u/n45_s2/I0</td>
<td>cpu/uart_u/clk_115200_s1/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>cpu/uart_u/div_6_s0/Q</td>
<td>cpu/uart_u/div_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>cpu/uart_u/div_0_s0/Q</td>
<td>cpu/uart_u/div_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>cpu/uart_u/div_1_s0/Q</td>
<td>cpu/uart_u/div_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>cpu/uart_u/div_2_s0/Q</td>
<td>cpu/uart_u/div_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>cpu/uart_u/counter_0_s0/Q</td>
<td>cpu/uart_u/counter_0_s0/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>cpu/uart_u/counter_6_s0/Q</td>
<td>cpu/uart_u/counter_6_s0/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>cpu/uart_u/counter_8_s0/Q</td>
<td>cpu/uart_u/counter_8_s0/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.731</td>
<td>cpu/uart_u/counter_2_s0/Q</td>
<td>cpu/uart_u/counter_2_s0/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>10</td>
<td>0.853</td>
<td>cpu/uart_u/counter_1_s0/Q</td>
<td>cpu/uart_u/counter_1_s0/D</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>11</td>
<td>0.897</td>
<td>cpu/IFU_u/IFU_valid_s0/Q</td>
<td>cpu/IFU_u/IR_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.912</td>
</tr>
<tr>
<td>12</td>
<td>0.897</td>
<td>cpu/IFU_u/IFU_valid_s0/Q</td>
<td>cpu/IFU_u/IR_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.912</td>
</tr>
<tr>
<td>13</td>
<td>0.897</td>
<td>cpu/IFU_u/IFU_valid_s0/Q</td>
<td>cpu/IFU_u/IR_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.912</td>
</tr>
<tr>
<td>14</td>
<td>0.897</td>
<td>cpu/IFU_u/IFU_valid_s0/Q</td>
<td>cpu/IFU_u/IR_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.912</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>cpu/IDU_u/rd_0_s0/Q</td>
<td>cpu/EXU_u/rd_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>cpu/IDU_u/rd_3_s0/Q</td>
<td>cpu/EXU_u/rd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>cpu/IDU_u/rd_4_s0/Q</td>
<td>cpu/EXU_u/rd_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>cpu/IFU_u/ip_0_s0/Q</td>
<td>cpu/IFU_u/IP_next_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.940</td>
<td>cpu/IDU_u/pc_28_s0/Q</td>
<td>cpu/EXU_u/pc_out_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>20</td>
<td>0.940</td>
<td>cpu/IDU_u/pc_30_s0/Q</td>
<td>cpu/EXU_u/pc_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>21</td>
<td>0.940</td>
<td>cpu/IFU_u/IP_next_6_s0/Q</td>
<td>cpu/IDU_u/pc_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>22</td>
<td>0.940</td>
<td>cpu/IFU_u/IP_next_23_s0/Q</td>
<td>cpu/IDU_u/pc_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>23</td>
<td>0.940</td>
<td>cpu/IFU_u/IP_next_26_s0/Q</td>
<td>cpu/IDU_u/pc_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>24</td>
<td>0.943</td>
<td>cpu/uart_u/div_2_s0/Q</td>
<td>cpu/uart_u/div_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>25</td>
<td>0.943</td>
<td>cpu/IDU_u/pc_12_s0/Q</td>
<td>cpu/EXU_u/pc_out_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/TX_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.074</td>
<td>9.324</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpu/uart_u/clk_115200_4</td>
<td>cpu/uart_u/counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>cpu/EXU_u/n700_s14/I1</td>
</tr>
<tr>
<td>33.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s14/F</td>
</tr>
<tr>
<td>34.250</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>cpu/EXU_u/n700_s11/I1</td>
</tr>
<tr>
<td>35.072</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s11/F</td>
</tr>
<tr>
<td>36.217</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>cpu/EXU_u/n700_s9/I1</td>
</tr>
<tr>
<td>37.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s9/F</td>
</tr>
<tr>
<td>38.493</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu/EXU_u/n700_s7/I1</td>
</tr>
<tr>
<td>39.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s7/F</td>
</tr>
<tr>
<td>39.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu/EXU_u/rd_data_29_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu/EXU_u/rd_data_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.642, 35.558%; route: 21.264, 55.424%; tC2Q: 3.460, 9.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>cpu/EXU_u/n700_s14/I1</td>
</tr>
<tr>
<td>33.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s14/F</td>
</tr>
<tr>
<td>34.250</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>cpu/EXU_u/n700_s11/I1</td>
</tr>
<tr>
<td>35.072</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s11/F</td>
</tr>
<tr>
<td>36.053</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>cpu/EXU_u/n716_s11/I0</td>
</tr>
<tr>
<td>36.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n716_s11/F</td>
</tr>
<tr>
<td>36.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>cpu/EXU_u/n716_s10/I2</td>
</tr>
<tr>
<td>37.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n716_s10/F</td>
</tr>
<tr>
<td>38.716</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>cpu/EXU_u/n716_s14/I3</td>
</tr>
<tr>
<td>39.538</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n716_s14/F</td>
</tr>
<tr>
<td>39.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>cpu/EXU_u/rd_data_13_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>cpu/EXU_u/rd_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.397, 37.578%; route: 20.456, 53.391%; tC2Q: 3.460, 9.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.822</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>34.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>35.663</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>cpu/EXU_u/n722_s10/I1</td>
</tr>
<tr>
<td>36.289</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n722_s10/F</td>
</tr>
<tr>
<td>36.779</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cpu/EXU_u/n722_s9/I2</td>
</tr>
<tr>
<td>37.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n722_s9/F</td>
</tr>
<tr>
<td>37.884</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/EXU_u/n722_s7/I2</td>
</tr>
<tr>
<td>38.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n722_s7/F</td>
</tr>
<tr>
<td>38.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/EXU_u/rd_data_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/EXU_u/rd_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.478, 38.345%; route: 19.819, 52.491%; tC2Q: 3.460, 9.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cpu/EXU_u/n1_s36/I2</td>
</tr>
<tr>
<td>31.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n1_s36/F</td>
</tr>
<tr>
<td>31.775</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu/EXU_u/n1_s35/I1</td>
</tr>
<tr>
<td>32.801</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n1_s35/F</td>
</tr>
<tr>
<td>33.220</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>cpu/EXU_u/n729_s13/I0</td>
</tr>
<tr>
<td>34.022</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n729_s13/F</td>
</tr>
<tr>
<td>34.441</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>cpu/EXU_u/n729_s12/I3</td>
</tr>
<tr>
<td>35.502</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n729_s12/F</td>
</tr>
<tr>
<td>35.921</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>cpu/EXU_u/n729_s11/I3</td>
</tr>
<tr>
<td>36.743</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n729_s11/F</td>
</tr>
<tr>
<td>36.749</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>cpu/EXU_u/n729_s9/I2</td>
</tr>
<tr>
<td>37.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n729_s9/F</td>
</tr>
<tr>
<td>37.853</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>cpu/EXU_u/n729_s7/I3</td>
</tr>
<tr>
<td>38.675</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n729_s7/F</td>
</tr>
<tr>
<td>38.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>cpu/EXU_u/rd_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>cpu/EXU_u/rd_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.365, 41.029%; route: 18.624, 49.732%; tC2Q: 3.460, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.822</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>34.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>35.354</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>cpu/EXU_u/n698_s8/I1</td>
</tr>
<tr>
<td>36.176</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s8/F</td>
</tr>
<tr>
<td>36.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cpu/EXU_u/n714_s9/I1</td>
</tr>
<tr>
<td>36.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n714_s9/F</td>
</tr>
<tr>
<td>37.633</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>cpu/EXU_u/n714_s7/I3</td>
</tr>
<tr>
<td>38.665</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n714_s7/F</td>
</tr>
<tr>
<td>38.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>cpu/EXU_u/rd_data_15_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>cpu/EXU_u/rd_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.134, 37.751%; route: 19.846, 53.007%; tC2Q: 3.460, 9.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.822</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>34.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>35.354</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>cpu/EXU_u/n706_s14/I0</td>
</tr>
<tr>
<td>36.176</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n706_s14/F</td>
</tr>
<tr>
<td>36.980</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>cpu/EXU_u/n706_s10/I3</td>
</tr>
<tr>
<td>37.606</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n706_s10/F</td>
</tr>
<tr>
<td>37.611</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>cpu/EXU_u/n706_s7/I2</td>
</tr>
<tr>
<td>38.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n706_s7/F</td>
</tr>
<tr>
<td>38.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>cpu/EXU_u/rd_data_23_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>cpu/EXU_u/rd_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.134, 37.774%; route: 19.824, 52.979%; tC2Q: 3.460, 9.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>29.105</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpu/EXU_u/n53_s1/I1</td>
</tr>
<tr>
<td>29.731</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s1/F</td>
</tr>
<tr>
<td>31.020</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>cpu/EXU_u/n709_s15/I1</td>
</tr>
<tr>
<td>31.842</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s15/F</td>
</tr>
<tr>
<td>33.157</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>cpu/EXU_u/n709_s13/I2</td>
</tr>
<tr>
<td>34.189</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s13/F</td>
</tr>
<tr>
<td>34.999</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>cpu/EXU_u/n709_s11/I0</td>
</tr>
<tr>
<td>35.624</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s11/F</td>
</tr>
<tr>
<td>36.043</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>cpu/EXU_u/n709_s9/I2</td>
</tr>
<tr>
<td>37.075</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s9/F</td>
</tr>
<tr>
<td>37.565</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>cpu/EXU_u/n709_s7/I3</td>
</tr>
<tr>
<td>38.387</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s7/F</td>
</tr>
<tr>
<td>38.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>cpu/EXU_u/rd_data_20_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>cpu/EXU_u/rd_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.320, 35.844%; route: 23.383, 62.923%; tC2Q: 0.458, 1.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.710</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/SUM</td>
</tr>
<tr>
<td>23.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>cpu/EXU_u/alu_out1_19_s1/I1</td>
</tr>
<tr>
<td>24.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_19_s1/F</td>
</tr>
<tr>
<td>25.702</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>cpu/EXU_u/n42_s4/I2</td>
</tr>
<tr>
<td>26.734</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n42_s4/F</td>
</tr>
<tr>
<td>28.507</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>cpu/EXU_u/n42_s1/I1</td>
</tr>
<tr>
<td>29.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n42_s1/F</td>
</tr>
<tr>
<td>30.917</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>cpu/EXU_u/n707_s12/I1</td>
</tr>
<tr>
<td>31.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n707_s12/F</td>
</tr>
<tr>
<td>32.776</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>cpu/EXU_u/n699_s17/I1</td>
</tr>
<tr>
<td>33.837</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s17/F</td>
</tr>
<tr>
<td>34.255</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>cpu/EXU_u/n699_s21/I3</td>
</tr>
<tr>
<td>35.354</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s21/F</td>
</tr>
<tr>
<td>35.360</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td>cpu/EXU_u/n699_s12/I2</td>
</tr>
<tr>
<td>35.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s12/F</td>
</tr>
<tr>
<td>35.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>cpu/EXU_u/n699_s9/I2</td>
</tr>
<tr>
<td>37.052</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s9/F</td>
</tr>
<tr>
<td>37.471</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>cpu/EXU_u/n699_s7/I3</td>
</tr>
<tr>
<td>38.293</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s7/F</td>
</tr>
<tr>
<td>38.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>cpu/EXU_u/rd_data_30_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>cpu/EXU_u/rd_data_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.955, 40.345%; route: 21.654, 58.418%; tC2Q: 0.458, 1.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>29.105</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpu/EXU_u/n53_s1/I1</td>
</tr>
<tr>
<td>29.731</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s1/F</td>
</tr>
<tr>
<td>31.020</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>cpu/EXU_u/n709_s15/I1</td>
</tr>
<tr>
<td>31.842</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s15/F</td>
</tr>
<tr>
<td>33.157</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>cpu/EXU_u/n709_s13/I2</td>
</tr>
<tr>
<td>34.189</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s13/F</td>
</tr>
<tr>
<td>35.164</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>cpu/EXU_u/n725_s11/I0</td>
</tr>
<tr>
<td>36.263</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n725_s11/F</td>
</tr>
<tr>
<td>36.268</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td>cpu/EXU_u/n725_s9/I3</td>
</tr>
<tr>
<td>37.300</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n725_s9/F</td>
</tr>
<tr>
<td>37.306</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>cpu/EXU_u/n725_s7/I3</td>
</tr>
<tr>
<td>38.128</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n725_s7/F</td>
</tr>
<tr>
<td>38.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>cpu/EXU_u/rd_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>cpu/EXU_u/rd_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.794, 37.380%; route: 22.650, 61.378%; tC2Q: 0.458, 1.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.822</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>34.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>35.354</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>cpu/EXU_u/n698_s8/I1</td>
</tr>
<tr>
<td>36.176</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s8/F</td>
</tr>
<tr>
<td>36.985</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cpu/EXU_u/n698_s7/I0</td>
</tr>
<tr>
<td>38.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n698_s7/F</td>
</tr>
<tr>
<td>38.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cpu/EXU_u/rd_data_31_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cpu/EXU_u/rd_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.575, 36.830%; route: 19.824, 53.783%; tC2Q: 3.460, 9.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.810</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>cpu/EXU_u/n710_s11/I2</td>
</tr>
<tr>
<td>34.909</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n710_s11/F</td>
</tr>
<tr>
<td>34.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>cpu/EXU_u/n710_s8/I2</td>
</tr>
<tr>
<td>36.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n710_s8/F</td>
</tr>
<tr>
<td>36.982</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cpu/EXU_u/n710_s7/I2</td>
</tr>
<tr>
<td>38.014</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n710_s7/F</td>
</tr>
<tr>
<td>38.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cpu/EXU_u/rd_data_19_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cpu/EXU_u/rd_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.852, 37.653%; route: 19.476, 52.941%; tC2Q: 3.460, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.314</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>31.737</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/EXU_u/n728_s9/I2</td>
</tr>
<tr>
<td>32.363</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n728_s9/F</td>
</tr>
<tr>
<td>32.863</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cpu/EXU_u/n704_s16/I1</td>
</tr>
<tr>
<td>33.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n704_s16/F</td>
</tr>
<tr>
<td>34.298</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>cpu/EXU_u/n720_s10/I0</td>
</tr>
<tr>
<td>35.324</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n720_s10/F</td>
</tr>
<tr>
<td>35.743</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>cpu/EXU_u/n720_s9/I2</td>
</tr>
<tr>
<td>36.368</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n720_s9/F</td>
</tr>
<tr>
<td>36.787</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>cpu/EXU_u/n720_s7/I3</td>
</tr>
<tr>
<td>37.886</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n720_s7/F</td>
</tr>
<tr>
<td>37.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>cpu/EXU_u/rd_data_9_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>cpu/EXU_u/rd_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.764, 37.545%; route: 19.436, 53.017%; tC2Q: 3.460, 9.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[4]</td>
</tr>
<tr>
<td>8.421</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td>cpu/WBU_u/in_data_4_s1/I1</td>
</tr>
<tr>
<td>9.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_4_s1/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[3][B]</td>
<td>cpu/WBU_u/in_data_4_s/I2</td>
</tr>
<tr>
<td>10.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R5C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_4_s/F</td>
</tr>
<tr>
<td>13.531</td>
<td>2.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>cpu/regfile_u/data_ram_4_s/I0</td>
</tr>
<tr>
<td>14.353</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_4_s/F</td>
</tr>
<tr>
<td>17.782</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>cpu/EXU_u/alu_data2_4_s0/I1</td>
</tr>
<tr>
<td>18.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_4_s0/F</td>
</tr>
<tr>
<td>20.692</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>cpu/EXU_u/n246_s/I1</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n246_s/COUT</td>
</tr>
<tr>
<td>21.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>cpu/EXU_u/n245_s/CIN</td>
</tr>
<tr>
<td>21.299</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n245_s/COUT</td>
</tr>
<tr>
<td>21.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>cpu/EXU_u/n244_s/CIN</td>
</tr>
<tr>
<td>21.862</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n244_s/SUM</td>
</tr>
<tr>
<td>22.836</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cpu/EXU_u/alu_out1_6_s1/I2</td>
</tr>
<tr>
<td>23.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_6_s1/F</td>
</tr>
<tr>
<td>25.360</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>cpu/EXU_u/n56_s3/I1</td>
</tr>
<tr>
<td>26.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n56_s3/F</td>
</tr>
<tr>
<td>27.769</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>cpu/EXU_u/n56_s1/I1</td>
</tr>
<tr>
<td>28.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n56_s1/F</td>
</tr>
<tr>
<td>28.885</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>cpu/EXU_u/n721_s15/I0</td>
</tr>
<tr>
<td>29.984</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n721_s15/F</td>
</tr>
<tr>
<td>31.282</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>cpu/EXU_u/n705_s13/I0</td>
</tr>
<tr>
<td>32.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n705_s13/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cpu/EXU_u/n705_s10/I3</td>
</tr>
<tr>
<td>35.065</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n705_s10/F</td>
</tr>
<tr>
<td>35.484</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>cpu/EXU_u/n705_s9/I2</td>
</tr>
<tr>
<td>36.545</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n705_s9/F</td>
</tr>
<tr>
<td>36.964</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>cpu/EXU_u/n705_s7/I3</td>
</tr>
<tr>
<td>37.786</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n705_s7/F</td>
</tr>
<tr>
<td>37.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>cpu/EXU_u/rd_data_24_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>cpu/EXU_u/rd_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.594, 37.182%; route: 19.506, 53.354%; tC2Q: 3.460, 9.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][B]</td>
<td>cpu/EXU_u/n227_s/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n227_s/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>cpu/EXU_u/n226_s/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n226_s/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu/EXU_u/n225_s/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n225_s/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu/EXU_u/n224_s/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n224_s/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu/EXU_u/n223_s/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n223_s/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu/EXU_u/n222_s/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n222_s/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu/EXU_u/n221_s/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n221_s/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu/EXU_u/n220_s/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n220_s/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu/EXU_u/n219_s/CIN</td>
</tr>
<tr>
<td>23.429</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n219_s/SUM</td>
</tr>
<tr>
<td>24.882</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>cpu/EXU_u/alu_out1_31_s76/I2</td>
</tr>
<tr>
<td>25.508</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s76/F</td>
</tr>
<tr>
<td>26.658</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>cpu/EXU_u/n1_s34/I2</td>
</tr>
<tr>
<td>27.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n1_s34/F</td>
</tr>
<tr>
<td>28.500</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>cpu/EXU_u/n699_s19/I3</td>
</tr>
<tr>
<td>29.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n699_s19/F</td>
</tr>
<tr>
<td>29.963</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>cpu/EXU_u/n703_s17/I0</td>
</tr>
<tr>
<td>31.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n703_s17/F</td>
</tr>
<tr>
<td>32.043</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cpu/EXU_u/n711_s13/I1</td>
</tr>
<tr>
<td>32.845</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n711_s13/F</td>
</tr>
<tr>
<td>33.265</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cpu/EXU_u/n727_s10/I1</td>
</tr>
<tr>
<td>34.364</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n727_s10/F</td>
</tr>
<tr>
<td>34.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cpu/EXU_u/n727_s9/I2</td>
</tr>
<tr>
<td>35.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n727_s9/F</td>
</tr>
<tr>
<td>37.089</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>cpu/EXU_u/n727_s7/I3</td>
</tr>
<tr>
<td>37.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n727_s7/F</td>
</tr>
<tr>
<td>37.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>cpu/EXU_u/rd_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>cpu/EXU_u/rd_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.752, 37.688%; route: 22.278, 61.056%; tC2Q: 0.458, 1.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>cpu/EXU_u/n700_s14/I1</td>
</tr>
<tr>
<td>33.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s14/F</td>
</tr>
<tr>
<td>34.246</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu/EXU_u/n724_s9/I0</td>
</tr>
<tr>
<td>35.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n724_s9/F</td>
</tr>
<tr>
<td>35.350</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu/EXU_u/n724_s8/I2</td>
</tr>
<tr>
<td>36.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n724_s8/F</td>
</tr>
<tr>
<td>36.795</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>cpu/EXU_u/n724_s7/I2</td>
</tr>
<tr>
<td>37.617</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n724_s7/F</td>
</tr>
<tr>
<td>37.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>cpu/EXU_u/rd_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>cpu/EXU_u/rd_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.846, 38.047%; route: 19.085, 52.445%; tC2Q: 3.460, 9.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>28.307</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>cpu/EXU_u/n55_s2/I0</td>
</tr>
<tr>
<td>29.109</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n55_s2/F</td>
</tr>
<tr>
<td>29.537</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu/EXU_u/n723_s17/I0</td>
</tr>
<tr>
<td>30.598</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n723_s17/F</td>
</tr>
<tr>
<td>31.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpu/EXU_u/n723_s14/I2</td>
</tr>
<tr>
<td>31.839</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n723_s14/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>cpu/EXU_u/n723_s12/I0</td>
</tr>
<tr>
<td>34.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n723_s12/F</td>
</tr>
<tr>
<td>35.259</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cpu/EXU_u/n723_s9/I3</td>
</tr>
<tr>
<td>36.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n723_s9/F</td>
</tr>
<tr>
<td>36.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpu/EXU_u/n723_s7/I3</td>
</tr>
<tr>
<td>37.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n723_s7/F</td>
</tr>
<tr>
<td>37.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpu/EXU_u/rd_data_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpu/EXU_u/rd_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.066, 38.817%; route: 21.713, 59.918%; tC2Q: 0.458, 1.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.314</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>31.737</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/EXU_u/n728_s9/I2</td>
</tr>
<tr>
<td>32.363</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n728_s9/F</td>
</tr>
<tr>
<td>32.863</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cpu/EXU_u/n704_s16/I1</td>
</tr>
<tr>
<td>33.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n704_s16/F</td>
</tr>
<tr>
<td>34.298</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>cpu/EXU_u/n704_s14/I2</td>
</tr>
<tr>
<td>35.330</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n704_s14/F</td>
</tr>
<tr>
<td>35.820</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>cpu/EXU_u/n704_s11/I2</td>
</tr>
<tr>
<td>36.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n704_s11/F</td>
</tr>
<tr>
<td>36.648</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>cpu/EXU_u/n704_s7/I3</td>
</tr>
<tr>
<td>37.274</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n704_s7/F</td>
</tr>
<tr>
<td>37.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>cpu/EXU_u/rd_data_25_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>cpu/EXU_u/rd_data_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.494, 37.434%; route: 19.094, 52.968%; tC2Q: 3.460, 9.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>29.105</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpu/EXU_u/n53_s1/I1</td>
</tr>
<tr>
<td>29.731</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s1/F</td>
</tr>
<tr>
<td>31.020</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>cpu/EXU_u/n709_s15/I1</td>
</tr>
<tr>
<td>31.842</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n709_s15/F</td>
</tr>
<tr>
<td>33.157</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td>cpu/EXU_u/n717_s13/I1</td>
</tr>
<tr>
<td>33.959</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n717_s13/F</td>
</tr>
<tr>
<td>34.378</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>cpu/EXU_u/n717_s11/I2</td>
</tr>
<tr>
<td>35.004</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n717_s11/F</td>
</tr>
<tr>
<td>35.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>cpu/EXU_u/n717_s9/I3</td>
</tr>
<tr>
<td>36.042</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n717_s9/F</td>
</tr>
<tr>
<td>36.532</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][A]</td>
<td>cpu/EXU_u/n717_s7/I3</td>
</tr>
<tr>
<td>37.158</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n717_s7/F</td>
</tr>
<tr>
<td>37.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][A]</td>
<td>cpu/EXU_u/rd_data_12_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[2][A]</td>
<td>cpu/EXU_u/rd_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.895, 35.887%; route: 22.579, 62.837%; tC2Q: 0.458, 1.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>cpu/EXU_u/n700_s14/I1</td>
</tr>
<tr>
<td>33.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n700_s14/F</td>
</tr>
<tr>
<td>34.250</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>cpu/EXU_u/n708_s12/I0</td>
</tr>
<tr>
<td>34.875</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n708_s12/F</td>
</tr>
<tr>
<td>35.294</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>cpu/EXU_u/n708_s9/I3</td>
</tr>
<tr>
<td>36.393</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n708_s9/F</td>
</tr>
<tr>
<td>36.399</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>cpu/EXU_u/n708_s7/I2</td>
</tr>
<tr>
<td>37.025</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n708_s7/F</td>
</tr>
<tr>
<td>37.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>cpu/EXU_u/rd_data_21_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>cpu/EXU_u/rd_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.249, 37.009%; route: 19.090, 53.326%; tC2Q: 3.460, 9.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.970</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.392</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>cpu/EXU_u/n702_s12/I1</td>
</tr>
<tr>
<td>34.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n702_s12/F</td>
</tr>
<tr>
<td>35.301</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>cpu/EXU_u/n702_s10/I0</td>
</tr>
<tr>
<td>35.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n702_s10/F</td>
</tr>
<tr>
<td>35.933</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>cpu/EXU_u/n702_s7/I3</td>
</tr>
<tr>
<td>36.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n702_s7/F</td>
</tr>
<tr>
<td>36.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>cpu/EXU_u/rd_data_27_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>cpu/EXU_u/rd_data_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.359, 37.379%; route: 18.920, 52.939%; tC2Q: 3.460, 9.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>29.105</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpu/EXU_u/n53_s1/I1</td>
</tr>
<tr>
<td>29.731</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s1/F</td>
</tr>
<tr>
<td>29.742</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>cpu/EXU_u/n721_s13/I0</td>
</tr>
<tr>
<td>30.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n721_s13/F</td>
</tr>
<tr>
<td>31.986</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>cpu/EXU_u/n713_s11/I0</td>
</tr>
<tr>
<td>33.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n713_s11/F</td>
</tr>
<tr>
<td>34.065</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>cpu/EXU_u/n713_s10/I0</td>
</tr>
<tr>
<td>35.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n713_s10/F</td>
</tr>
<tr>
<td>35.170</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>cpu/EXU_u/n713_s9/I2</td>
</tr>
<tr>
<td>36.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n713_s9/F</td>
</tr>
<tr>
<td>36.274</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>cpu/EXU_u/n713_s7/I3</td>
</tr>
<tr>
<td>36.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n713_s7/F</td>
</tr>
<tr>
<td>36.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>cpu/EXU_u/rd_data_16_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>cpu/EXU_u/rd_data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.009, 39.269%; route: 21.207, 59.446%; tC2Q: 0.458, 1.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu/EXU_u/w_type_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/w_type_2_s1/Q</td>
</tr>
<tr>
<td>4.469</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cpu/WBU_u/rd_0_s0/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>7.682</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][A]</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>8.640</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>8.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[0][B]</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>8.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>8.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[1][B]</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>8.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>8.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C9[2][A]</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>8.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C9[2][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>11.583</td>
<td>2.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>12.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>14.378</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>cpu/regfile_u/data_ram_16_s/I2</td>
</tr>
<tr>
<td>15.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_16_s/F</td>
</tr>
<tr>
<td>19.220</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>cpu/EXU_u/alu_data2_16_s0/I1</td>
</tr>
<tr>
<td>20.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_16_s0/F</td>
</tr>
<tr>
<td>21.518</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>cpu/EXU_u/n234_s/I1</td>
</tr>
<tr>
<td>22.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n234_s/COUT</td>
</tr>
<tr>
<td>22.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>cpu/EXU_u/n233_s/CIN</td>
</tr>
<tr>
<td>22.125</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n233_s/COUT</td>
</tr>
<tr>
<td>22.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>cpu/EXU_u/n232_s/CIN</td>
</tr>
<tr>
<td>22.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n232_s/COUT</td>
</tr>
<tr>
<td>22.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>cpu/EXU_u/n231_s/CIN</td>
</tr>
<tr>
<td>22.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n231_s/COUT</td>
</tr>
<tr>
<td>22.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu/EXU_u/n230_s/CIN</td>
</tr>
<tr>
<td>22.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n230_s/COUT</td>
</tr>
<tr>
<td>22.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu/EXU_u/n229_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n229_s/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu/EXU_u/n228_s/CIN</td>
</tr>
<tr>
<td>22.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n228_s/SUM</td>
</tr>
<tr>
<td>24.689</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>cpu/EXU_u/alu_out1_22_s1/I2</td>
</tr>
<tr>
<td>25.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_22_s1/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>cpu/EXU_u/n53_s4/I1</td>
</tr>
<tr>
<td>28.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n53_s4/F</td>
</tr>
<tr>
<td>28.307</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>cpu/EXU_u/n55_s2/I0</td>
</tr>
<tr>
<td>29.129</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n55_s2/F</td>
</tr>
<tr>
<td>29.961</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cpu/EXU_u/n715_s14/I1</td>
</tr>
<tr>
<td>30.587</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s14/F</td>
</tr>
<tr>
<td>31.876</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>cpu/EXU_u/n715_s12/I3</td>
</tr>
<tr>
<td>32.502</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s12/F</td>
</tr>
<tr>
<td>33.955</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu/EXU_u/n715_s11/I0</td>
</tr>
<tr>
<td>34.581</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s11/F</td>
</tr>
<tr>
<td>34.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>cpu/EXU_u/n715_s10/I2</td>
</tr>
<tr>
<td>35.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s10/F</td>
</tr>
<tr>
<td>35.414</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>cpu/EXU_u/n715_s9/I2</td>
</tr>
<tr>
<td>36.040</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s9/F</td>
</tr>
<tr>
<td>36.046</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>cpu/EXU_u/n715_s7/I3</td>
</tr>
<tr>
<td>36.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n715_s7/F</td>
</tr>
<tr>
<td>36.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>cpu/EXU_u/rd_data_14_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>cpu/EXU_u/rd_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.331, 37.402%; route: 21.853, 61.312%; tC2Q: 0.458, 1.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>32.970</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>33.392</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>cpu/EXU_u/n702_s12/I1</td>
</tr>
<tr>
<td>34.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n702_s12/F</td>
</tr>
<tr>
<td>34.502</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>cpu/EXU_u/n718_s9/I0</td>
</tr>
<tr>
<td>35.304</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n718_s9/F</td>
</tr>
<tr>
<td>35.723</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>cpu/EXU_u/n718_s7/I3</td>
</tr>
<tr>
<td>36.822</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n718_s7/F</td>
</tr>
<tr>
<td>36.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>cpu/EXU_u/rd_data_11_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>cpu/EXU_u/rd_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.602, 38.212%; route: 18.535, 52.068%; tC2Q: 3.460, 9.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[4]</td>
</tr>
<tr>
<td>8.421</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td>cpu/WBU_u/in_data_4_s1/I1</td>
</tr>
<tr>
<td>9.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_4_s1/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[3][B]</td>
<td>cpu/WBU_u/in_data_4_s/I2</td>
</tr>
<tr>
<td>10.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R5C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_4_s/F</td>
</tr>
<tr>
<td>13.531</td>
<td>2.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>cpu/regfile_u/data_ram_4_s/I0</td>
</tr>
<tr>
<td>14.353</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_4_s/F</td>
</tr>
<tr>
<td>17.782</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>cpu/EXU_u/alu_data2_4_s0/I1</td>
</tr>
<tr>
<td>18.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_4_s0/F</td>
</tr>
<tr>
<td>20.692</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>cpu/EXU_u/n246_s/I1</td>
</tr>
<tr>
<td>21.242</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n246_s/COUT</td>
</tr>
<tr>
<td>21.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>cpu/EXU_u/n245_s/CIN</td>
</tr>
<tr>
<td>21.299</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n245_s/COUT</td>
</tr>
<tr>
<td>21.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>cpu/EXU_u/n244_s/CIN</td>
</tr>
<tr>
<td>21.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n244_s/COUT</td>
</tr>
<tr>
<td>21.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>cpu/EXU_u/n243_s/CIN</td>
</tr>
<tr>
<td>21.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n243_s/COUT</td>
</tr>
<tr>
<td>21.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>cpu/EXU_u/n242_s/CIN</td>
</tr>
<tr>
<td>21.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n242_s/COUT</td>
</tr>
<tr>
<td>21.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>cpu/EXU_u/n241_s/CIN</td>
</tr>
<tr>
<td>21.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n241_s/COUT</td>
</tr>
<tr>
<td>21.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>cpu/EXU_u/n240_s/CIN</td>
</tr>
<tr>
<td>22.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n240_s/SUM</td>
</tr>
<tr>
<td>23.373</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_10_s1/I2</td>
</tr>
<tr>
<td>23.999</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_10_s1/F</td>
</tr>
<tr>
<td>26.459</td>
<td>2.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>cpu/EXU_u/n52_s5/I1</td>
</tr>
<tr>
<td>27.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n52_s5/F</td>
</tr>
<tr>
<td>28.300</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>cpu/EXU_u/n52_s2/I1</td>
</tr>
<tr>
<td>29.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n52_s2/F</td>
</tr>
<tr>
<td>31.198</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>cpu/EXU_u/n717_s12/I1</td>
</tr>
<tr>
<td>31.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n717_s12/F</td>
</tr>
<tr>
<td>31.835</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>cpu/EXU_u/n701_s16/I0</td>
</tr>
<tr>
<td>32.934</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n701_s16/F</td>
</tr>
<tr>
<td>33.738</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>cpu/EXU_u/n701_s13/I2</td>
</tr>
<tr>
<td>34.540</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n701_s13/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>cpu/EXU_u/n701_s11/I2</td>
</tr>
<tr>
<td>36.058</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n701_s11/F</td>
</tr>
<tr>
<td>36.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>cpu/EXU_u/n701_s7/I3</td>
</tr>
<tr>
<td>36.689</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n701_s7/F</td>
</tr>
<tr>
<td>36.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>cpu/EXU_u/rd_data_28_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>cpu/EXU_u/rd_data_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.459, 35.132%; route: 19.545, 55.112%; tC2Q: 3.460, 9.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>dRAM/sp_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>dRAM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>4.686</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dRAM/sp_inst_0/DO[5]</td>
</tr>
<tr>
<td>8.736</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>cpu/WBU_u/in_data_5_s0/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s0/F</td>
</tr>
<tr>
<td>9.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu/WBU_u/in_data_5_s/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu/WBU_u/in_data_5_s/F</td>
</tr>
<tr>
<td>14.247</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>cpu/regfile_u/data_ram_5_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">cpu/regfile_u/data_ram_5_s/F</td>
</tr>
<tr>
<td>18.443</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu/EXU_u/alu_data2_5_s0/I1</td>
</tr>
<tr>
<td>19.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_data2_5_s0/F</td>
</tr>
<tr>
<td>20.414</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpu/EXU_u/addr_ram_0_s48/I0</td>
</tr>
<tr>
<td>21.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s48/F</td>
</tr>
<tr>
<td>22.046</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s24/I2</td>
</tr>
<tr>
<td>22.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>24.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>26.620</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>27.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>28.813</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>29.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>31.314</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>31.737</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/EXU_u/n728_s9/I2</td>
</tr>
<tr>
<td>32.363</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n728_s9/F</td>
</tr>
<tr>
<td>33.348</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>cpu/EXU_u/n712_s13/I1</td>
</tr>
<tr>
<td>34.170</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n712_s13/F</td>
</tr>
<tr>
<td>34.175</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>cpu/EXU_u/n712_s10/I3</td>
</tr>
<tr>
<td>34.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n712_s10/F</td>
</tr>
<tr>
<td>35.487</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>cpu/EXU_u/n712_s7/I3</td>
</tr>
<tr>
<td>36.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/EXU_u/n712_s7/F</td>
</tr>
<tr>
<td>36.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_data_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>cpu/EXU_u/rd_data_17_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>cpu/EXU_u/rd_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.064, 37.015%; route: 18.770, 53.181%; tC2Q: 3.460, 9.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/n45_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/clk_115200_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/n45_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n45_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/clk_115200_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/div_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/div_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>cpu/uart_u/div_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_6_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>cpu/uart_u/n21_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n21_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>cpu/uart_u/div_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>cpu/uart_u/div_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/div_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/div_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>cpu/uart_u/div_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>cpu/uart_u/n27_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n27_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>cpu/uart_u/div_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>cpu/uart_u/div_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/div_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>cpu/uart_u/div_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>cpu/uart_u/n26_s1/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n26_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>cpu/uart_u/div_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>cpu/uart_u/div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/div_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/div_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>cpu/uart_u/div_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_2_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>cpu/uart_u/n25_s1/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n25_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>cpu/uart_u/div_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>cpu/uart_u/div_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>cpu/uart_u/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>cpu/uart_u/n76_s2/I0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n76_s2/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>cpu/uart_u/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>cpu/uart_u/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>cpu/uart_u/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>cpu/uart_u/n70_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n70_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>cpu/uart_u/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>cpu/uart_u/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>cpu/uart_u/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>cpu/uart_u/n68_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n68_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>cpu/uart_u/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>cpu/uart_u/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>cpu/uart_u/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>cpu/uart_u/n74_s/I1</td>
</tr>
<tr>
<td>1.768</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n74_s/SUM</td>
</tr>
<tr>
<td>1.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>cpu/uart_u/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>cpu/uart_u/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu/uart_u/clk_115200_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>cpu/uart_u/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>cpu/uart_u/n75_s/I0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n75_s/SUM</td>
</tr>
<tr>
<td>1.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">cpu/uart_u/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R4C2[0][A]</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>cpu/uart_u/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>cpu/uart_u/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IFU_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IFU_u/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu/IFU_u/IFU_valid_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IFU_valid_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IR_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>cpu/IFU_u/IR_5_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>cpu/IFU_u/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.466%; tC2Q: 0.333, 36.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IFU_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IFU_u/IR_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu/IFU_u/IFU_valid_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IFU_valid_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IR_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>cpu/IFU_u/IR_18_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>cpu/IFU_u/IR_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.466%; tC2Q: 0.333, 36.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IFU_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IFU_u/IR_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu/IFU_u/IFU_valid_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IFU_valid_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IR_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cpu/IFU_u/IR_19_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cpu/IFU_u/IR_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.466%; tC2Q: 0.333, 36.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IFU_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IFU_u/IR_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu/IFU_u/IFU_valid_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IFU_valid_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IR_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>cpu/IFU_u/IR_25_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>cpu/IFU_u/IR_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.466%; tC2Q: 0.333, 36.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>cpu/IDU_u/rd_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/rd_0_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>cpu/EXU_u/rd_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>cpu/EXU_u/rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/rd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>cpu/IDU_u/rd_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" font-weight:bold;">cpu/IDU_u/rd_3_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>cpu/EXU_u/rd_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>cpu/EXU_u/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/rd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>cpu/IDU_u/rd_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/rd_4_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/rd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[1][A]</td>
<td>cpu/EXU_u/rd_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[1][A]</td>
<td>cpu/EXU_u/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/ip_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IFU_u/IP_next_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[0][A]</td>
<td>cpu/IFU_u/ip_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C25[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/ip_0_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IP_next_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>cpu/IFU_u/IP_next_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>cpu/IFU_u/IP_next_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/pc_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/pc_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/IDU_u/pc_28_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_28_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/pc_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/EXU_u/pc_out_28_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/EXU_u/pc_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/pc_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/pc_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>cpu/IDU_u/pc_30_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_30_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/pc_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cpu/EXU_u/pc_out_30_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cpu/EXU_u/pc_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IP_next_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IDU_u/pc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>cpu/IFU_u/IP_next_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IP_next_6_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>cpu/IDU_u/pc_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>cpu/IDU_u/pc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IP_next_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IDU_u/pc_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu/IFU_u/IP_next_23_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IP_next_23_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>cpu/IDU_u/pc_23_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>cpu/IDU_u/pc_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IFU_u/IP_next_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/IDU_u/pc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>cpu/IFU_u/IP_next_26_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">cpu/IFU_u/IP_next_26_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>cpu/IDU_u/pc_26_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>cpu/IDU_u/pc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/uart_u/div_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/uart_u/div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>cpu/uart_u/div_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_2_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>cpu/uart_u/n24_s1/I2</td>
</tr>
<tr>
<td>1.972</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">cpu/uart_u/n24_s1/F</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" font-weight:bold;">cpu/uart_u/div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>cpu/uart_u/div_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>cpu/uart_u/div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/IDU_u/pc_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/pc_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>cpu/IDU_u/pc_12_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">cpu/IDU_u/pc_12_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cpu/EXU_u/pc_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1298</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cpu/EXU_u/pc_out_12_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cpu/EXU_u/pc_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.653%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/TX_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/TX_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/TX_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/uart_u/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>11.713</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/uart_u/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/uart_u/clk_115200_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/uart_u/clk_115200_s1/Q</td>
</tr>
<tr>
<td>21.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/uart_u/counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1298</td>
<td>clk_out_d</td>
<td>-18.766</td>
<td>0.661</td>
</tr>
<tr>
<td>514</td>
<td>rs1_reg[0]</td>
<td>-15.087</td>
<td>4.162</td>
</tr>
<tr>
<td>514</td>
<td>rs2_reg[0]</td>
<td>-15.541</td>
<td>3.484</td>
</tr>
<tr>
<td>258</td>
<td>rs1_reg[1]</td>
<td>-15.018</td>
<td>3.462</td>
</tr>
<tr>
<td>258</td>
<td>rs2_reg[1]</td>
<td>-15.354</td>
<td>3.315</td>
</tr>
<tr>
<td>130</td>
<td>rs1_reg[2]</td>
<td>-16.661</td>
<td>7.846</td>
</tr>
<tr>
<td>130</td>
<td>rs2_reg[2]</td>
<td>-15.809</td>
<td>4.116</td>
</tr>
<tr>
<td>92</td>
<td>alu_data2[2]</td>
<td>-17.603</td>
<td>2.650</td>
</tr>
<tr>
<td>77</td>
<td>rs2_reg[3]</td>
<td>-16.064</td>
<td>4.194</td>
</tr>
<tr>
<td>77</td>
<td>rs1_reg[3]</td>
<td>-15.401</td>
<td>4.120</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C29</td>
<td>97.22%</td>
</tr>
<tr>
<td>R7C14</td>
<td>95.83%</td>
</tr>
<tr>
<td>R11C13</td>
<td>95.83%</td>
</tr>
<tr>
<td>R11C14</td>
<td>94.44%</td>
</tr>
<tr>
<td>R5C11</td>
<td>93.06%</td>
</tr>
<tr>
<td>R7C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R7C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R6C15</td>
<td>91.67%</td>
</tr>
<tr>
<td>R4C22</td>
<td>91.67%</td>
</tr>
<tr>
<td>R9C28</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
