// Seed: 3037333977
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  logic id_3;
  reg   id_4;
  assign id_1[""] = 1'b0 == id_3 ? -1'b0 : 1;
  final begin : LABEL_0
    id_4 <= -1;
  end
  wire id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd64,
    parameter id_17 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  output logic [7:0] id_14;
  inout wire _id_13;
  output wire id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  tri id_15;
  ;
  localparam id_16 = 1, id_17 = -1, id_18 = -1, id_19 = id_15#(.id_11(id_18)), id_20 = id_17;
  logic id_21;
  assign id_14[id_17] = -1 == id_21;
  assign id_15 = id_11 - -1;
  wire id_22;
  assign id_2[1] = -1'h0;
  wire id_23;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  tri  id_24 = -1;
  wire id_25;
  ;
endmodule
