Analysis & Synthesis report for joguinhoTop
Tue Nov 21 13:28:24 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Nov 21 13:28:24 2017          ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name               ; joguinhoTop                                ;
; Top-level Entity Name       ; joguinhoTop                                ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; joguinhoTop        ; joguinhoTop        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Nov 21 13:28:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off joguinhoTop -c joguinhoTop
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/selecionarom.vhd
    Info (12022): Found design unit 1: selecionaRom-selecionaRomArch
    Info (12023): Found entity 1: selecionaRom
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/rom3.vhd
    Info (12022): Found design unit 1: ROM3-behavioral
    Info (12023): Found entity 1: ROM3
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/rom2.vhd
    Info (12022): Found design unit 1: ROM2-behavioral
    Info (12023): Found entity 1: ROM2
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/rom1.vhd
    Info (12022): Found design unit 1: ROM1-behavioral
    Info (12023): Found entity 1: ROM1
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/rom.vhd
    Info (12022): Found design unit 1: ROM0-behavioral
    Info (12023): Found entity 1: ROM0
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/registrador4.vhd
    Info (12022): Found design unit 1: registrador4-behv
    Info (12023): Found entity 1: registrador4
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/registrador2.vhd
    Info (12022): Found design unit 1: registrador2-behv
    Info (12023): Found entity 1: registrador2
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/mux4e1b.vhd
    Info (12022): Found design unit 1: mux4e1b-mux
    Info (12023): Found entity 1: mux4e1b
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/multiplicador.vhd
    Info (12022): Found design unit 1: Multiplicador-MultiplicadorArch
    Info (12023): Found entity 1: Multiplicador
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/multiplexador16.vhd
    Info (12022): Found design unit 1: multiplexador16-mux
    Info (12023): Found entity 1: multiplexador16
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/multiplexador4.vhd
    Info (12022): Found design unit 1: multiplexador4-mux
    Info (12023): Found entity 1: multiplexador4
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/joguinhotop.vhd
    Info (12022): Found design unit 1: joguinhoTop-joguinhoTopArch
    Info (12023): Found entity 1: joguinhoTop
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/halfadder.vhd
    Info (12022): Found design unit 1: halfadder-cir_ha
    Info (12023): Found entity 1: halfadder
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-cir_fa
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/fsm.vhd
    Info (12022): Found design unit 1: FSM-FSMArch
    Info (12023): Found entity 1: FSM
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/deslocadorgeral.vhd
    Info (12022): Found design unit 1: DeslocadorGeral-DGArch
    Info (12023): Found entity 1: DeslocadorGeral
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/decodificador.vhd
    Info (12022): Found design unit 1: decodificador-circuito
    Info (12023): Found entity 1: decodificador
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/datapath.vhd
    Info (12022): Found design unit 1: DATAPATH-DATAPATHArch
    Info (12023): Found entity 1: DATAPATH
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/clockconvert.vhd
    Info (12022): Found design unit 1: ClockConvert-ClockConvertArch
    Info (12023): Found entity 1: ClockConvert
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/clock33.vhd
    Info (12022): Found design unit 1: Clock33-Clock33Arch
    Info (12023): Found entity 1: Clock33
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/clock25.vhd
    Info (12022): Found design unit 1: Clock25-Clock25Arch
    Info (12023): Found entity 1: Clock25
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/clock05.vhd
    Info (12022): Found design unit 1: Clock05-Clock05Arch
    Info (12023): Found entity 1: Clock05
Info (12021): Found 2 design units, including 1 entities, in source file /users/kkaldas/documents/github/projfinaleel5105/clock01.vhd
    Info (12022): Found design unit 1: Clock01-Clock01Arch
    Info (12023): Found entity 1: Clock01
Info (12021): Found 2 design units, including 1 entities, in source file joguinhotop.vhd
    Info (12022): Found design unit 1: joguinhoTopper-joguinhoTopArch
    Info (12023): Found entity 1: joguinhoTopper
Error (10777): VHDL error at joguinhoTop.vhd(63): expected an architecture identifier in index File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "E1" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(32): see declaration for object "E1" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 32
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "E2" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(33): see declaration for object "E2" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 33
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "E3" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(34): see declaration for object "E3" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 34
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "C" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(35): see declaration for object "C" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 35
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "CLOCK_50" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(36): see declaration for object "CLOCK_50" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 36
Error (10346): VHDL error at joguinhoTop.vhd(63): formal port or parameter "SW" must have actual or default value File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 63
Error (10784): HDL error at joguinhoTop.vhd(37): see declaration for object "SW" File: C:/Users/kkaldas/Documents/GitHub/ProjFinalEEL5105/joguinhoTop.vhd Line: 37
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings
    Error: Peak virtual memory: 777 megabytes
    Error: Processing ended: Tue Nov 21 13:28:24 2017
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:55


