INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs4/home/bmwynne/Documents/fall-2015/b441-submissions/Lab07/Lab07.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module Mux_2_1
INFO: [VRFC 10-311] analyzing module Mux_4_1
INFO: [VRFC 10-311] analyzing module FullAdd
INFO: [VRFC 10-311] analyzing module FullSub
INFO: [VRFC 10-311] analyzing module Decrement_a
INFO: [VRFC 10-311] analyzing module Transfer_a
INFO: [VRFC 10-311] analyzing module AU_4Bit
INFO: [VRFC 10-311] analyzing module LU_4Bit
INFO: [VRFC 10-311] analyzing module ALU_4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs4/home/bmwynne/Documents/fall-2015/b441-submissions/Lab07/Lab07.srcs/sim_1/new/tb_AU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AU
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs4/home/bmwynne/Documents/fall-2015/b441-submissions/Lab07/Lab07.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
