** uart

[Baud Rate generator](http://www.6502.org/users/dieter/uart/uart_3.htm)

[The Asynchronous Serial Interface](http://alanclements.org/serialio.html)


[6800 computer system](http://www.swtpc.com/mholley/Notebook/Notebook_Index.htm)

[DMA 6800](https://etd.ohiolink.edu/rws_etd/document/get/ohiou1182535952/inline)

[uart model](https://www.doulos.com/knowhow/verilog_designers_guide/models/)

** uart fpga
[Design and Implementation of UART Receiver in Verilog HDL and FPGA](http://electrotech99.blogspot.com.ar/2011/05/design-and-implementation-of-uart.html)


[Capturing a UART Design in MyHDL & Testing It in an FPGA](https://www.eetimes.com/author.asp?doc_id=1323837&page_number=2)

[ICEZERO FPGA BOARD FOR RASPPI](https://blackmesalabs.wordpress.com/2017/02/07/icezero-fpga-board-for-rasppi/)

[Static Ram](http://www-inst.eecs.berkeley.edu/~cs150/fa05/Lectures/11-SDRAMx6.pdf)


** verilog examples

[Synthesizable Verilog Code Examples](http://www.ee.bgu.ac.il/~digivlsi/slides/VerilogCodingStyle_3_2.pdf)

[Synthesizable Coding of Verilog](http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/Verilog-2012.pdf)

[For Loop - VHDL and Verilog Example](https://www.nandland.com/vhdl/examples/example-for-loop.html)


**iverilog testbench signal generation
[Lattice Testbench Primer](https://people.ece.cornell.edu/land/courses/ece5760/Verilog/LatticeTestbenchPrimer.pdf)


