

================================================================
== Vitis HLS Report for 'lab4_z1_Pipeline_L1'
================================================================
* Date:           Thu Dec  8 19:42:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.252 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        7|        7|         5|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add3 = alloca i32 1"   --->   Operation 8 'alloca' 'add3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv4"   --->   Operation 10 'read' 'conv4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln8"   --->   Operation 11 'read' 'zext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%resultVecror_arr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %resultVecror_arr_load"   --->   Operation 12 'read' 'resultVecror_arr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv4_cast = sext i16 %conv4_read"   --->   Operation 13 'sext' 'conv4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln8_cast = zext i2 %zext_ln8_read"   --->   Operation 14 'zext' 'zext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %resultVecror_arr_load_read, i32 %add3"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [./source/lab4_z1.c:10]   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln8_cast" [./source/lab4_z1.c:12]   --->   Operation 21 'getelementptr' 'resultVecror_arr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "%icmp_ln10 = icmp_eq  i3 %j_1, i3 4" [./source/lab4_z1.c:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.68ns)   --->   "%add_ln10 = add i3 %j_1, i3 1" [./source/lab4_z1.c:10]   --->   Operation 24 'add' 'add_ln10' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split, void %.exitStub" [./source/lab4_z1.c:10]   --->   Operation 25 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %j_1" [./source/lab4_z1.c:10]   --->   Operation 26 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 %zext_ln10" [./source/lab4_z1.c:12]   --->   Operation 27 'getelementptr' 'firstVector_arr_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr" [./source/lab4_z1.c:12]   --->   Operation 28 'load' 'firstVector_arr_load' <Predicate = (!icmp_ln10)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (1.18ns)   --->   "%icmp_ln10_1 = icmp_eq  i3 %add_ln10, i3 4" [./source/lab4_z1.c:10]   --->   Operation 29 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %ifFalse, void %ifTrue" [./source/lab4_z1.c:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln10 = store i3 %add_ln10, i3 %j" [./source/lab4_z1.c:10]   --->   Operation 31 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 32 [1/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr" [./source/lab4_z1.c:12]   --->   Operation 32 'load' 'firstVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %firstVector_arr_load" [./source/lab4_z1.c:12]   --->   Operation 33 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.45ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12 = mul i32 %sext_ln12, i32 %conv4_cast" [./source/lab4_z1.c:12]   --->   Operation 34 'mul' 'mul_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 35 [2/3] (1.45ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12 = mul i32 %sext_ln12, i32 %conv4_cast" [./source/lab4_z1.c:12]   --->   Operation 35 'mul' 'mul_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%add3_load = load i32 %add3" [./source/lab4_z1.c:12]   --->   Operation 36 'load' 'add3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12 = mul i32 %sext_ln12, i32 %conv4_cast" [./source/lab4_z1.c:12]   --->   Operation 37 'mul' 'mul_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln12 = add i32 %mul_ln12, i32 %add3_load" [./source/lab4_z1.c:12]   --->   Operation 38 'add' 'add_ln12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.25>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.c:6]   --->   Operation 39 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.c:6]   --->   Operation 40 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln12 = add i32 %mul_ln12, i32 %add3_load" [./source/lab4_z1.c:12]   --->   Operation 41 'add' 'add_ln12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (2.15ns)   --->   "%store_ln12 = store i32 %add_ln12, i2 %resultVecror_arr_addr" [./source/lab4_z1.c:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (icmp_ln10_1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln12 = store i32 %add_ln12, i32 %add3" [./source/lab4_z1.c:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.29ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j', ./source/lab4_z1.c:10) on local variable 'j' [19]  (0 ns)
	'add' operation ('add_ln10', ./source/lab4_z1.c:10) [23]  (1.68 ns)
	'store' operation ('store_ln10', ./source/lab4_z1.c:10) of variable 'add_ln10', ./source/lab4_z1.c:10 on local variable 'j' [41]  (1.61 ns)

 <State 2>: 3.6ns
The critical path consists of the following:
	'load' operation ('firstVector_arr_load', ./source/lab4_z1.c:12) on array 'firstVector_arr' [31]  (2.15 ns)
	'mul' operation of DSP[34] ('mul_ln12', ./source/lab4_z1.c:12) [33]  (1.45 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln12', ./source/lab4_z1.c:12) [33]  (1.45 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('add3_load', ./source/lab4_z1.c:12) on local variable 'add3' [26]  (0 ns)
	'add' operation of DSP[34] ('add_ln12', ./source/lab4_z1.c:12) [34]  (2.1 ns)

 <State 5>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[34] ('add_ln12', ./source/lab4_z1.c:12) [34]  (2.1 ns)
	'store' operation ('store_ln12', ./source/lab4_z1.c:12) of variable 'add_ln12', ./source/lab4_z1.c:12 on array 'resultVecror_arr' [38]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
