// Seed: 841741210
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wire id_3,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    output supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    output supply1 id_16,
    output supply0 id_17,
    input wor id_18,
    output supply1 id_19,
    input wor id_20,
    output tri id_21,
    input uwire id_22,
    output tri0 id_23,
    input wand id_24
    , id_26
);
  wire id_27;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri1 id_5
);
  wor id_7, id_8 = 1;
  assign id_0 = id_1;
  module_0(
      id_2,
      id_0,
      id_4,
      id_0,
      id_0,
      id_1,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_5,
      id_3,
      id_2,
      id_5,
      id_0,
      id_2,
      id_3,
      id_0,
      id_5,
      id_0,
      id_1,
      id_4,
      id_3
  );
endmodule
