<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language</title>
  <title type="main" format="text/plain">IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language</title>
  <uri type="src">https://ieeexplore.ieee.org/document/1560791</uri>
  <docidentifier type="IEEE">IEEE Std 1800-2005</docidentifier>
  <docidentifier type="ISBN">978-0-7381-4811-3</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2005.97972</docidentifier>
  <docnumber>1800-2005</docnumber>
  <date type="created">
    <on>2005-11-22</on>
  </date>
  <date type="published">
    <on>2019-04-10</on>
  </date>
  <date type="issued">
    <on>2005-11-08</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">This standard represents a merger of two previous standards: IEEE 1364-2005 Verilog hardware description language (HDL) and IEEE 1800-2005 SystemVerilog unified hardware design, specification and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard enables users to have all information regarding syntax and semantics in a single document.</abstract>
  <copyright>
    <from>2005</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="obsoletedBy">
    <bibitem>
      <formattedref format="text/plain">IEEE STD 1800-2009</formattedref>
    </bibitem>
  </relation>
  <keyword>Hardware design languages</keyword>
  <keyword>Graphics</keyword>
  <keyword>IEEE Standards</keyword>
  <keyword>Programming</keyword>
  <keyword>Color</keyword>
  <keyword>Hardware</keyword>
  <keyword>Assertions</keyword>
  <keyword>Design Automation</keyword>
  <keyword>Design Verification</keyword>
  <keyword>Hardware Description Language (HDL)</keyword>
  <keyword>Verilog</keyword>
  <keyword>Programming Language Interface (PLI)</keyword>
  <keyword>Verilog Programming Interface (VPI)</keyword>
  <keyword>SystemVerilog</keyword>
</bibdata>