#Start recording tcl command: 9/20/2017 21:46:47
#Project Location: C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00; Project name: mult8bits00
prj_project new -name "mult8bits00" -impl "mult8bits00" -dev LCMXO2-7000HE-4TG144C -synthesis "synplify"
file copy -force -- "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/and00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/fa00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/ha00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/or00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/packagefa00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source"
file copy -force -- "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/packageha00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/packagemult4bit00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult4bits00/xor00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source"
prj_src add "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/and00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/fa00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/ha00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/or00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/packagefa00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/packageha00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/packagemult4bit00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/mult8bits00/source/xor00.vhdl"
prj_project save
prj_src add "C:/Users/ELITH/Documents/GitHub/arqui3CM3/mult8bits00/topmult8bits00.vhdl"
prj_project save
#Stop recording: 9/20/2017 23:55:10
