module AND {
public:
	reg input a,b,c;
	output q[8:0;10:2] = 1;
	
	always {
		a = b;
	}
};