/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2003 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      Taiwan Semiconductor Manufacturing Company Ltd..  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *      name:			ROM-DIFF-HS ROM Generator
 *           			TSMC CL013G Process
 *      version:		2002Q3V1
 *      comment:		
 *      configuration:	 -instname "rom_512x16A" -words 512 -bits 16 -frequency 166 -ring_width 8 -code_file "/net/abilene/usr2/soce3.2_workshop/lab_data_3.2/SOCE-3.2_workshop/library.tsmc18/verilog/rom_512x16A_verilog.rcf" -mux 8 -drive 6 -top_layer met8 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -libname USERLIB
 *
 *      Synopsys model for Synchronous Single-Port Rom
 *
 *      Library Name:   USERLIB
 *      Instance Name:  rom_512x16A
 *      Words:          512
 *      Word Width:     16
 *      Mux:            8
 *      Process:        fast@-40C
 *      Delays:		min
 *
 *      Creation Date:  2003-10-28 01:00:29Z
 *      Version:        2002Q3V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: This library does not include power information.
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2003-10-28 01:00:29Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2003 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: -40.000;
	nom_voltage		: 1.320;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.750;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1;
        slew_lower_threshold_pct_fall : 10.0;
        slew_upper_threshold_pct_fall : 90.0;
        slew_lower_threshold_pct_rise : 10.0;
        slew_upper_threshold_pct_rise : 90.0;
        input_threshold_pct_fall      : 50.0;
        input_threshold_pct_rise      : 50.0;
        output_threshold_pct_fall     : 50.0;
        output_threshold_pct_rise     : 50.0;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0;
	k_temp_cell_rise		: 0.0;
	k_temp_hold_fall                : 0.0;
	k_temp_hold_rise                : 0.0;
	k_temp_min_pulse_width_high     : 0.0;
	k_temp_min_pulse_width_low      : 0.0;
	k_temp_min_period               : 0.0;
	k_temp_rise_propagation         : 0.0;
	k_temp_fall_propagation         : 0.0;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0;
	k_temp_recovery_rise            : 0.0;
	k_temp_setup_fall               : 0.0;
	k_temp_setup_rise               : 0.0;
	k_volt_cell_fall                : 0.0;
	k_volt_cell_rise                : 0.0;
	k_volt_hold_fall                : 0.0;
	k_volt_hold_rise                : 0.0;
	k_volt_min_pulse_width_high     : 0.0;
	k_volt_min_pulse_width_low      : 0.0;
	k_volt_min_period               : 0.0;
	k_volt_rise_propagation         : 0.0;
	k_volt_fall_propagation         : 0.0;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.0;
	k_volt_recovery_rise            : 0.0;
	k_volt_setup_fall               : 0.0;
	k_volt_setup_rise               : 0.0;


	operating_conditions(fast@-40C) {
		process	 : 1;
		temperature	 : -40.000;
		voltage	 : 1.320;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : fast@-40C;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(rom_512x16A_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(rom_512x16A_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(rom_512x16A_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(rom_512x16A_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (rom_512x16A_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (rom_512x16A_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 9;
		bit_from : 8;
		bit_to : 0 ;
		downto : true ;
	}

cell(rom_512x16A) {
	area		 : 41815.630;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	bus(Q)	 {
		bus_type : rom_512x16A_DATA;
		direction : output;
		max_capacitance : 0.630;
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        cell_rise(rom_512x16A_delay_template) {
                   index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
                   index_2 ("0.000, 0.020, 0.040, 0.080, 0.210, 0.410, 0.630");
                   values ( \
                     "0.801, 0.811, 0.820, 0.840, 0.895, 0.966, 1.044", \
                     "0.822, 0.832, 0.841, 0.861, 0.916, 0.987, 1.065", \
                     "0.848, 0.858, 0.868, 0.887, 0.942, 1.013, 1.092", \
                     "0.901, 0.911, 0.920, 0.940, 0.995, 1.066, 1.144", \
                     "1.006, 1.016, 1.025, 1.045, 1.100, 1.171, 1.249", \
                     "1.111, 1.121, 1.130, 1.150, 1.205, 1.276, 1.355", \
                     "1.190, 1.200, 1.209, 1.229, 1.284, 1.355, 1.433" \
                   )
                        }
                        rise_transition(rom_512x16A_load_template) {
                   index_1 ("0.000, 0.020, 0.040, 0.080, 0.210, 0.410, 0.630");
                   values ("0.029, 0.052, 0.074, 0.118, 0.263, 0.486, 0.731")
                        }
                        cell_fall(rom_512x16A_delay_template) {
                   index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
                   index_2 ("0.000, 0.020, 0.040, 0.080, 0.210, 0.410, 0.630");
                   values ( \
                     "0.801, 0.811, 0.820, 0.840, 0.895, 0.966, 1.044", \
                     "0.822, 0.832, 0.841, 0.861, 0.916, 0.987, 1.065", \
                     "0.848, 0.858, 0.868, 0.887, 0.942, 1.013, 1.092", \
                     "0.901, 0.911, 0.920, 0.940, 0.995, 1.066, 1.144", \
                     "1.006, 1.016, 1.025, 1.045, 1.100, 1.171, 1.249", \
                     "1.111, 1.121, 1.130, 1.150, 1.205, 1.276, 1.355", \
                     "1.190, 1.200, 1.209, 1.229, 1.284, 1.355, 1.433" \
                   )
                        }
                        fall_transition(rom_512x16A_load_template) {
                   index_1 ("0.000, 0.020, 0.040, 0.080, 0.210, 0.410, 0.630");
                   values ("0.048, 0.061, 0.074, 0.099, 0.181, 0.308, 0.447")
                }       }

        }
	pin(CLK) {
		direction : input;
		capacitance : 0.477 ;
		clock	    : true;
		min_pulse_width_low	: 0.072;
		min_pulse_width_high	: 0.038;
		min_period		: 0.841;
                max_transition          : 0.750;
        	internal_power(){
	    		when : "CEN";
			rise_power(rom_512x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("7.866, 7.866")
			}	
			fall_power(rom_512x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.0, 0.0")
			}	
		}
        	internal_power(){
			when : "!CEN";
			rise_power(rom_512x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("70.832, 70.832")
			}	
			fall_power(rom_512x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.0, 0.0")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.009;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.248, 0.266, 0.289, 0.334, 0.424, 0.514, 0.582", \
			  "0.227, 0.245, 0.268, 0.313, 0.403, 0.493, 0.561", \
			  "0.201, 0.219, 0.241, 0.287, 0.377, 0.467, 0.535", \
			  "0.148, 0.166, 0.189, 0.234, 0.324, 0.415, 0.482", \
			  "0.043, 0.061, 0.084, 0.129, 0.219, 0.309, 0.377", \
			  "-0.062, -0.044, -0.021, 0.024, 0.114, 0.204, 0.272", \
			  "-0.141, -0.123, -0.100, -0.055, 0.035, 0.126, 0.193" \
			)
			}
			fall_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.140, 0.166, 0.198, 0.261, 0.389, 0.516, 0.611", \
			  "0.119, 0.145, 0.176, 0.240, 0.367, 0.495, 0.590", \
			  "0.093, 0.118, 0.150, 0.214, 0.341, 0.469, 0.564", \
			  "0.040, 0.066, 0.098, 0.161, 0.289, 0.416, 0.511", \
			  "-0.065, -0.039, -0.007, 0.056, 0.184, 0.311, 0.406", \
			  "-0.170, -0.144, -0.113, -0.049, 0.078, 0.206, 0.301", \
			  "-0.249, -0.223, -0.191, -0.128, -0.000, 0.127, 0.222" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.050, 0.031, 0.009, 0.000, 0.000, 0.000, 0.000", \
			  "0.155, 0.137, 0.114, 0.069, 0.000, 0.000, 0.000", \
			  "0.260, 0.242, 0.219, 0.174, 0.084, 0.000, 0.000", \
			  "0.339, 0.321, 0.298, 0.253, 0.162, 0.072, 0.004" \
			)
				
			}
			fall_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.109, 0.083, 0.051, 0.000, 0.000, 0.000, 0.000", \
			  "0.214, 0.188, 0.156, 0.093, 0.000, 0.000, 0.000", \
			  "0.293, 0.267, 0.235, 0.172, 0.044, 0.000, 0.000" \
			)
	}	}	}


	bus(A)  {
		bus_type : rom_512x16A_ADDRESS;
		direction : input;
		capacitance : 0.029;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.168, 0.187, 0.210, 0.256, 0.349, 0.441, 0.511", \
			  "0.147, 0.166, 0.189, 0.235, 0.328, 0.420, 0.490", \
			  "0.121, 0.140, 0.163, 0.209, 0.302, 0.394, 0.464", \
			  "0.069, 0.087, 0.110, 0.156, 0.249, 0.342, 0.411", \
			  "-0.037, -0.018, 0.005, 0.051, 0.144, 0.236, 0.306", \
			  "-0.142, -0.123, -0.100, -0.054, 0.039, 0.131, 0.201", \
			  "-0.221, -0.202, -0.179, -0.133, -0.040, 0.053, 0.122" \
			)
			}
			fall_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.160, 0.183, 0.211, 0.268, 0.383, 0.497, 0.583", \
			  "0.139, 0.162, 0.190, 0.247, 0.362, 0.476, 0.562", \
			  "0.112, 0.135, 0.164, 0.221, 0.335, 0.450, 0.535", \
			  "0.060, 0.083, 0.111, 0.168, 0.283, 0.397, 0.483", \
			  "-0.045, -0.022, 0.006, 0.063, 0.178, 0.292, 0.378", \
			  "-0.150, -0.128, -0.099, -0.042, 0.072, 0.187, 0.273", \
			  "-0.229, -0.206, -0.178, -0.121, -0.006, 0.108, 0.194" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.025, 0.007, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.131, 0.112, 0.089, 0.043, 0.000, 0.000, 0.000", \
			  "0.236, 0.217, 0.194, 0.148, 0.055, 0.000, 0.000", \
			  "0.314, 0.296, 0.273, 0.227, 0.134, 0.041, 0.000" \
			)
			}
			fall_constraint(rom_512x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			index_2 ("0.010, 0.050, 0.100, 0.200, 0.400, 0.600, 0.750");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.049, 0.026, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.154, 0.131, 0.102, 0.045, 0.000, 0.000, 0.000", \
			  "0.259, 0.236, 0.208, 0.150, 0.036, 0.000, 0.000", \
			  "0.338, 0.315, 0.286, 0.229, 0.115, 0.001, 0.000" \
			)
	}	}
	}
	cell_leakage_power : 0.003;
  }
}

