`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:57 CST (May 26 2023 07:18:57 UTC)

module dut_entirecomputation_alt3_1(in1, in2, in3, out1);
  input in1, in2;
  input [1:0] in3;
  output [2:0] out1;
  wire in1, in2;
  wire [1:0] in3;
  wire [2:0] out1;
  wire asc002_0_, asc002_1_, asc002_2_, inc_add_26_2_1_n_0,
       inc_add_26_2_1_n_1, inc_add_26_2_1_n_2;
  NOR2BX1 g25(.AN (asc002_2_), .B (in1), .Y (out1[2]));
  NOR2BX1 g26(.AN (asc002_1_), .B (in1), .Y (out1[1]));
  NOR2BX1 g27(.AN (asc002_0_), .B (in1), .Y (out1[0]));
  MXI2X1 inc_add_26_2_1_g21(.A (in3[1]), .B (inc_add_26_2_1_n_1), .S0
       (inc_add_26_2_1_n_2), .Y (asc002_1_));
  NOR2X1 inc_add_26_2_1_g22(.A (inc_add_26_2_1_n_1), .B
       (inc_add_26_2_1_n_2), .Y (asc002_2_));
  MXI2XL inc_add_26_2_1_g23(.A (inc_add_26_2_1_n_0), .B (in3[0]), .S0
       (in2), .Y (asc002_0_));
  NAND2X8 inc_add_26_2_1_g24(.A (in3[0]), .B (in2), .Y
       (inc_add_26_2_1_n_2));
  INVX1 inc_add_26_2_1_g25(.A (in3[1]), .Y (inc_add_26_2_1_n_1));
  INVX1 inc_add_26_2_1_g26(.A (in3[0]), .Y (inc_add_26_2_1_n_0));
endmodule


