// Seed: 262930653
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(1) 1)
  else $display(id_1);
  uwire id_4 = id_3;
  logic [7:0] id_5;
  assign id_5 = id_5[1 : 'b0];
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output wor id_8,
    input wand id_9
    , id_26,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    output supply1 id_17,
    output supply1 id_18,
    output supply0 id_19,
    output supply1 id_20,
    output supply0 id_21,
    output wand id_22,
    input wire id_23,
    output wire id_24
);
  module_0(
      id_26, id_26
  );
  assign id_10 = id_9;
endmodule
