// Seed: 1928732808
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1,
    input  tri1 id_2
);
  xnor primCall (id_0, id_4, id_1);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
macromodule module_3 ();
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_1 = id_1;
  wire id_4;
  wire id_5;
endmodule
