// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load64_HH_
#define _load64_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1.h"
#include "pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1.h"

namespace ap_rtl {

struct load64 : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_out< sc_lv<6> > x_0_address0;
    sc_out< sc_logic > x_0_ce0;
    sc_in< sc_lv<8> > x_0_q0;
    sc_out< sc_lv<6> > x_0_address1;
    sc_out< sc_logic > x_0_ce1;
    sc_in< sc_lv<8> > x_0_q1;
    sc_out< sc_lv<6> > x_1_address0;
    sc_out< sc_logic > x_1_ce0;
    sc_in< sc_lv<1> > x_1_q0;
    sc_out< sc_lv<6> > x_1_address1;
    sc_out< sc_logic > x_1_ce1;
    sc_in< sc_lv<1> > x_1_q1;
    sc_out< sc_lv<6> > x_2_address0;
    sc_out< sc_logic > x_2_ce0;
    sc_in< sc_lv<8> > x_2_q0;
    sc_out< sc_lv<6> > x_2_address1;
    sc_out< sc_logic > x_2_ce1;
    sc_in< sc_lv<8> > x_2_q1;
    sc_out< sc_lv<6> > x_3_address0;
    sc_out< sc_logic > x_3_ce0;
    sc_in< sc_lv<1> > x_3_q0;
    sc_out< sc_lv<6> > x_3_address1;
    sc_out< sc_logic > x_3_ce1;
    sc_in< sc_lv<1> > x_3_q1;
    sc_in< sc_lv<9> > x_offset;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    load64(sc_module_name name);
    SC_HAS_PROCESS(load64);

    ~load64();

    sc_trace_file* mVcdFile;

    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U1;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U2;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U3;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U4;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U5;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U6;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U7;
    pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1<1,12,8,7,8>* pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U8;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U9;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U10;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U11;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U12;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U13;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U14;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U15;
    pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1<1,1,8,8,8,8,64,8>* pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U16;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > tmp_8_fu_340_p1;
    sc_signal< sc_lv<8> > tmp_8_reg_898;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > tmp_8_reg_898_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_8_reg_898_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_1_fu_350_p2;
    sc_signal< sc_lv<8> > sum_1_reg_910;
    sc_signal< sc_lv<8> > sum_1_reg_910_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_1_reg_910_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_2_fu_362_p2;
    sc_signal< sc_lv<8> > sum_2_reg_916;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > sum_2_reg_916_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_2_reg_916_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_3_fu_373_p2;
    sc_signal< sc_lv<8> > sum_3_reg_922;
    sc_signal< sc_lv<8> > sum_3_reg_922_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_3_reg_922_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_4_fu_384_p2;
    sc_signal< sc_lv<8> > sum_4_reg_928;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > sum_4_reg_928_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_4_reg_928_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_5_fu_395_p2;
    sc_signal< sc_lv<8> > sum_5_reg_934;
    sc_signal< sc_lv<8> > sum_5_reg_934_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_5_reg_934_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_6_fu_406_p2;
    sc_signal< sc_lv<8> > sum_6_reg_940;
    sc_signal< sc_lv<8> > sum_6_reg_940_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_6_reg_940_pp0_iter2_reg;
    sc_signal< sc_lv<8> > sum_7_fu_417_p2;
    sc_signal< sc_lv<8> > sum_7_reg_946;
    sc_signal< sc_lv<8> > sum_7_reg_946_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sum_7_reg_946_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_fu_479_p6;
    sc_signal< sc_lv<8> > tmp_reg_992;
    sc_signal< sc_lv<8> > tmp_1_fu_528_p6;
    sc_signal< sc_lv<8> > tmp_1_reg_997;
    sc_signal< sc_lv<8> > tmp_2_fu_593_p6;
    sc_signal< sc_lv<8> > tmp_2_reg_1042;
    sc_signal< sc_lv<8> > tmp_3_fu_642_p6;
    sc_signal< sc_lv<8> > tmp_3_reg_1047;
    sc_signal< sc_lv<8> > tmp_4_fu_707_p6;
    sc_signal< sc_lv<8> > tmp_4_reg_1092;
    sc_signal< sc_lv<8> > tmp_5_fu_756_p6;
    sc_signal< sc_lv<8> > tmp_5_reg_1097;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<64> > newIndex1_cast_fu_428_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > newIndex2_cast_fu_436_p1;
    sc_signal< sc_lv<64> > newIndex3_cast_fu_542_p1;
    sc_signal< sc_lv<64> > newIndex4_cast_fu_550_p1;
    sc_signal< sc_lv<64> > newIndex5_cast_fu_656_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > newIndex6_cast_fu_664_p1;
    sc_signal< sc_lv<64> > newIndex8_cast_fu_770_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > newIndex_cast_fu_778_p1;
    sc_signal< sc_lv<7> > grp_fu_344_p1;
    sc_signal< sc_lv<8> > grp_fu_356_p0;
    sc_signal< sc_lv<7> > grp_fu_356_p1;
    sc_signal< sc_lv<8> > grp_fu_367_p0;
    sc_signal< sc_lv<7> > grp_fu_367_p1;
    sc_signal< sc_lv<8> > grp_fu_378_p0;
    sc_signal< sc_lv<7> > grp_fu_378_p1;
    sc_signal< sc_lv<8> > grp_fu_389_p0;
    sc_signal< sc_lv<7> > grp_fu_389_p1;
    sc_signal< sc_lv<8> > grp_fu_400_p0;
    sc_signal< sc_lv<7> > grp_fu_400_p1;
    sc_signal< sc_lv<8> > grp_fu_411_p0;
    sc_signal< sc_lv<7> > grp_fu_411_p1;
    sc_signal< sc_lv<8> > grp_fu_422_p0;
    sc_signal< sc_lv<7> > grp_fu_422_p1;
    sc_signal< sc_lv<8> > grp_fu_344_p2;
    sc_signal< sc_lv<8> > grp_fu_356_p2;
    sc_signal< sc_lv<8> > mul1_fu_447_p1;
    sc_signal< sc_lv<18> > mul1_fu_447_p2;
    sc_signal< sc_lv<4> > tmp_9_fu_453_p4;
    sc_signal< sc_lv<8> > arrayNo1_fu_463_p1;
    sc_signal< sc_lv<8> > tmp_fu_479_p2;
    sc_signal< sc_lv<8> > tmp_fu_479_p4;
    sc_signal< sc_lv<64> > tmp_fu_479_p5;
    sc_signal< sc_lv<8> > mul3_fu_496_p1;
    sc_signal< sc_lv<18> > mul3_fu_496_p2;
    sc_signal< sc_lv<4> > tmp_10_fu_502_p4;
    sc_signal< sc_lv<8> > arrayNo2_fu_512_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_528_p2;
    sc_signal< sc_lv<8> > tmp_1_fu_528_p4;
    sc_signal< sc_lv<64> > tmp_1_fu_528_p5;
    sc_signal< sc_lv<8> > grp_fu_367_p2;
    sc_signal< sc_lv<8> > grp_fu_378_p2;
    sc_signal< sc_lv<8> > mul4_fu_561_p1;
    sc_signal< sc_lv<18> > mul4_fu_561_p2;
    sc_signal< sc_lv<4> > tmp_11_fu_567_p4;
    sc_signal< sc_lv<8> > arrayNo3_fu_577_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_593_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_593_p4;
    sc_signal< sc_lv<64> > tmp_2_fu_593_p5;
    sc_signal< sc_lv<8> > mul6_fu_610_p1;
    sc_signal< sc_lv<18> > mul6_fu_610_p2;
    sc_signal< sc_lv<4> > tmp_12_fu_616_p4;
    sc_signal< sc_lv<8> > arrayNo4_fu_626_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_642_p2;
    sc_signal< sc_lv<8> > tmp_3_fu_642_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_642_p5;
    sc_signal< sc_lv<8> > grp_fu_389_p2;
    sc_signal< sc_lv<8> > grp_fu_400_p2;
    sc_signal< sc_lv<8> > mul8_fu_675_p1;
    sc_signal< sc_lv<18> > mul8_fu_675_p2;
    sc_signal< sc_lv<4> > tmp_13_fu_681_p4;
    sc_signal< sc_lv<8> > arrayNo5_fu_691_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_707_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_707_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_707_p5;
    sc_signal< sc_lv<8> > mul5_fu_724_p1;
    sc_signal< sc_lv<18> > mul5_fu_724_p2;
    sc_signal< sc_lv<4> > tmp_14_fu_730_p4;
    sc_signal< sc_lv<8> > arrayNo6_fu_740_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_756_p2;
    sc_signal< sc_lv<8> > tmp_5_fu_756_p4;
    sc_signal< sc_lv<64> > tmp_5_fu_756_p5;
    sc_signal< sc_lv<8> > grp_fu_411_p2;
    sc_signal< sc_lv<8> > grp_fu_422_p2;
    sc_signal< sc_lv<8> > mul2_fu_789_p1;
    sc_signal< sc_lv<18> > mul2_fu_789_p2;
    sc_signal< sc_lv<4> > tmp_15_fu_795_p4;
    sc_signal< sc_lv<8> > arrayNo7_fu_805_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_821_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_821_p4;
    sc_signal< sc_lv<64> > tmp_6_fu_821_p5;
    sc_signal< sc_lv<8> > mul_fu_838_p1;
    sc_signal< sc_lv<18> > mul_fu_838_p2;
    sc_signal< sc_lv<4> > tmp_16_fu_844_p4;
    sc_signal< sc_lv<8> > arrayNo_fu_854_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_870_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_870_p4;
    sc_signal< sc_lv<64> > tmp_7_fu_870_p5;
    sc_signal< sc_lv<8> > tmp_7_fu_870_p6;
    sc_signal< sc_lv<8> > tmp_6_fu_821_p6;
    sc_signal< sc_logic > grp_fu_344_ce;
    sc_signal< sc_logic > grp_fu_356_ce;
    sc_signal< sc_logic > grp_fu_367_ce;
    sc_signal< sc_logic > grp_fu_378_ce;
    sc_signal< sc_logic > grp_fu_389_ce;
    sc_signal< sc_logic > grp_fu_400_ce;
    sc_signal< sc_logic > grp_fu_411_ce;
    sc_signal< sc_logic > grp_fu_422_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<18> > mul1_fu_447_p10;
    sc_signal< sc_lv<18> > mul2_fu_789_p10;
    sc_signal< sc_lv<18> > mul3_fu_496_p10;
    sc_signal< sc_lv<18> > mul4_fu_561_p10;
    sc_signal< sc_lv<18> > mul5_fu_724_p10;
    sc_signal< sc_lv<18> > mul6_fu_610_p10;
    sc_signal< sc_lv<18> > mul8_fu_675_p10;
    sc_signal< sc_lv<18> > mul_fu_838_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage3;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_32;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<18> ap_const_lv18_148;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter2();
    void thread_ap_block_state11_pp0_stage2_iter2();
    void thread_ap_block_state12_pp0_stage3_iter2();
    void thread_ap_block_state13_pp0_stage0_iter3();
    void thread_ap_block_state14_pp0_stage1_iter3();
    void thread_ap_block_state15_pp0_stage2_iter3();
    void thread_ap_block_state16_pp0_stage3_iter3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage3_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_idle_pp0_1to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_arrayNo1_fu_463_p1();
    void thread_arrayNo2_fu_512_p1();
    void thread_arrayNo3_fu_577_p1();
    void thread_arrayNo4_fu_626_p1();
    void thread_arrayNo5_fu_691_p1();
    void thread_arrayNo6_fu_740_p1();
    void thread_arrayNo7_fu_805_p1();
    void thread_arrayNo_fu_854_p1();
    void thread_grp_fu_344_ce();
    void thread_grp_fu_344_p1();
    void thread_grp_fu_356_ce();
    void thread_grp_fu_356_p0();
    void thread_grp_fu_356_p1();
    void thread_grp_fu_367_ce();
    void thread_grp_fu_367_p0();
    void thread_grp_fu_367_p1();
    void thread_grp_fu_378_ce();
    void thread_grp_fu_378_p0();
    void thread_grp_fu_378_p1();
    void thread_grp_fu_389_ce();
    void thread_grp_fu_389_p0();
    void thread_grp_fu_389_p1();
    void thread_grp_fu_400_ce();
    void thread_grp_fu_400_p0();
    void thread_grp_fu_400_p1();
    void thread_grp_fu_411_ce();
    void thread_grp_fu_411_p0();
    void thread_grp_fu_411_p1();
    void thread_grp_fu_422_ce();
    void thread_grp_fu_422_p0();
    void thread_grp_fu_422_p1();
    void thread_mul1_fu_447_p1();
    void thread_mul1_fu_447_p10();
    void thread_mul1_fu_447_p2();
    void thread_mul2_fu_789_p1();
    void thread_mul2_fu_789_p10();
    void thread_mul2_fu_789_p2();
    void thread_mul3_fu_496_p1();
    void thread_mul3_fu_496_p10();
    void thread_mul3_fu_496_p2();
    void thread_mul4_fu_561_p1();
    void thread_mul4_fu_561_p10();
    void thread_mul4_fu_561_p2();
    void thread_mul5_fu_724_p1();
    void thread_mul5_fu_724_p10();
    void thread_mul5_fu_724_p2();
    void thread_mul6_fu_610_p1();
    void thread_mul6_fu_610_p10();
    void thread_mul6_fu_610_p2();
    void thread_mul8_fu_675_p1();
    void thread_mul8_fu_675_p10();
    void thread_mul8_fu_675_p2();
    void thread_mul_fu_838_p1();
    void thread_mul_fu_838_p10();
    void thread_mul_fu_838_p2();
    void thread_newIndex1_cast_fu_428_p1();
    void thread_newIndex2_cast_fu_436_p1();
    void thread_newIndex3_cast_fu_542_p1();
    void thread_newIndex4_cast_fu_550_p1();
    void thread_newIndex5_cast_fu_656_p1();
    void thread_newIndex6_cast_fu_664_p1();
    void thread_newIndex8_cast_fu_770_p1();
    void thread_newIndex_cast_fu_778_p1();
    void thread_sum_1_fu_350_p2();
    void thread_sum_2_fu_362_p2();
    void thread_sum_3_fu_373_p2();
    void thread_sum_4_fu_384_p2();
    void thread_sum_5_fu_395_p2();
    void thread_sum_6_fu_406_p2();
    void thread_sum_7_fu_417_p2();
    void thread_tmp_10_fu_502_p4();
    void thread_tmp_11_fu_567_p4();
    void thread_tmp_12_fu_616_p4();
    void thread_tmp_13_fu_681_p4();
    void thread_tmp_14_fu_730_p4();
    void thread_tmp_15_fu_795_p4();
    void thread_tmp_16_fu_844_p4();
    void thread_tmp_1_fu_528_p2();
    void thread_tmp_1_fu_528_p4();
    void thread_tmp_1_fu_528_p5();
    void thread_tmp_2_fu_593_p2();
    void thread_tmp_2_fu_593_p4();
    void thread_tmp_2_fu_593_p5();
    void thread_tmp_3_fu_642_p2();
    void thread_tmp_3_fu_642_p4();
    void thread_tmp_3_fu_642_p5();
    void thread_tmp_4_fu_707_p2();
    void thread_tmp_4_fu_707_p4();
    void thread_tmp_4_fu_707_p5();
    void thread_tmp_5_fu_756_p2();
    void thread_tmp_5_fu_756_p4();
    void thread_tmp_5_fu_756_p5();
    void thread_tmp_6_fu_821_p2();
    void thread_tmp_6_fu_821_p4();
    void thread_tmp_6_fu_821_p5();
    void thread_tmp_7_fu_870_p2();
    void thread_tmp_7_fu_870_p4();
    void thread_tmp_7_fu_870_p5();
    void thread_tmp_8_fu_340_p1();
    void thread_tmp_9_fu_453_p4();
    void thread_tmp_fu_479_p2();
    void thread_tmp_fu_479_p4();
    void thread_tmp_fu_479_p5();
    void thread_x_0_address0();
    void thread_x_0_address1();
    void thread_x_0_ce0();
    void thread_x_0_ce1();
    void thread_x_1_address0();
    void thread_x_1_address1();
    void thread_x_1_ce0();
    void thread_x_1_ce1();
    void thread_x_2_address0();
    void thread_x_2_address1();
    void thread_x_2_ce0();
    void thread_x_2_ce1();
    void thread_x_3_address0();
    void thread_x_3_address1();
    void thread_x_3_ce0();
    void thread_x_3_ce1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
