INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/new/ALU_WRAPPER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_WRAPPER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/new/REG_FILE_WRAPPER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE_WRAPPER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Vivado/cpe233_exp3_ALU/cpe233_exp3_ALU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/control_unit_dcdr_v_1_04-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/control_unit_fsm_v_1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/new/pc_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROGRAM_COUNTER_WRAPPER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/Exp6_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v:120]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sim_1/imports/Downloads/exp5_testbench-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'otter_tb' [C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.srcs/sim_1/imports/Downloads/exp5_testbench-1.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/cpe233_exp5_limited_MCU/cpe233_exp5_limited_MCU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
