Analysis & Synthesis report for ProVec
Sun Apr 08 12:40:41 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Apr 08 12:40:41 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; ProVec                                      ;
; Top-level Entity Name       ; ProVec                                      ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ProVec             ; ProVec             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 08 12:40:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProVec -c ProVec
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom_memory.v
    Info (12023): Found entity 1: rom_memory File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/rom_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file compare_pcmem.v
    Info (12023): Found entity 1: compare_pcmem File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/compare_pcmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file provec.bdf
    Info (12023): Found entity 1: ProVec
Info (12021): Found 1 design units, including 1 entities, in source file unidad_control.v
    Info (12023): Found entity 1: unidad_control File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/unidad_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file suma_pc.v
    Info (12023): Found entity 1: suma_PC File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/suma_PC.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file registros_vec.v
    Info (12023): Found entity 1: registros_vec File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registros_vec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registros_sca.v
    Info (12023): Found entity 1: registros_sca File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registros_sca.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_pcmem.v
    Info (12023): Found entity 1: registro_PCMEM File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_PCMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_pc.v
    Info (12023): Found entity 1: registro_PC File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_mem_wb.v
    Info (12023): Found entity 1: registro_MEM_WB File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_if_id.v
    Info (12023): Found entity 1: registro_IF_ID File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_IF_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_id_exe.v
    Info (12023): Found entity 1: registro_ID_EXE File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_ID_EXE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro_exe_mem.v
    Info (12023): Found entity 1: registro_EXE_MEM File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_EXE_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8x10.v
    Info (12023): Found entity 1: mux_8x10 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_8x10.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_3x32.v
    Info (12023): Found entity 1: mux_3x32 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_3x32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x32.v
    Info (12023): Found entity 1: mux_2x32 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x10.v
    Info (12023): Found entity 1: mux_2x10 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x10.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x8.v
    Info (12023): Found entity 1: mux_2x8 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x3.v
    Info (12023): Found entity 1: mux_2x3 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file etapa_wb.v
    Info (12023): Found entity 1: etapa_WB File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file etapa_mem.v
    Info (12023): Found entity 1: etapa_MEM File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file etapa_if.v
    Info (12023): Found entity 1: etapa_IF File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file etapa_id.v
    Info (12023): Found entity 1: etapa_ID File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file etapa_exe.v
    Info (12023): Found entity 1: etapa_EXE File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_EXE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum_pcmem.v
    Info (12023): Found entity 1: sum_pcmem File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/sum_pcmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adelantamiento.v
    Info (12023): Found entity 1: adelantamiento File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/adelantamiento.v Line: 1
Info (12127): Elaborating entity "ProVec" for the top level hierarchy
Info (12128): Elaborating entity "registro_EXE_MEM" for hierarchy "registro_EXE_MEM:inst10"
Info (12128): Elaborating entity "registro_ID_EXE" for hierarchy "registro_ID_EXE:inst7"
Warning (10034): Output port "dir_dest_out" at registro_ID_EXE.v(99) has no driver File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/registro_ID_EXE.v Line: 99
Info (12128): Elaborating entity "registro_IF_ID" for hierarchy "registro_IF_ID:inst3"
Info (12128): Elaborating entity "unidad_control" for hierarchy "unidad_control:inst2"
Info (12128): Elaborating entity "etapa_IF" for hierarchy "etapa_IF:inst"
Info (12128): Elaborating entity "registro_PC" for hierarchy "etapa_IF:inst|registro_PC:registroPC" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 38
Info (12128): Elaborating entity "suma_PC" for hierarchy "etapa_IF:inst|suma_PC:sumaPC" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 43
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "etapa_IF:inst|suma_PC:sumaPC|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/suma_PC.v Line: 65
Info (12130): Elaborated megafunction instantiation "etapa_IF:inst|suma_PC:sumaPC|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/suma_PC.v Line: 65
Info (12133): Instantiated megafunction "etapa_IF:inst|suma_PC:sumaPC|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/suma_PC.v Line: 65
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dmh.tdf
    Info (12023): Found entity 1: add_sub_dmh File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/db/add_sub_dmh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dmh" for hierarchy "etapa_IF:inst|suma_PC:sumaPC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_dmh:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "rom_memory" for hierarchy "etapa_IF:inst|rom_memory:ROMMemory" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "etapa_IF:inst|rom_memory:ROMMemory|altsyncram:altsyncram_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/rom_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "etapa_IF:inst|rom_memory:ROMMemory|altsyncram:altsyncram_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/rom_memory.v Line: 82
Info (12133): Instantiated megafunction "etapa_IF:inst|rom_memory:ROMMemory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/rom_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "program.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l8g1.tdf
    Info (12023): Found entity 1: altsyncram_l8g1 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/db/altsyncram_l8g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l8g1" for hierarchy "etapa_IF:inst|rom_memory:ROMMemory|altsyncram:altsyncram_component|altsyncram_l8g1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (38) in the Memory Initialization File "C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/program.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/rom_memory.v Line: 82
Info (12128): Elaborating entity "mux_2x10" for hierarchy "etapa_IF:inst|mux_2x10:muxPC" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 56
Info (12128): Elaborating entity "lpm_mux" for hierarchy "etapa_IF:inst|mux_2x10:muxPC|lpm_mux:LPM_MUX_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x10.v Line: 69
Info (12130): Elaborated megafunction instantiation "etapa_IF:inst|mux_2x10:muxPC|lpm_mux:LPM_MUX_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x10.v Line: 69
Info (12133): Instantiated megafunction "etapa_IF:inst|mux_2x10:muxPC|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_2x10.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9lc.tdf
    Info (12023): Found entity 1: mux_9lc File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/db/mux_9lc.tdf Line: 23
Info (12128): Elaborating entity "mux_9lc" for hierarchy "etapa_IF:inst|mux_2x10:muxPC|lpm_mux:LPM_MUX_component|mux_9lc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux_8x10" for hierarchy "etapa_IF:inst|mux_8x10:muxDir" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_IF.v Line: 69
Info (12128): Elaborating entity "lpm_mux" for hierarchy "etapa_IF:inst|mux_8x10:muxDir|lpm_mux:LPM_MUX_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_8x10.v Line: 85
Info (12130): Elaborated megafunction instantiation "etapa_IF:inst|mux_8x10:muxDir|lpm_mux:LPM_MUX_component" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_8x10.v Line: 85
Info (12133): Instantiated megafunction "etapa_IF:inst|mux_8x10:muxDir|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/mux_8x10.v Line: 85
    Info (12134): Parameter "lpm_size" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/db/mux_hlc.tdf Line: 23
Info (12128): Elaborating entity "mux_hlc" for hierarchy "etapa_IF:inst|mux_8x10:muxDir|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "adelantamiento" for hierarchy "adelantamiento:inst4"
Info (12128): Elaborating entity "etapa_EXE" for hierarchy "etapa_EXE:inst8"
Info (12128): Elaborating entity "alu" for hierarchy "etapa_EXE:inst8|alu:alu1" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_EXE.v Line: 78
Error (10043): Verilog HDL unsupported feature error at alu.v(16): Procedural Continuous Assignment to register is not supported File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/alu.v Line: 16
Warning (10270): Verilog HDL Case Statement warning at alu.v(15): incomplete case statement has no default case item File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/alu.v Line: 15
Error (12152): Can't elaborate user hierarchy "etapa_EXE:inst8|alu:alu1" File: C:/Users/Oscar/Desktop/Proc_Vec_ACII/procesador_vectorial/etapa_EXE.v Line: 78
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 711 megabytes
    Error: Processing ended: Sun Apr 08 12:40:41 2018
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:22


