# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# Warning: Cannot display signals from waveform file (AWC). The file does not match associated simulation database (ASDB).
# Warning: Open 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb' file to view simulation results.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_ecp3
designverlibrarysim pcsd_work
designverdefinemacro -clear
addfile D:/bartz/Documents/Lattice/TrigLUT/DelayBit.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\DelayBit.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/Source/LeadDelay.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/Source/retrigger.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/Input_Reg.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\Input_Reg.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/TrigLUT/source/Top.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\source\Top.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/Source/TrigLUT_tf.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\Source\TrigLUT_tf.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/T_ff_clr.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\T_ff_clr.v ... Done
addfile D:/bartz/Documents/Lattice/TrigLUT/T_ff_pset.v
# Adding file D:\bartz\Documents\Lattice\TrigLUT\T_ff_pset.v ... Done
vlib D:/bartz/Documents/Lattice/TrigLUT/test/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/DelayBit.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: DelayBit.
# $root top modules: DelayBit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/Source/LeadDelay.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module DelayBit found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: LeadDelay.
# $root top modules: LeadDelay.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/Source/retrigger.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ReTrigger.
# $root top modules: LeadDelay ReTrigger.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/Input_Reg.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Input_Reg.
# $root top modules: LeadDelay ReTrigger Input_Reg.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/TrigLUT/source/Top.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Input_Reg found in current working library.
# Info: VCP2113 Module ReTrigger found in current working library.
# Info: VCP2113 Module LeadDelay found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ScatterTrig.
# $root top modules: ScatterTrig.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/Source/TrigLUT_tf.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ScatterTrig found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ScatterTrig_tf.
# $root top modules: ScatterTrig_tf.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/T_ff_clr.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: T_ff_clr.
# $root top modules: ScatterTrig_tf T_ff_clr.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/bartz/Documents/Lattice/TrigLUT/T_ff_pset.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: T_ff_pset.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module ScatterTrig_tf
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r ScatterTrig_tf -PL pmi_work -L ovi_ecp3 -L pcsd_work
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 486 (100.00%) other processes in SLP
# SLP: 222 (82.22%) signals in SLP and 48 (17.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  3:55 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
add wave *
# 8 signal(s) traced.
run 1000ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 486 (100.00%) other processes in SLP
# SLP: 222 (82.22%) signals in SLP and 48 (17.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  3:55 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# 6 signal(s) traced.
# 6 signal(s) traced.
# 4 signal(s) traced.
# WAVEFORM: 24 signal(s) removed.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 486 (100.00%) other processes in SLP
# SLP: 222 (82.22%) signals in SLP and 48 (17.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:01 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 486 (100.00%) other processes in SLP
# SLP: 222 (82.22%) signals in SLP and 48 (17.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4654 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:01 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 486 (100.00%) other processes in SLP
# SLP: 222 (82.22%) signals in SLP and 48 (17.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4654 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:07 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 7 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:07 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 7 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:10 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:11 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:11 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:16 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:16 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Input_Reg' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 223 (82.29%) signals in SLP and 48 (17.71%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5828 kB (elbread=1028 elab2=4655 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:45 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../DelayBit.v $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 271 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5824 kB (elbread=1028 elab2=4651 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:45 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 271 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5824 kB (elbread=1028 elab2=4651 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:50 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 9 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
alog -O2 -sve   -work work $dsn/../DelayBit.v $dsn/../Input_Reg.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: ScatterTrig_tf T_ff_clr T_ff_pset.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ScatterTrig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ReTrigger' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 487 (100.00%) other processes in SLP
# SLP: 271 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5824 kB (elbread=1028 elab2=4651 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\bartz\Documents\Lattice\TrigLUT\test\src\wave.asdb
#  4:50 PM, Monday, March 21, 2016
#  Simulation has been initialized
#  Selected Top-Level: ScatterTrig_tf (ScatterTrig_tf)
# Waveform file 'D:/bartz/Documents/Lattice/TrigLUT/test.awc' connected to 'D:/bartz/Documents/Lattice/TrigLUT/test/src/wave.asdb'.
# WAVEFORM: 8 signal(s) inserted to virtual group.
# WAVEFORM: 9 signal(s) inserted to virtual group.
# WAVEFORM: 6 signal(s) inserted to virtual group.
# WAVEFORM: 4 signal(s) inserted to virtual group.
run 200 ns
# KERNEL: stopped at time: 200 ns
#  Simulation has been stopped
# Adding file D:\bartz\Documents\Lattice\TrigLUT\test.awc ... Done
