\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields}{}\section{\+\_\+hw\+\_\+adc\+\_\+cfg2\+:\+:\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields Struct Reference}
\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields}\index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a07ae2b4f85c1ea830865629171563839}{A\+D\+L\+S\+TS}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a49fcc455b9f44002505aa30c3485e2df}{A\+D\+H\+SC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a513579d889ea00f33a7e2cca1b5e5efe}{A\+D\+A\+C\+K\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a6aee43ed7fc373cb381eb1c441316991}{M\+U\+X\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a954acbb2c955057b104e9c8790cdb4fb}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 27
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}!A\+D\+A\+C\+K\+EN@{A\+D\+A\+C\+K\+EN}}
\index{A\+D\+A\+C\+K\+EN@{A\+D\+A\+C\+K\+EN}!\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+A\+C\+K\+EN}{ADACKEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields\+::\+A\+D\+A\+C\+K\+EN}\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a513579d889ea00f33a7e2cca1b5e5efe}{}\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a513579d889ea00f33a7e2cca1b5e5efe}
\mbox{[}3\mbox{]} Asynchronous Clock Output Enable \index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}!A\+D\+H\+SC@{A\+D\+H\+SC}}
\index{A\+D\+H\+SC@{A\+D\+H\+SC}!\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+H\+SC}{ADHSC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields\+::\+A\+D\+H\+SC}\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a49fcc455b9f44002505aa30c3485e2df}{}\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a49fcc455b9f44002505aa30c3485e2df}
\mbox{[}2\mbox{]} High-\/\+Speed Configuration \index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}!A\+D\+L\+S\+TS@{A\+D\+L\+S\+TS}}
\index{A\+D\+L\+S\+TS@{A\+D\+L\+S\+TS}!\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+L\+S\+TS}{ADLSTS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields\+::\+A\+D\+L\+S\+TS}\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a07ae2b4f85c1ea830865629171563839}{}\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a07ae2b4f85c1ea830865629171563839}
\mbox{[}1\+:0\mbox{]} Long Sample Time Select \index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}!M\+U\+X\+S\+EL@{M\+U\+X\+S\+EL}}
\index{M\+U\+X\+S\+EL@{M\+U\+X\+S\+EL}!\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+U\+X\+S\+EL}{MUXSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields\+::\+M\+U\+X\+S\+EL}\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a6aee43ed7fc373cb381eb1c441316991}{}\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a6aee43ed7fc373cb381eb1c441316991}
\mbox{[}4\mbox{]} A\+DC Mux Select \index{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a954acbb2c955057b104e9c8790cdb4fb}{}\label{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_a954acbb2c955057b104e9c8790cdb4fb}
\mbox{[}31\+:5\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
