// Seed: 3356413805
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output tri1 id_1;
  assign id_1 = -1 < -1 ? {id_2{id_2 == -1}} - id_2 : -1;
  assign id_1 = id_2;
  assign id_1 = -1'd0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output tri1 id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[""] = 1 != &id_9;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4
  );
  assign id_8 = -1;
  wire id_12;
  ;
  logic id_13;
  ;
  wire  id_14;
  logic id_15;
  ;
endmodule
