Questa Intel Starter FPGA Edition-64 vopt 2024.3 Compiler 2024.09 Sep 10 2024
** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
Start time: 11:18:38 on Nov 20,2025
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L xbip_dsp48_wrapper_v3_0_7 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_20 -L mult_gen_v12_0_23 -L axi_utils_v2_0_10 -L cordic_v6_0_24 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.sim xil_defaultlib.glbl -o sim_opt 

Top level modules:
	sim
	glbl

Analyzing design...
-- Loading module sim
-- Loading module glbl
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity cordic_0
-- Loading architecture cordic_0_arch of cordic_0
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture XORCY_V of XORCY
Optimizing 79 design-units (inlining 0/2 module instances, 0/2363 architecture instances):
-- Optimizing module glbl(fast)
-- Optimizing module sim(fast)
-- Optimizing architecture cordic_0_arch of cordic_0
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture XORCY_V of XORCY
Optimized design name is sim_opt
End time: 11:18:40 on Nov 20,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
