

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_coal_disabled                    1 # Memory Coalescing Disabled (Default is enabled)
-gpgpu_coal_disabled_dyn                    1 # Memory Coalescing Disabled Dynamically (Default is enabled)
-gpgpu_coal_line_num                  500 # Coal line
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2                     none # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_compression_algo                    1 # default = 1 (BDI compression algorithm)
-gpgpu_enable_compression                    0 # default = 0 (compression is disabled by default)
-gpgpu_data_value_analysis                    0 # default = 0 (analysis is disabled by default)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
d2c39eec727fa28b95e3301633637b4e  /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=collector.cu
self exe links to: /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector
Running md5sum using "md5sum /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector "
Parsing file _cuobjdump_complete_output_elXCKu
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: collector.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: collector.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z10read_arrayi : hostFun 0x0x4022bd, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "Te0" from 0x100 to 0x900 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te1" from 0x900 to 0x1100 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te2" from 0x1100 to 0x1900 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te3" from 0x1900 to 0x2100 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te4" from 0x2100 to 0x2900 (global memory space)
GPGPU-Sim PTX: allocating global region for "ek" from 0x2900 to 0x2ae8 (global memory space)
GPGPU-Sim PTX: allocating global region for "dummy" from 0x2b00 to 0x102b00 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10cudaRunnerPhPm'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding dominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding postdominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: reconvergence points for _Z10cudaRunnerPhPm...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (_1.ptx:92) @%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:94) mov.u64 %rd6, Te0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10cudaRunnerPhPm
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10cudaRunnerPhPm'.
GPGPU-Sim PTX: instruction assembly for function '_Z10read_arrayi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding dominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10read_arrayi'...
GPGPU-Sim PTX: reconvergence points for _Z10read_arrayi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2150 (_1.ptx:1199) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1209) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10read_arrayi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10read_arrayi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_APYx0k"
Running: cat _ptx_APYx0k | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_C8O2gb
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_C8O2gb --output-file  /dev/null 2> _ptx_APYx0kinfo"
GPGPU-Sim PTX: Kernel '_Z10read_arrayi' : regs=6, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z10cudaRunnerPhPm' : regs=34, lmem=0, smem=0, cmem=104
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_APYx0k _ptx2_C8O2gb _ptx_APYx0kinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z10cudaRunnerPhPm : hostFun 0x0x402250, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6142c0; deviceAddress = Te0; deviceName = Te0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te0 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x614ac0; deviceAddress = Te1; deviceName = Te1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6152c0; deviceAddress = Te2; deviceName = Te2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x615ac0; deviceAddress = Te3; deviceName = Te3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6162c0; deviceAddress = Te4; deviceName = Te4
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te4 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x616ac0; deviceAddress = ek; deviceName = ek
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 488 bytes
GPGPU-Sim PTX registering constant ek (488 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x616cc0; deviceAddress = dummy; deviceName = dummy
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1048576 bytes
GPGPU-Sim PTX registering global dummy hostVar to name mapping
Num Samples:1
Num Encryption At A Time:32
entering AES_set_encrypt_key
entering AES_set_encrypt_key DONE
entering AES_set_encrypt_key GET PASSED
entering AES_set_encrypt_key retrun 0
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6142c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6142c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6142c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te0+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x614ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x614ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x614ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te1+0 @0x900 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6152c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6152c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6152c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te2+0 @0x1100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x615ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x615ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x615ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te3+0 @0x1900 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6162c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6162c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6162c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te4+0 @0x2100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x616ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x616ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x616ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 488 bytes  to  symbol ek+0 @0x2900 ...
25 a7 7e 85 d4 f6 ad c7 07 6e 24 5e 18 06 b9 c2 
d1 61 f3 5c 6e 17 65 e1 55 ca 33 db 70 69 f4 95 
11 72 1a e5 68 c8 ac 6f 36 d1 ce 4e d7 87 10 a8 
e8 03 04 56 1a 69 37 70 34 6a 4b a4 d4 3f 39 e5 
b1 54 ca 1a 1c 77 89 52 48 57 a0 1f df b0 c7 c7 
b3 cb 1e ce 35 55 3e 69 c0 89 0d 94 c9 46 79 7a 
9a 43 94 b6 ba 1e 08 02 75 a8 21 54 58 e8 1c 0c 
b4 3a da e9 8f 18 52 4f a1 5f e3 6a a5 5c e5 40 
a0 79 f6 5a 97 ff 5d 0d a7 7e 61 00 67 7d 0c 1b 
b7 e6 04 47 fe 56 96 9f b5 7a 0a 5a d6 ef 9a 76 
68 91 d1 00 90 2e 0d 37 ac 6e 37 13 ec 43 2e a3 
29 32 ea 27 88 81 c7 3d fb d1 98 d1 c0 32 48 28 
c3 19 28 53 47 35 8b f3 a4 c2 07 90 06 35 33 2f 
68 1e 57 f0 9f 1e 2e 9a ef c6 6b af f8 b3 d7 bc 
cc 00 0f 13 35 9a 07 d9 5d 0e 69 63 43 9d 92 ab 
bb e9 9c 5a 07 ca f4 f6 90 5f a5 88 13 7d 44 df 
7d 54 f3 b2 ee fa 8c 4b 08 f5 ae 4b 92 41 f7 4d 
2a 93 a7 32 5d 9b 28 ed fb ce 75 0e 4b ba ed c8 
0e e0 7a fc da 06 48 e2 fc f6 2e 8e 37 25 dc 62 
b8 83 94 15 1f bc 02 1a 8a 77 28 d5 31 15 9d 3f 
f6 18 3c d0 1e 84 b3 1a 7a e1 a9 b2 06 85 14 be 
08 a8 d3 27 64 d5 41 ef 4c 69 c4 7e 7f 62 bd 75 
7a f9 45 98 7d f8 b3 f8 d9 5c aa df e1 be 9d e9 
66 70 11 ca 45 52 b9 92 bc 7e 10 3b e0 cd b0 5a 
c7 f5 f2 44 ee a5 3c c7 01 e6 a7 e2 a4 44 cc 0a 
b5 dd d5 fa 2f 8e 8c eb 0c 9c 26 ec 6a d6 46 31 
cc 39 75 ba de b2 81 e0 98 28 c2 3d 6d 8e 47 22 
6b 1c 1c 9b ab a9 86 b7 45 ad a4 af 83 ea e0 4f 
23 56 09 02 08 8b e2 a0 b3 a4 dd 20 33 25 42 9e 
41 5f 39 ec 08 c0 a4 4d 6d 48 fd f0 32 dd 40 56 
33 49 58 3b d4 3a dc 88 de b9 a8 11 de eb b0 20 
4a e9 0c 52 a9 b0 9f 16 f8 9c 07 2b 7a 47 81 ad 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10cudaRunnerPhPm' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z10cudaRunnerPhPm' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10cudaRunnerPhPm'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 352 (ipc= 0.7) sim_rate=352 (inst/sec) elapsed = 0:0:00:01 / Thu May 12 17:02:55 2016
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 36224 (ipc= 0.9) sim_rate=18112 (inst/sec) elapsed = 0:0:00:02 / Thu May 12 17:02:57 2016
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 64384 (ipc= 0.9) sim_rate=21461 (inst/sec) elapsed = 0:0:00:03 / Thu May 12 17:02:58 2016
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 81568 (ipc= 0.8) sim_rate=20392 (inst/sec) elapsed = 0:0:00:04 / Thu May 12 17:02:59 2016
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 99040 (ipc= 0.7) sim_rate=19808 (inst/sec) elapsed = 0:0:00:05 / Thu May 12 17:03:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z10cudaRunnerPhPm').
GPGPU-Sim uArch: GPU detected kernel '_Z10cudaRunnerPhPm' finished on shader 1.
kernel_name = _Z10cudaRunnerPhPm 
kernel_launch_uid = 1 
gpu_sim_cycle = 133967
gpu_sim_insn = 99136
gpu_ipc =       0.7400
gpu_tot_sim_cycle = 133967
gpu_tot_sim_insn = 99136
gpu_tot_ipc =       0.7400
gpu_tot_issued_cta = 1
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1340
gpu_total_sim_rate=19827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1805
	L1I_total_cache_misses = 67
	L1I_total_cache_miss_rate = 0.0371
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 1
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1738
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 99168
gpgpu_n_tot_w_icount = 3099
gpgpu_n_stall_shd_mem = 3079

gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2849
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_mem_read_inst = 67

gpgpu_n_load_insn  = 14656
gpgpu_n_store_insn = 8704
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3079
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:155497	W0_Scoreboard:109366	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3099
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22792 {8:2849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 536 {8:67,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 231720 {40:1447,72:263,136:1139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 9112 {136:67,}
maxmrqlatency = 48 
maxdqlatency = 0 
maxmflatency = 544 
averagemflatency = 282 
max_icnt2mem_latency = 85 
max_icnt2sh_latency = 133966 
mrq_lat_table:3049 	305 	10 	20 	38 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747 	2604 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1977 	1388 	63 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	911 	745 	714 	449 	31 	0 	1 	3 	7 	14 	28 	56 	113 	162 	128 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	149 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        80        80         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        84       286         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        90         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        87        65         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        88        62         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       101        71         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     68400     87009         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:     76151     88824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     79204     90582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:     82038     92050         0         0         0     75594         0         0         0         0         0         0         0         0         0         0 
dram[4]:     83481     93816         0         0         0     75578         0         0         0         0         0         0         0         0         0         0 
dram[5]:     85254     95335         0         0         0         0    125153         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 19.299999 22.222221      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 26.200001 50.777779      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.600000 22.777779      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 22.250000 21.777779      -nan      -nan      -nan 256.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 21.333334 23.250000      -nan      -nan      -nan 256.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 25.444445 24.500000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3429/118 = 29.059322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       193       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       262       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       266       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       267       196         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:       256       186         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:       229       196         0         0         0         0         4         0         0         0         0         0         0         0         0         0 
total reads: 2917
min_bank_accesses = 0!
chip skew: 591/393 = 1.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total writes: 512
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        267       282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        289       259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        289       275    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        285       284    none      none      none         267    none      none      none      none      none      none      none      none      none      none  
dram[4]:        276       279    none      none      none         259    none      none      none      none      none      none      none      none      none      none  
dram[5]:        285       282    none      none      none      none         262    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        408       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        534       404         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        544       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        512       524         0         0         0       290         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       486         0         0         0       281         0         0         0         0         0         0         0         0         0         0
dram[5]:        426       544         0         0         0         0       271         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=176217 n_act=20 n_pre=18 n_req=393 n_rd=581 n_write=0 nbytes_uncomp=37184 nbytes_comp=37184 bw_util=0.006571
toggles=90190, zeros=305766, ones=96666, tot_bits=402432
zero_per=0.7598
avg_bit_diff=532.1
hist_bit_diff = 0	0	0	0	0	0.8804	0.08651	0	0	0	0.03308	
n_activity=4521 dram_eff=0.257
bk0: 268a 176114i bk1: 313a 175927i bk2: 0a 176819i bk3: 0a 176824i bk4: 0a 176826i bk5: 0a 176831i bk6: 0a 176832i bk7: 0a 176832i bk8: 0a 176833i bk9: 0a 176835i bk10: 0a 176837i bk11: 0a 176839i bk12: 0a 176841i bk13: 0a 176844i bk14: 0a 176846i bk15: 0a 176849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00196227
Memory Partition 1: 
In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=175872 n_act=21 n_pre=19 n_req=719 n_rd=668 n_write=256 nbytes_uncomp=59136 nbytes_comp=59136 bw_util=0.01045
toggles=153418, zeros=586220, ones=150036, tot_bits=736256
zero_per=0.7962
avg_bit_diff=606.7
hist_bit_diff = 0	0	0	0	0	0.5828	0.09179	0.08067	0.1808	0.03477	0.02921	
n_activity=7854 dram_eff=0.2353
bk0: 377a 175880i bk1: 291a 175734i bk2: 0a 176817i bk3: 0a 176824i bk4: 0a 176829i bk5: 0a 176831i bk6: 0a 176833i bk7: 0a 176833i bk8: 0a 176836i bk9: 0a 176836i bk10: 0a 176837i bk11: 0a 176837i bk12: 0a 176840i bk13: 0a 176841i bk14: 0a 176845i bk15: 0a 176850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163428
Memory Partition 2: 
In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=176102 n_act=21 n_pre=19 n_req=471 n_rd=694 n_write=0 nbytes_uncomp=44416 nbytes_comp=44416 bw_util=0.007849
toggles=110654, zeros=367352, ones=114952, tot_bits=482304
zero_per=0.7617
avg_bit_diff=535.9
hist_bit_diff = 0	0	0	0	0	0.7665	0.2081	0	0	0	0.02548	
n_activity=5246 dram_eff=0.2646
bk0: 377a 175877i bk1: 317a 175935i bk2: 0a 176819i bk3: 0a 176827i bk4: 0a 176830i bk5: 0a 176832i bk6: 0a 176832i bk7: 0a 176833i bk8: 0a 176833i bk9: 0a 176835i bk10: 0a 176837i bk11: 0a 176840i bk12: 0a 176840i bk13: 0a 176842i bk14: 0a 176845i bk15: 0a 176846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145898
Memory Partition 3: 
In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=175870 n_act=24 n_pre=21 n_req=719 n_rd=793 n_write=128 nbytes_uncomp=58944 nbytes_comp=58944 bw_util=0.01042
toggles=136409, zeros=487570, ones=248686, tot_bits=736256
zero_per=0.6622
avg_bit_diff=339.5
hist_bit_diff = 0.3394	0.01669	0	0	0.04312	0.5855	0	0	0	0	0.0153	
n_activity=6384 dram_eff=0.2885
bk0: 388a 175799i bk1: 277a 176002i bk2: 0a 176818i bk3: 0a 176823i bk4: 0a 176827i bk5: 128a 176397i bk6: 0a 176829i bk7: 0a 176831i bk8: 0a 176833i bk9: 0a 176836i bk10: 0a 176837i bk11: 0a 176841i bk12: 0a 176843i bk13: 0a 176843i bk14: 0a 176846i bk15: 0a 176849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00274265
Memory Partition 4: 
In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=175902 n_act=23 n_pre=20 n_req=698 n_rd=763 n_write=128 nbytes_uncomp=57024 nbytes_comp=57024 bw_util=0.01008
toggles=130710, zeros=474521, ones=240231, tot_bits=714752
zero_per=0.6639
avg_bit_diff=352.1
hist_bit_diff = 0.298	0.06877	0	0	0.04441	0.4427	0.1318	0	0	0	0.01433	
n_activity=6261 dram_eff=0.2846
bk0: 367a 175809i bk1: 268a 176108i bk2: 0a 176819i bk3: 0a 176826i bk4: 0a 176828i bk5: 128a 176413i bk6: 0a 176832i bk7: 0a 176834i bk8: 0a 176834i bk9: 0a 176835i bk10: 0a 176835i bk11: 0a 176838i bk12: 0a 176840i bk13: 0a 176842i bk14: 0a 176843i bk15: 0a 176850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00238074
Memory Partition 5: 
In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176836 n_nop=176175 n_act=20 n_pre=17 n_req=429 n_rd=624 n_write=0 nbytes_uncomp=39936 nbytes_comp=39936 bw_util=0.007057
toggles=98480, zeros=333193, ones=106103, tot_bits=439296
zero_per=0.7585
avg_bit_diff=529.3
hist_bit_diff = 0	0	0	0	0	0.8998	0.0676	0	0	0	0.03263	
n_activity=4851 dram_eff=0.2573
bk0: 341a 175901i bk1: 279a 176052i bk2: 0a 176824i bk3: 0a 176829i bk4: 0a 176830i bk5: 0a 176831i bk6: 4a 176814i bk7: 0a 176830i bk8: 0a 176832i bk9: 0a 176834i bk10: 0a 176838i bk11: 0a 176840i bk12: 0a 176840i bk13: 0a 176843i bk14: 0a 176844i bk15: 0a 176844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0023355

icnt_total_pkts_mem_to_simt=10228
icnt_total_pkts_simt_to_mem=3941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.1608
	minimum = 6
	maximum = 206
Network latency average = 19.9411
	minimum = 6
	maximum = 147
Slowest packet = 5744
Flit latency average = 24.3417
	minimum = 6
	maximum = 143
Slowest flit = 11911
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00189599
	minimum = 0 (at node 0)
	maximum = 0.0255959 (at node 1)
Accepted packet rate average = 0.00189599
	minimum = 0 (at node 0)
	maximum = 0.0255959 (at node 1)
Injected flit rate average = 0.00391722
	minimum = 0 (at node 0)
	maximum = 0.0294177 (at node 1)
Accepted flit rate average= 0.00391722
	minimum = 0 (at node 0)
	maximum = 0.0763472 (at node 1)
Injected packet length average = 2.06605
Accepted packet length average = 2.06605
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1608 (1 samples)
	minimum = 6 (1 samples)
	maximum = 206 (1 samples)
Network latency average = 19.9411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 147 (1 samples)
Flit latency average = 24.3417 (1 samples)
	minimum = 6 (1 samples)
	maximum = 143 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00189599 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0255959 (1 samples)
Accepted packet rate average = 0.00189599 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0255959 (1 samples)
Injected flit rate average = 0.00391722 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0294177 (1 samples)
Accepted flit rate average = 0.00391722 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0763472 (1 samples)
Injected packet size average = 2.06605 (1 samples)
Accepted packet size average = 2.06605 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 19827 (inst/sec)
gpgpu_simulation_rate = 26793 (cycle/sec)
0
done
