# FPGA-FIFO
A parameterized synchronous/asynchronous FIFO (First-In-First-Out) buffer written in Verilog for FPGA or ASIC design.
Includes simulation testbenches and waveform verification.

## Features
Configurable width and depth \n
Supports synchronous and asynchronous versions \n
Overflow and underflow protection \n
Simple testbench with Verilator or Icarus Verilog \n

## Directory Structure
src — Verilog source files \n
test — Testbenches \n 
sim — Simulation scripts and waveforms \n 
docs — Design diagrams and notes \n
