// Seed: 4125777570
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wire  id_5
    , id_11,
    input  logic id_6,
    output logic id_7,
    output logic id_8,
    input  tri1  id_9
);
  assign id_8 = id_6;
  always @("" or posedge 1) id_7 = new((id_0));
  wire id_12;
  always_ff id_8 <= {1'b0 - id_2, id_0};
  module_0 modCall_1 (
      id_12,
      id_12
  );
  always @(posedge id_11 or posedge id_1);
endmodule
