// Seed: 3683206967
module module_2 (
    output tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    output wand id_8,
    input wor id_9,
    input tri module_0,
    output wand id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    output wand id_16,
    input tri1 id_17,
    input tri0 id_18
);
  for (id_20 = 1; 1; id_1 = id_17) begin : id_21
    assign {id_21, 1, id_10} = 1'h0;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input logic id_3,
    input logic id_4,
    input wire id_5,
    input supply0 id_6,
    output logic id_7,
    input supply1 id_8,
    output tri id_9,
    output logic id_10
);
  assign id_10 = id_4;
  always @(negedge id_8 + 1 or posedge $display | id_0) begin
    if (-id_4) begin
      id_10 <= id_3;
    end else id_7 <= 1'b0;
  end
  module_0(
      id_9,
      id_9,
      id_1,
      id_2,
      id_8,
      id_1,
      id_8,
      id_8,
      id_9,
      id_6,
      id_2,
      id_9,
      id_6,
      id_0,
      id_8,
      id_9,
      id_9,
      id_8,
      id_0
  );
endmodule
