// Seed: 3456502652
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  logic id_4 (
      1 * 1 - 1,
      ~id_0,
      id_1,
      1'h0
  );
endmodule
localparam id_10 = 1;
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output id_15;
  output id_14;
  output id_13;
  input id_12;
  inout id_11;
  output id_10;
  inout id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_16 (1'b0);
  always @(id_12 or posedge ~1 or posedge id_5, posedge 1 & id_11 or 1)
    @(negedge id_3)
      id_7 <= (1'h0);
endmodule
`define pp_17 0
`default_nettype module_0 `default_nettype id_18
`define pp_19 0
`timescale 1ps / 1ps
module module_2 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8,
    output id_9,
    inout logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    output id_14,
    input logic id_15,
    output id_16
);
  type_23(
      1'b0, 1, 1, (1)
  );
endmodule
