
LINEROBOT3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e8c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08009fa0  08009fa0  0000afa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a43c  0800a43c  0000c220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a43c  0800a43c  0000b43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a444  0800a444  0000c220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a444  0800a444  0000b444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a448  0800a448  0000b448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  0800a44c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  20000220  0800a66c  0000c220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  0800a66c  0000c60c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f540  00000000  00000000  0000c249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026db  00000000  00000000  0001b789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  0001de68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc7  00000000  00000000  0001ed80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b70  00000000  00000000  0001f947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fe7  00000000  00000000  000384b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917d5  00000000  00000000  0004b49e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcc73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005588  00000000  00000000  000dccb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e2240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000220 	.word	0x20000220
 800012c:	00000000 	.word	0x00000000
 8000130:	08009f84 	.word	0x08009f84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000224 	.word	0x20000224
 800014c:	08009f84 	.word	0x08009f84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc2f 	bl	80009bc <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9a5 	bl	80004d8 <__aeabi_dmul>
 800118e:	f7ff fc7b 	bl	8000a88 <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f926 	bl	80003e4 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffde 	bl	8000168 <__aeabi_dsub>
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000

080011bc <print_uart>:
 *  Created on: Oct 13, 2025
 *      Author: TRNG V HOI PH
 */
#include "hienthi.h"
void print_uart(const char *msg)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7fe ffc3 	bl	8000150 <strlen>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	6879      	ldr	r1, [r7, #4]
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <print_uart+0x28>)
 80011d6:	f004 f970 	bl	80054ba <HAL_UART_Transmit>
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200003d0 	.word	0x200003d0

080011e8 <chieu_thuan_dongco_trai>:
float integral = 0;
float last_error = 0;
volatile float left_speed = 0.0f;
volatile float right_speed = 0.0f;

void chieu_thuan_dongco_trai(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,0);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2101      	movs	r1, #1
 80011f0:	4804      	ldr	r0, [pc, #16]	@ (8001204 <chieu_thuan_dongco_trai+0x1c>)
 80011f2:	f002 fbad 	bl	8003950 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,1);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2102      	movs	r1, #2
 80011fa:	4802      	ldr	r0, [pc, #8]	@ (8001204 <chieu_thuan_dongco_trai+0x1c>)
 80011fc:	f002 fba8 	bl	8003950 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40010c00 	.word	0x40010c00

08001208 <chieu_thuan_dongco_phai>:
void chieu_thuan_dongco_phai(){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 800120c:	2200      	movs	r2, #0
 800120e:	2120      	movs	r1, #32
 8001210:	4804      	ldr	r0, [pc, #16]	@ (8001224 <chieu_thuan_dongco_phai+0x1c>)
 8001212:	f002 fb9d 	bl	8003950 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,1);
 8001216:	2201      	movs	r2, #1
 8001218:	2140      	movs	r1, #64	@ 0x40
 800121a:	4802      	ldr	r0, [pc, #8]	@ (8001224 <chieu_thuan_dongco_phai+0x1c>)
 800121c:	f002 fb98 	bl	8003950 <HAL_GPIO_WritePin>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40010800 	.word	0x40010800

08001228 <Motor_ReadSpeed>:
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100);
}

void Motor_ReadSpeed(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
    int32_t enc_left_now  = __HAL_TIM_GET_COUNTER(&htim2);
 800122e:	4b41      	ldr	r3, [pc, #260]	@ (8001334 <Motor_ReadSpeed+0x10c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001234:	60fb      	str	r3, [r7, #12]
    int32_t enc_right_now = __HAL_TIM_GET_COUNTER(&htim4);
 8001236:	4b40      	ldr	r3, [pc, #256]	@ (8001338 <Motor_ReadSpeed+0x110>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123c:	60bb      	str	r3, [r7, #8]

    int32_t delta_left  = enc_left_now - enc_left_prev;
 800123e:	4b3f      	ldr	r3, [pc, #252]	@ (800133c <Motor_ReadSpeed+0x114>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	617b      	str	r3, [r7, #20]
    int32_t delta_right = enc_right_now - enc_right_prev;
 8001248:	4b3d      	ldr	r3, [pc, #244]	@ (8001340 <Motor_ReadSpeed+0x118>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	613b      	str	r3, [r7, #16]

    // X l trn (overflow)
    if (delta_left >  32767) delta_left -= 65536;
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001258:	db03      	blt.n	8001262 <Motor_ReadSpeed+0x3a>
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001260:	617b      	str	r3, [r7, #20]
    if (delta_left < -32768) delta_left += 65536;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001268:	da03      	bge.n	8001272 <Motor_ReadSpeed+0x4a>
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001270:	617b      	str	r3, [r7, #20]
    if (delta_right > 32767) delta_right -= 65536;
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001278:	db03      	blt.n	8001282 <Motor_ReadSpeed+0x5a>
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001280:	613b      	str	r3, [r7, #16]
    if (delta_right < -32768) delta_right += 65536;
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001288:	da03      	bge.n	8001292 <Motor_ReadSpeed+0x6a>
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001290:	613b      	str	r3, [r7, #16]

    enc_left_prev  = enc_left_now;
 8001292:	4a2a      	ldr	r2, [pc, #168]	@ (800133c <Motor_ReadSpeed+0x114>)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6013      	str	r3, [r2, #0]
    enc_right_prev = enc_right_now;
 8001298:	4a29      	ldr	r2, [pc, #164]	@ (8001340 <Motor_ReadSpeed+0x118>)
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	6013      	str	r3, [r2, #0]

    // vng / giy
    float rps_left  = (-delta_left  / ENCODER_PPR) / sample_time;
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	425b      	negs	r3, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fd1a 	bl	8000cdc <__aeabi_i2f>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4926      	ldr	r1, [pc, #152]	@ (8001344 <Motor_ReadSpeed+0x11c>)
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fe1d 	bl	8000eec <__aeabi_fdiv>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <Motor_ReadSpeed+0x120>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4610      	mov	r0, r2
 80012be:	f7ff fe15 	bl	8000eec <__aeabi_fdiv>
 80012c2:	4603      	mov	r3, r0
 80012c4:	607b      	str	r3, [r7, #4]
    float rps_right = (delta_right / ENCODER_PPR) / sample_time;
 80012c6:	6938      	ldr	r0, [r7, #16]
 80012c8:	f7ff fd08 	bl	8000cdc <__aeabi_i2f>
 80012cc:	4603      	mov	r3, r0
 80012ce:	491d      	ldr	r1, [pc, #116]	@ (8001344 <Motor_ReadSpeed+0x11c>)
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fe0b 	bl	8000eec <__aeabi_fdiv>
 80012d6:	4603      	mov	r3, r0
 80012d8:	461a      	mov	r2, r3
 80012da:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <Motor_ReadSpeed+0x120>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	4610      	mov	r0, r2
 80012e2:	f7ff fe03 	bl	8000eec <__aeabi_fdiv>
 80012e6:	4603      	mov	r3, r0
 80012e8:	603b      	str	r3, [r7, #0]

    rpm_left  = rps_left  * 60.0f;
 80012ea:	4918      	ldr	r1, [pc, #96]	@ (800134c <Motor_ReadSpeed+0x124>)
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff fd49 	bl	8000d84 <__aeabi_fmul>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <Motor_ReadSpeed+0x128>)
 80012f8:	601a      	str	r2, [r3, #0]
    rpm_right = rps_right * 60.0f;
 80012fa:	4914      	ldr	r1, [pc, #80]	@ (800134c <Motor_ReadSpeed+0x124>)
 80012fc:	6838      	ldr	r0, [r7, #0]
 80012fe:	f7ff fd41 	bl	8000d84 <__aeabi_fmul>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <Motor_ReadSpeed+0x12c>)
 8001308:	601a      	str	r2, [r3, #0]

    // i sang m/s
    speed_left_ms  = rps_left  * WHEEL_CIRCUMFERENCE;
 800130a:	4913      	ldr	r1, [pc, #76]	@ (8001358 <Motor_ReadSpeed+0x130>)
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fd39 	bl	8000d84 <__aeabi_fmul>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <Motor_ReadSpeed+0x134>)
 8001318:	601a      	str	r2, [r3, #0]
    speed_right_ms = rps_right * WHEEL_CIRCUMFERENCE;
 800131a:	490f      	ldr	r1, [pc, #60]	@ (8001358 <Motor_ReadSpeed+0x130>)
 800131c:	6838      	ldr	r0, [r7, #0]
 800131e:	f7ff fd31 	bl	8000d84 <__aeabi_fmul>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
 8001326:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <Motor_ReadSpeed+0x138>)
 8001328:	601a      	str	r2, [r3, #0]
}
 800132a:	bf00      	nop
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200002f8 	.word	0x200002f8
 8001338:	20000388 	.word	0x20000388
 800133c:	20000488 	.word	0x20000488
 8001340:	2000048c 	.word	0x2000048c
 8001344:	44a50000 	.word	0x44a50000
 8001348:	20000000 	.word	0x20000000
 800134c:	42700000 	.word	0x42700000
 8001350:	20000490 	.word	0x20000490
 8001354:	20000494 	.word	0x20000494
 8001358:	3e511aaf 	.word	0x3e511aaf
 800135c:	20000480 	.word	0x20000480
 8001360:	20000484 	.word	0x20000484

08001364 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a10      	ldr	r2, [pc, #64]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x50>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d118      	bne.n	80013a8 <HAL_ADC_ConvCpltCallback+0x44>
    {
        cam0 = adc_dma_val[0];   // PA0 (ADC1_IN1)
 8001376:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x54>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b29a      	uxth	r2, r3
 800137c:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <HAL_ADC_ConvCpltCallback+0x58>)
 800137e:	801a      	strh	r2, [r3, #0]
        cam1 = adc_dma_val[1];   // PA1 (ADC1_IN2)
 8001380:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x54>)
 8001382:	885b      	ldrh	r3, [r3, #2]
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001388:	801a      	strh	r2, [r3, #0]
        cam2 = adc_dma_val[2];   // PA2 (ADC1_IN3)
 800138a:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x54>)
 800138c:	889b      	ldrh	r3, [r3, #4]
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x60>)
 8001392:	801a      	strh	r2, [r3, #0]
        cam3 = adc_dma_val[3];   // PA3 (ADC1_IN4)
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x54>)
 8001396:	88db      	ldrh	r3, [r3, #6]
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b0b      	ldr	r3, [pc, #44]	@ (80013c8 <HAL_ADC_ConvCpltCallback+0x64>)
 800139c:	801a      	strh	r2, [r3, #0]
        cam4 = adc_dma_val[4];   // PA4 (ADC1_IN5)
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x54>)
 80013a0:	891b      	ldrh	r3, [r3, #8]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_ADC_ConvCpltCallback+0x68>)
 80013a6:	801a      	strh	r2, [r3, #0]

    }
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40012400 	.word	0x40012400
 80013b8:	20000460 	.word	0x20000460
 80013bc:	2000046a 	.word	0x2000046a
 80013c0:	2000046c 	.word	0x2000046c
 80013c4:	2000046e 	.word	0x2000046e
 80013c8:	20000470 	.word	0x20000470
 80013cc:	20000472 	.word	0x20000472

080013d0 <normalize_sensor>:
    sensor_val[3] = cam3;
    sensor_val[4] = cam4;

}
void normalize_sensor()
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
    // LY GI TR ADC THC VO cam_raw
    cam_raw[0] = cam0;
 80013d6:	4b31      	ldr	r3, [pc, #196]	@ (800149c <normalize_sensor+0xcc>)
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b30      	ldr	r3, [pc, #192]	@ (80014a0 <normalize_sensor+0xd0>)
 80013de:	801a      	strh	r2, [r3, #0]
    cam_raw[1] = cam1;
 80013e0:	4b30      	ldr	r3, [pc, #192]	@ (80014a4 <normalize_sensor+0xd4>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b2e      	ldr	r3, [pc, #184]	@ (80014a0 <normalize_sensor+0xd0>)
 80013e8:	805a      	strh	r2, [r3, #2]
    cam_raw[2] = cam2;
 80013ea:	4b2f      	ldr	r3, [pc, #188]	@ (80014a8 <normalize_sensor+0xd8>)
 80013ec:	881b      	ldrh	r3, [r3, #0]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	4b2b      	ldr	r3, [pc, #172]	@ (80014a0 <normalize_sensor+0xd0>)
 80013f2:	809a      	strh	r2, [r3, #4]
    cam_raw[3] = cam3;
 80013f4:	4b2d      	ldr	r3, [pc, #180]	@ (80014ac <normalize_sensor+0xdc>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	4b29      	ldr	r3, [pc, #164]	@ (80014a0 <normalize_sensor+0xd0>)
 80013fc:	80da      	strh	r2, [r3, #6]
    cam_raw[4] = cam4;
 80013fe:	4b2c      	ldr	r3, [pc, #176]	@ (80014b0 <normalize_sensor+0xe0>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	b29a      	uxth	r2, r3
 8001404:	4b26      	ldr	r3, [pc, #152]	@ (80014a0 <normalize_sensor+0xd0>)
 8001406:	811a      	strh	r2, [r3, #8]


    for(int i = 0; i < 5; i++)
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	e03d      	b.n	800148a <normalize_sensor+0xba>
    {
        int32_t val = cam_raw[i];
 800140e:	4a24      	ldr	r2, [pc, #144]	@ (80014a0 <normalize_sensor+0xd0>)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001416:	603b      	str	r3, [r7, #0]

        if(val < cam_min[i]) val = cam_min[i];
 8001418:	4a26      	ldr	r2, [pc, #152]	@ (80014b4 <normalize_sensor+0xe4>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001420:	461a      	mov	r2, r3
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	4293      	cmp	r3, r2
 8001426:	da04      	bge.n	8001432 <normalize_sensor+0x62>
 8001428:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <normalize_sensor+0xe4>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001430:	603b      	str	r3, [r7, #0]
        if(val > cam_max[i]) val = cam_max[i];
 8001432:	4a21      	ldr	r2, [pc, #132]	@ (80014b8 <normalize_sensor+0xe8>)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800143a:	461a      	mov	r2, r3
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	4293      	cmp	r3, r2
 8001440:	dd04      	ble.n	800144c <normalize_sensor+0x7c>
 8001442:	4a1d      	ldr	r2, [pc, #116]	@ (80014b8 <normalize_sensor+0xe8>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800144a:	603b      	str	r3, [r7, #0]

        cam_norm[i] = (val - cam_min[i]) * 1000 / (cam_max[i] - cam_min[i]);
 800144c:	4a19      	ldr	r2, [pc, #100]	@ (80014b4 <normalize_sensor+0xe4>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001454:	461a      	mov	r2, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	1a9b      	subs	r3, r3, r2
 800145a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800145e:	fb03 f202 	mul.w	r2, r3, r2
 8001462:	4915      	ldr	r1, [pc, #84]	@ (80014b8 <normalize_sensor+0xe8>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800146a:	4618      	mov	r0, r3
 800146c:	4911      	ldr	r1, [pc, #68]	@ (80014b4 <normalize_sensor+0xe4>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001474:	1ac3      	subs	r3, r0, r3
 8001476:	fb92 f3f3 	sdiv	r3, r2, r3
 800147a:	b299      	uxth	r1, r3
 800147c:	4a0f      	ldr	r2, [pc, #60]	@ (80014bc <normalize_sensor+0xec>)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < 5; i++)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3301      	adds	r3, #1
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2b04      	cmp	r3, #4
 800148e:	ddbe      	ble.n	800140e <normalize_sensor+0x3e>
    }
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	2000046a 	.word	0x2000046a
 80014a0:	20000474 	.word	0x20000474
 80014a4:	2000046c 	.word	0x2000046c
 80014a8:	2000046e 	.word	0x2000046e
 80014ac:	20000470 	.word	0x20000470
 80014b0:	20000472 	.word	0x20000472
 80014b4:	20000004 	.word	0x20000004
 80014b8:	20000010 	.word	0x20000010
 80014bc:	20000498 	.word	0x20000498

080014c0 <get_line_position>:
int16_t get_line_position()
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
    int32_t sum_val = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
    int32_t sum_weight = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]

    // v tr: -300, -200, -100, 0, +100, +200, +300
    int16_t weight[5] = {-260,-130,0,130,260};
 80014ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001538 <get_line_position+0x78>)
 80014d0:	463b      	mov	r3, r7
 80014d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80014d4:	c303      	stmia	r3!, {r0, r1}
 80014d6:	801a      	strh	r2, [r3, #0]

    for(int i=0;i<5;i++)
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e01a      	b.n	8001514 <get_line_position+0x54>
    {
        sum_val += cam_norm[i] * weight[i];
 80014de:	4a17      	ldr	r2, [pc, #92]	@ (800153c <get_line_position+0x7c>)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014e6:	461a      	mov	r2, r3
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	3318      	adds	r3, #24
 80014ee:	443b      	add	r3, r7
 80014f0:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	4413      	add	r3, r2
 80014fc:	617b      	str	r3, [r7, #20]
        sum_weight += cam_norm[i];
 80014fe:	4a0f      	ldr	r2, [pc, #60]	@ (800153c <get_line_position+0x7c>)
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001506:	461a      	mov	r2, r3
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4413      	add	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
    for(int i=0;i<5;i++)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3301      	adds	r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2b04      	cmp	r3, #4
 8001518:	dde1      	ble.n	80014de <get_line_position+0x1e>
    }

    if(sum_weight == 0)
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <get_line_position+0x64>
        return 0; // khng thy line  gi hng c
 8001520:	2300      	movs	r3, #0
 8001522:	e004      	b.n	800152e <get_line_position+0x6e>

    return sum_val / sum_weight;
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	fb92 f3f3 	sdiv	r3, r2, r3
 800152c:	b21b      	sxth	r3, r3
}
 800152e:	4618      	mov	r0, r3
 8001530:	371c      	adds	r7, #28
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	08009fa0 	.word	0x08009fa0
 800153c:	20000498 	.word	0x20000498

08001540 <line_pid_control>:
void line_pid_control()
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
    normalize_sensor();
 8001546:	f7ff ff43 	bl	80013d0 <normalize_sensor>

    float error = get_line_position();  // -300  +300
 800154a:	f7ff ffb9 	bl	80014c0 <get_line_position>
 800154e:	4603      	mov	r3, r0
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fbc3 	bl	8000cdc <__aeabi_i2f>
 8001556:	4603      	mov	r3, r0
 8001558:	617b      	str	r3, [r7, #20]

    integral += error;
 800155a:	4b45      	ldr	r3, [pc, #276]	@ (8001670 <line_pid_control+0x130>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6979      	ldr	r1, [r7, #20]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fb07 	bl	8000b74 <__addsf3>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	4b41      	ldr	r3, [pc, #260]	@ (8001670 <line_pid_control+0x130>)
 800156c:	601a      	str	r2, [r3, #0]
    float derivative = error - last_error;
 800156e:	4b41      	ldr	r3, [pc, #260]	@ (8001674 <line_pid_control+0x134>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4619      	mov	r1, r3
 8001574:	6978      	ldr	r0, [r7, #20]
 8001576:	f7ff fafb 	bl	8000b70 <__aeabi_fsub>
 800157a:	4603      	mov	r3, r0
 800157c:	613b      	str	r3, [r7, #16]

    float correction = Kp*error + Ki*integral + Kd*derivative;
 800157e:	4b3e      	ldr	r3, [pc, #248]	@ (8001678 <line_pid_control+0x138>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	6979      	ldr	r1, [r7, #20]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fbfd 	bl	8000d84 <__aeabi_fmul>
 800158a:	4603      	mov	r3, r0
 800158c:	461c      	mov	r4, r3
 800158e:	4b3b      	ldr	r3, [pc, #236]	@ (800167c <line_pid_control+0x13c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a37      	ldr	r2, [pc, #220]	@ (8001670 <line_pid_control+0x130>)
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fbf3 	bl	8000d84 <__aeabi_fmul>
 800159e:	4603      	mov	r3, r0
 80015a0:	4619      	mov	r1, r3
 80015a2:	4620      	mov	r0, r4
 80015a4:	f7ff fae6 	bl	8000b74 <__addsf3>
 80015a8:	4603      	mov	r3, r0
 80015aa:	461c      	mov	r4, r3
 80015ac:	4b34      	ldr	r3, [pc, #208]	@ (8001680 <line_pid_control+0x140>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6939      	ldr	r1, [r7, #16]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fbe6 	bl	8000d84 <__aeabi_fmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4619      	mov	r1, r3
 80015bc:	4620      	mov	r0, r4
 80015be:	f7ff fad9 	bl	8000b74 <__addsf3>
 80015c2:	4603      	mov	r3, r0
 80015c4:	60fb      	str	r3, [r7, #12]

    last_error = error;
 80015c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001674 <line_pid_control+0x134>)
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	6013      	str	r3, [r2, #0]

    // correction cn chuyn v m/s
    // scale ty bn  thng 0.001f l hp l
    float corr_ms = correction * 0.00032f;
 80015cc:	492d      	ldr	r1, [pc, #180]	@ (8001684 <line_pid_control+0x144>)
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f7ff fbd8 	bl	8000d84 <__aeabi_fmul>
 80015d4:	4603      	mov	r3, r0
 80015d6:	60bb      	str	r3, [r7, #8]

    // vn tc mc tiu m/s
    float base_ms = 0.12f;   // v d 0.35 m/s (~1.26 km/h)
 80015d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001688 <line_pid_control+0x148>)
 80015da:	607b      	str	r3, [r7, #4]

    left_speed  = base_ms - corr_ms;
 80015dc:	68b9      	ldr	r1, [r7, #8]
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fac6 	bl	8000b70 <__aeabi_fsub>
 80015e4:	4603      	mov	r3, r0
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b28      	ldr	r3, [pc, #160]	@ (800168c <line_pid_control+0x14c>)
 80015ea:	601a      	str	r2, [r3, #0]
    right_speed = base_ms + corr_ms;
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fac0 	bl	8000b74 <__addsf3>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b25      	ldr	r3, [pc, #148]	@ (8001690 <line_pid_control+0x150>)
 80015fa:	601a      	str	r2, [r3, #0]

    // Gii hn (m/s)
    if(left_speed  < 0) left_speed  = 0;
 80015fc:	4b23      	ldr	r3, [pc, #140]	@ (800168c <line_pid_control+0x14c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f04f 0100 	mov.w	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fd5b 	bl	80010c0 <__aeabi_fcmplt>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <line_pid_control+0xd8>
 8001610:	4b1e      	ldr	r3, [pc, #120]	@ (800168c <line_pid_control+0x14c>)
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
    if(right_speed < 0) right_speed = 0;
 8001618:	4b1d      	ldr	r3, [pc, #116]	@ (8001690 <line_pid_control+0x150>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f04f 0100 	mov.w	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fd4d 	bl	80010c0 <__aeabi_fcmplt>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <line_pid_control+0xf4>
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <line_pid_control+0x150>)
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

    if(left_speed > 0.2f)  left_speed = 0.2f;
 8001634:	4b15      	ldr	r3, [pc, #84]	@ (800168c <line_pid_control+0x14c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4916      	ldr	r1, [pc, #88]	@ (8001694 <line_pid_control+0x154>)
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fd5e 	bl	80010fc <__aeabi_fcmpgt>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d002      	beq.n	800164c <line_pid_control+0x10c>
 8001646:	4b11      	ldr	r3, [pc, #68]	@ (800168c <line_pid_control+0x14c>)
 8001648:	4a12      	ldr	r2, [pc, #72]	@ (8001694 <line_pid_control+0x154>)
 800164a:	601a      	str	r2, [r3, #0]
    if(right_speed > 0.2f) right_speed = 0.2f;
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <line_pid_control+0x150>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4910      	ldr	r1, [pc, #64]	@ (8001694 <line_pid_control+0x154>)
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fd52 	bl	80010fc <__aeabi_fcmpgt>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d100      	bne.n	8001660 <line_pid_control+0x120>
}
 800165e:	e002      	b.n	8001666 <line_pid_control+0x126>
    if(right_speed > 0.2f) right_speed = 0.2f;
 8001660:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <line_pid_control+0x150>)
 8001662:	4a0c      	ldr	r2, [pc, #48]	@ (8001694 <line_pid_control+0x154>)
 8001664:	601a      	str	r2, [r3, #0]
}
 8001666:	bf00      	nop
 8001668:	371c      	adds	r7, #28
 800166a:	46bd      	mov	sp, r7
 800166c:	bd90      	pop	{r4, r7, pc}
 800166e:	bf00      	nop
 8001670:	200004a8 	.word	0x200004a8
 8001674:	200004ac 	.word	0x200004ac
 8001678:	2000001c 	.word	0x2000001c
 800167c:	200004a4 	.word	0x200004a4
 8001680:	20000020 	.word	0x20000020
 8001684:	39a7c5ac 	.word	0x39a7c5ac
 8001688:	3df5c28f 	.word	0x3df5c28f
 800168c:	200004b0 	.word	0x200004b0
 8001690:	200004b4 	.word	0x200004b4
 8001694:	3e4ccccd 	.word	0x3e4ccccd

08001698 <PID_Speed>:

float PID_Speed(PID_t *pid, float set, float measure, float dt)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b089      	sub	sp, #36	@ 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	603b      	str	r3, [r7, #0]
    float error = set - measure;
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	68b8      	ldr	r0, [r7, #8]
 80016aa:	f7ff fa61 	bl	8000b70 <__aeabi_fsub>
 80016ae:	4603      	mov	r3, r0
 80016b0:	61bb      	str	r3, [r7, #24]

    pid->integral += error * dt;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	68dc      	ldr	r4, [r3, #12]
 80016b6:	6839      	ldr	r1, [r7, #0]
 80016b8:	69b8      	ldr	r0, [r7, #24]
 80016ba:	f7ff fb63 	bl	8000d84 <__aeabi_fmul>
 80016be:	4603      	mov	r3, r0
 80016c0:	4619      	mov	r1, r3
 80016c2:	4620      	mov	r0, r4
 80016c4:	f7ff fa56 	bl	8000b74 <__addsf3>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	60da      	str	r2, [r3, #12]
    float derivative = (error - pid->prev_error) / dt;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	4619      	mov	r1, r3
 80016d6:	69b8      	ldr	r0, [r7, #24]
 80016d8:	f7ff fa4a 	bl	8000b70 <__aeabi_fsub>
 80016dc:	4603      	mov	r3, r0
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fc03 	bl	8000eec <__aeabi_fdiv>
 80016e6:	4603      	mov	r3, r0
 80016e8:	617b      	str	r3, [r7, #20]

    float output = pid->Kp*error + pid->Ki*pid->integral + pid->Kd*derivative;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	69b9      	ldr	r1, [r7, #24]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fb47 	bl	8000d84 <__aeabi_fmul>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461c      	mov	r4, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	4619      	mov	r1, r3
 8001704:	4610      	mov	r0, r2
 8001706:	f7ff fb3d 	bl	8000d84 <__aeabi_fmul>
 800170a:	4603      	mov	r3, r0
 800170c:	4619      	mov	r1, r3
 800170e:	4620      	mov	r0, r4
 8001710:	f7ff fa30 	bl	8000b74 <__addsf3>
 8001714:	4603      	mov	r3, r0
 8001716:	461c      	mov	r4, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	6979      	ldr	r1, [r7, #20]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fb30 	bl	8000d84 <__aeabi_fmul>
 8001724:	4603      	mov	r3, r0
 8001726:	4619      	mov	r1, r3
 8001728:	4620      	mov	r0, r4
 800172a:	f7ff fa23 	bl	8000b74 <__addsf3>
 800172e:	4603      	mov	r3, r0
 8001730:	61fb      	str	r3, [r7, #28]

    pid->prev_error = error;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	611a      	str	r2, [r3, #16]

    // Gii hn PWM
    if(output < 0) output = 0;
 8001738:	f04f 0100 	mov.w	r1, #0
 800173c:	69f8      	ldr	r0, [r7, #28]
 800173e:	f7ff fcbf 	bl	80010c0 <__aeabi_fcmplt>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <PID_Speed+0xb6>
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    if(output > 999) output = 999;
 800174e:	4907      	ldr	r1, [pc, #28]	@ (800176c <PID_Speed+0xd4>)
 8001750:	69f8      	ldr	r0, [r7, #28]
 8001752:	f7ff fcd3 	bl	80010fc <__aeabi_fcmpgt>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <PID_Speed+0xc8>
 800175c:	4b03      	ldr	r3, [pc, #12]	@ (800176c <PID_Speed+0xd4>)
 800175e:	61fb      	str	r3, [r7, #28]

    return output;
 8001760:	69fb      	ldr	r3, [r7, #28]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3724      	adds	r7, #36	@ 0x24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd90      	pop	{r4, r7, pc}
 800176a:	bf00      	nop
 800176c:	4479c000 	.word	0x4479c000

08001770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001774:	b0ae      	sub	sp, #184	@ 0xb8
 8001776:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001778:	f000 ff76 	bl	8002668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800177c:	f000 f8c0 	bl	8001900 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001780:	f000 fb8a 	bl	8001e98 <MX_GPIO_Init>
  MX_DMA_Init();
 8001784:	f000 fb6a 	bl	8001e5c <MX_DMA_Init>
  MX_ADC1_Init();
 8001788:	f000 f916 	bl	80019b8 <MX_ADC1_Init>
  MX_TIM2_Init();
 800178c:	f000 fa1c 	bl	8001bc8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001790:	f000 fb10 	bl	8001db4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001794:	f000 f988 	bl	8001aa8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001798:	f000 fab8 	bl	8001d0c <MX_TIM4_Init>
  MX_USART3_UART_Init();
 800179c:	f000 fb34 	bl	8001e08 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80017a0:	f000 fa66 	bl	8001c70 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017a4:	2100      	movs	r1, #0
 80017a6:	4849      	ldr	r0, [pc, #292]	@ (80018cc <main+0x15c>)
 80017a8:	f002 fe4e 	bl	8004448 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80017ac:	210c      	movs	r1, #12
 80017ae:	4847      	ldr	r0, [pc, #284]	@ (80018cc <main+0x15c>)
 80017b0:	f002 fe4a 	bl	8004448 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80017b4:	213c      	movs	r1, #60	@ 0x3c
 80017b6:	4846      	ldr	r0, [pc, #280]	@ (80018d0 <main+0x160>)
 80017b8:	f002 ff8a 	bl	80046d0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80017bc:	213c      	movs	r1, #60	@ 0x3c
 80017be:	4845      	ldr	r0, [pc, #276]	@ (80018d4 <main+0x164>)
 80017c0:	f002 ff86 	bl	80046d0 <HAL_TIM_Encoder_Start>

  // BT U C ADC BNG DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_val, 5);
 80017c4:	2205      	movs	r2, #5
 80017c6:	4944      	ldr	r1, [pc, #272]	@ (80018d8 <main+0x168>)
 80017c8:	4844      	ldr	r0, [pc, #272]	@ (80018dc <main+0x16c>)
 80017ca:	f001 f887 	bl	80028dc <HAL_ADC_Start_DMA>

  	chieu_thuan_dongco_trai();
 80017ce:	f7ff fd0b 	bl	80011e8 <chieu_thuan_dongco_trai>
  	chieu_thuan_dongco_phai();
 80017d2:	f7ff fd19 	bl	8001208 <chieu_thuan_dongco_phai>
  	uint32_t last_tick = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t now = HAL_GetTick(); // n v ms
 80017dc:	f000 ff9c 	bl	8002718 <HAL_GetTick>
 80017e0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

	      if(now - last_tick >= 100)  //  100 ms
 80017e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80017e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b63      	cmp	r3, #99	@ 0x63
 80017f0:	d9f4      	bls.n	80017dc <main+0x6c>
	      {
	          last_tick = now;
 80017f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80017f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	          // 1 Cp nht tc  t encoder
	          Motor_ReadSpeed();  // speed_left_ms, speed_right_ms
 80017fa:	f7ff fd15 	bl	8001228 <Motor_ReadSpeed>

	          // 2 Line PID  mc tiu vn tc m/s
	          line_pid_control(); // left_speed, right_speed (m/s)
 80017fe:	f7ff fe9f 	bl	8001540 <line_pid_control>

	          // 3 Speed PID  PWM
	          float pwmL = PID_Speed(&pid_left,  left_speed,  speed_left_ms,  sample_time);
 8001802:	4b37      	ldr	r3, [pc, #220]	@ (80018e0 <main+0x170>)
 8001804:	6819      	ldr	r1, [r3, #0]
 8001806:	4b37      	ldr	r3, [pc, #220]	@ (80018e4 <main+0x174>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	4b37      	ldr	r3, [pc, #220]	@ (80018e8 <main+0x178>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4837      	ldr	r0, [pc, #220]	@ (80018ec <main+0x17c>)
 8001810:	f7ff ff42 	bl	8001698 <PID_Speed>
 8001814:	67f8      	str	r0, [r7, #124]	@ 0x7c
	          float pwmR = PID_Speed(&pid_right, right_speed, speed_right_ms, sample_time);
 8001816:	4b36      	ldr	r3, [pc, #216]	@ (80018f0 <main+0x180>)
 8001818:	6819      	ldr	r1, [r3, #0]
 800181a:	4b36      	ldr	r3, [pc, #216]	@ (80018f4 <main+0x184>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	4b32      	ldr	r3, [pc, #200]	@ (80018e8 <main+0x178>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4835      	ldr	r0, [pc, #212]	@ (80018f8 <main+0x188>)
 8001824:	f7ff ff38 	bl	8001698 <PID_Speed>
 8001828:	67b8      	str	r0, [r7, #120]	@ 0x78

	          // 4 Set PWM cho ng c
	          __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwmL);
 800182a:	4b28      	ldr	r3, [pc, #160]	@ (80018cc <main+0x15c>)
 800182c:	681c      	ldr	r4, [r3, #0]
 800182e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001830:	f7ff fc6e 	bl	8001110 <__aeabi_f2uiz>
 8001834:	4603      	mov	r3, r0
 8001836:	6363      	str	r3, [r4, #52]	@ 0x34
	          __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwmR);
 8001838:	4b24      	ldr	r3, [pc, #144]	@ (80018cc <main+0x15c>)
 800183a:	681c      	ldr	r4, [r3, #0]
 800183c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800183e:	f7ff fc67 	bl	8001110 <__aeabi_f2uiz>
 8001842:	4603      	mov	r3, r0
 8001844:	6423      	str	r3, [r4, #64]	@ 0x40
	          char buf[100];
	                  snprintf(buf, sizeof(buf),
 8001846:	4b26      	ldr	r3, [pc, #152]	@ (80018e0 <main+0x170>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fdec 	bl	8000428 <__aeabi_f2d>
 8001850:	4604      	mov	r4, r0
 8001852:	460d      	mov	r5, r1
 8001854:	4b26      	ldr	r3, [pc, #152]	@ (80018f0 <main+0x180>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fde5 	bl	8000428 <__aeabi_f2d>
 800185e:	4680      	mov	r8, r0
 8001860:	4689      	mov	r9, r1
 8001862:	4b20      	ldr	r3, [pc, #128]	@ (80018e4 <main+0x174>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fdde 	bl	8000428 <__aeabi_f2d>
 800186c:	4682      	mov	sl, r0
 800186e:	468b      	mov	fp, r1
 8001870:	4b20      	ldr	r3, [pc, #128]	@ (80018f4 <main+0x184>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fdd7 	bl	8000428 <__aeabi_f2d>
 800187a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800187e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001880:	f7fe fdd2 	bl	8000428 <__aeabi_f2d>
 8001884:	e9c7 0100 	strd	r0, r1, [r7]
 8001888:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800188a:	f7fe fdcd 	bl	8000428 <__aeabi_f2d>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	f107 0014 	add.w	r0, r7, #20
 8001896:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800189a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800189e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80018a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80018aa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80018ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80018b2:	e9cd 4500 	strd	r4, r5, [sp]
 80018b6:	4a11      	ldr	r2, [pc, #68]	@ (80018fc <main+0x18c>)
 80018b8:	2164      	movs	r1, #100	@ 0x64
 80018ba:	f004 fef9 	bl	80066b0 <sniprintf>
	                           "L_set=%.2f R_set=%.2f L_ms=%.2f R_ms=%.2f pwmL=%.0f pwmR=%.0f\r\n",
	                           left_speed, right_speed,
	                           speed_left_ms, speed_right_ms,
	                           pwmL, pwmR);
	                  print_uart(buf);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fc7a 	bl	80011bc <print_uart>
  {
 80018c8:	e788      	b.n	80017dc <main+0x6c>
 80018ca:	bf00      	nop
 80018cc:	200002b0 	.word	0x200002b0
 80018d0:	200002f8 	.word	0x200002f8
 80018d4:	20000388 	.word	0x20000388
 80018d8:	20000460 	.word	0x20000460
 80018dc:	2000023c 	.word	0x2000023c
 80018e0:	200004b0 	.word	0x200004b0
 80018e4:	20000480 	.word	0x20000480
 80018e8:	20000000 	.word	0x20000000
 80018ec:	20000024 	.word	0x20000024
 80018f0:	200004b4 	.word	0x200004b4
 80018f4:	20000484 	.word	0x20000484
 80018f8:	20000038 	.word	0x20000038
 80018fc:	08009fac 	.word	0x08009fac

08001900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b094      	sub	sp, #80	@ 0x50
 8001904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001906:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800190a:	2228      	movs	r2, #40	@ 0x28
 800190c:	2100      	movs	r1, #0
 800190e:	4618      	mov	r0, r3
 8001910:	f004 ff69 	bl	80067e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001930:	2301      	movs	r3, #1
 8001932:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001934:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800193a:	2300      	movs	r3, #0
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800193e:	2301      	movs	r3, #1
 8001940:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001942:	2302      	movs	r3, #2
 8001944:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001946:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800194a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800194c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001950:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001952:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001956:	4618      	mov	r0, r3
 8001958:	f002 f812 	bl	8003980 <HAL_RCC_OscConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001962:	f000 fb07 	bl	8001f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001966:	230f      	movs	r3, #15
 8001968:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800196a:	2302      	movs	r3, #2
 800196c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001972:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001976:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001978:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	2102      	movs	r1, #2
 8001984:	4618      	mov	r0, r3
 8001986:	f002 fa7d 	bl	8003e84 <HAL_RCC_ClockConfig>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001990:	f000 faf0 	bl	8001f74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001994:	2302      	movs	r3, #2
 8001996:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001998:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800199c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	4618      	mov	r0, r3
 80019a2:	f002 fbfd 	bl	80041a0 <HAL_RCCEx_PeriphCLKConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80019ac:	f000 fae2 	bl	8001f74 <Error_Handler>
  }
}
 80019b0:	bf00      	nop
 80019b2:	3750      	adds	r7, #80	@ 0x50
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019c8:	4b35      	ldr	r3, [pc, #212]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019ca:	4a36      	ldr	r2, [pc, #216]	@ (8001aa4 <MX_ADC1_Init+0xec>)
 80019cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019ce:	4b34      	ldr	r3, [pc, #208]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019d6:	4b32      	ldr	r3, [pc, #200]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019d8:	2201      	movs	r2, #1
 80019da:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019dc:	4b30      	ldr	r3, [pc, #192]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019de:	2200      	movs	r2, #0
 80019e0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019e2:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019e4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019ea:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80019f0:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019f2:	2205      	movs	r2, #5
 80019f4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019f6:	482a      	ldr	r0, [pc, #168]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 80019f8:	f000 fe98 	bl	800272c <HAL_ADC_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001a02:	f000 fab7 	bl	8001f74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001a0e:	2307      	movs	r3, #7
 8001a10:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	4619      	mov	r1, r3
 8001a16:	4822      	ldr	r0, [pc, #136]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 8001a18:	f001 f918 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a22:	f000 faa7 	bl	8001f74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a26:	2301      	movs	r3, #1
 8001a28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	481b      	ldr	r0, [pc, #108]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 8001a34:	f001 f90a 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001a3e:	f000 fa99 	bl	8001f74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a42:	2302      	movs	r3, #2
 8001a44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a46:	2303      	movs	r3, #3
 8001a48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4814      	ldr	r0, [pc, #80]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 8001a50:	f001 f8fc 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001a5a:	f000 fa8b 	bl	8001f74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a62:	2304      	movs	r3, #4
 8001a64:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a66:	1d3b      	adds	r3, r7, #4
 8001a68:	4619      	mov	r1, r3
 8001a6a:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 8001a6c:	f001 f8ee 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001a76:	f000 fa7d 	bl	8001f74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001a7e:	2305      	movs	r3, #5
 8001a80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	4619      	mov	r1, r3
 8001a86:	4806      	ldr	r0, [pc, #24]	@ (8001aa0 <MX_ADC1_Init+0xe8>)
 8001a88:	f001 f8e0 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001a92:	f000 fa6f 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	2000023c 	.word	0x2000023c
 8001aa4:	40012400 	.word	0x40012400

08001aa8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b092      	sub	sp, #72	@ 0x48
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
 8001ac8:	615a      	str	r2, [r3, #20]
 8001aca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2220      	movs	r2, #32
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 fe87 	bl	80067e6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ad8:	4b39      	ldr	r3, [pc, #228]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001ada:	4a3a      	ldr	r2, [pc, #232]	@ (8001bc4 <MX_TIM1_Init+0x11c>)
 8001adc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001ade:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001ae0:	2247      	movs	r2, #71	@ 0x47
 8001ae2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b36      	ldr	r3, [pc, #216]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001aea:	4b35      	ldr	r3, [pc, #212]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001af0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af2:	4b33      	ldr	r3, [pc, #204]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001af8:	4b31      	ldr	r3, [pc, #196]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001afe:	4b30      	ldr	r3, [pc, #192]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001b00:	2280      	movs	r2, #128	@ 0x80
 8001b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b04:	482e      	ldr	r0, [pc, #184]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001b06:	f002 fc50 	bl	80043aa <HAL_TIM_PWM_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001b10:	f000 fa30 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b1c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b20:	4619      	mov	r1, r3
 8001b22:	4827      	ldr	r0, [pc, #156]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001b24:	f003 fbb8 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001b2e:	f000 fa21 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b32:	2360      	movs	r3, #96	@ 0x60
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b46:	2300      	movs	r3, #0
 8001b48:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b52:	2200      	movs	r2, #0
 8001b54:	4619      	mov	r1, r3
 8001b56:	481a      	ldr	r0, [pc, #104]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001b58:	f002 ff38 	bl	80049cc <HAL_TIM_PWM_ConfigChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001b62:	f000 fa07 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4814      	ldr	r0, [pc, #80]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001b70:	f002 ff2c 	bl	80049cc <HAL_TIM_PWM_ConfigChannel>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001b7a:	f000 f9fb 	bl	8001f74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4807      	ldr	r0, [pc, #28]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001ba2:	f003 fbd7 	bl	8005354 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001bac:	f000 f9e2 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bb0:	4803      	ldr	r0, [pc, #12]	@ (8001bc0 <MX_TIM1_Init+0x118>)
 8001bb2:	f000 fb65 	bl	8002280 <HAL_TIM_MspPostInit>

}
 8001bb6:	bf00      	nop
 8001bb8:	3748      	adds	r7, #72	@ 0x48
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200002b0 	.word	0x200002b0
 8001bc4:	40012c00 	.word	0x40012c00

08001bc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	@ 0x30
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bce:	f107 030c 	add.w	r3, r7, #12
 8001bd2:	2224      	movs	r2, #36	@ 0x24
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f004 fe05 	bl	80067e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001be4:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001be6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bec:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001bfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bfe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c00:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001c08:	2280      	movs	r2, #128	@ 0x80
 8001c0a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c10:	2300      	movs	r3, #0
 8001c12:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c14:	2301      	movs	r3, #1
 8001c16:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c20:	2300      	movs	r3, #0
 8001c22:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c24:	2301      	movs	r3, #1
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	4619      	mov	r1, r3
 8001c36:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001c38:	f002 fca8 	bl	800458c <HAL_TIM_Encoder_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c42:	f000 f997 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	4619      	mov	r1, r3
 8001c52:	4806      	ldr	r0, [pc, #24]	@ (8001c6c <MX_TIM2_Init+0xa4>)
 8001c54:	f003 fb20 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c5e:	f000 f989 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	3730      	adds	r7, #48	@ 0x30
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200002f8 	.word	0x200002f8

08001c70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0308 	add.w	r3, r7, #8
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	463b      	mov	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d08 <MX_TIM3_Init+0x98>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c94:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001c98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001ca0:	4b18      	ldr	r3, [pc, #96]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001ca2:	2263      	movs	r2, #99	@ 0x63
 8001ca4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cac:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cae:	2280      	movs	r2, #128	@ 0x80
 8001cb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cb2:	4814      	ldr	r0, [pc, #80]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cb4:	f002 fb2a 	bl	800430c <HAL_TIM_Base_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cbe:	f000 f959 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cc8:	f107 0308 	add.w	r3, r7, #8
 8001ccc:	4619      	mov	r1, r3
 8001cce:	480d      	ldr	r0, [pc, #52]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cd0:	f002 ff3e 	bl	8004b50 <HAL_TIM_ConfigClockSource>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001cda:	f000 f94b 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4806      	ldr	r0, [pc, #24]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cec:	f003 fad4 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001cf6:	f000 f93d 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000340 	.word	0x20000340
 8001d08:	40000400 	.word	0x40000400

08001d0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08c      	sub	sp, #48	@ 0x30
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	2224      	movs	r2, #36	@ 0x24
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 fd63 	bl	80067e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d28:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d2a:	4a21      	ldr	r2, [pc, #132]	@ (8001db0 <MX_TIM4_Init+0xa4>)
 8001d2c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d40:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d48:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d4a:	2280      	movs	r2, #128	@ 0x80
 8001d4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d56:	2301      	movs	r3, #1
 8001d58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d66:	2301      	movs	r3, #1
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d72:	f107 030c 	add.w	r3, r7, #12
 8001d76:	4619      	mov	r1, r3
 8001d78:	480c      	ldr	r0, [pc, #48]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d7a:	f002 fc07 	bl	800458c <HAL_TIM_Encoder_Init>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001d84:	f000 f8f6 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_TIM4_Init+0xa0>)
 8001d96:	f003 fa7f 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001da0:	f000 f8e8 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001da4:	bf00      	nop
 8001da6:	3730      	adds	r7, #48	@ 0x30
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000388 	.word	0x20000388
 8001db0:	40000800 	.word	0x40000800

08001db4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db8:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dba:	4a12      	ldr	r2, [pc, #72]	@ (8001e04 <MX_USART1_UART_Init+0x50>)
 8001dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001dbe:	4b10      	ldr	r3, [pc, #64]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dc0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dec:	f003 fb15 	bl	800541a <HAL_UART_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001df6:	f000 f8bd 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200003d0 	.word	0x200003d0
 8001e04:	40013800 	.word	0x40013800

08001e08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	@ (8001e58 <MX_USART3_UART_Init+0x50>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e12:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b0b      	ldr	r3, [pc, #44]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	@ (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e40:	f003 faeb 	bl	800541a <HAL_UART_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e4a:	f000 f893 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000418 	.word	0x20000418
 8001e58:	40004800 	.word	0x40004800

08001e5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e62:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <MX_DMA_Init+0x38>)
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	4a0b      	ldr	r2, [pc, #44]	@ (8001e94 <MX_DMA_Init+0x38>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6153      	str	r3, [r2, #20]
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <MX_DMA_Init+0x38>)
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	200b      	movs	r0, #11
 8001e80:	f001 f9bd 	bl	80031fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e84:	200b      	movs	r0, #11
 8001e86:	f001 f9d6 	bl	8003236 <HAL_NVIC_EnableIRQ>

}
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40021000 	.word	0x40021000

08001e98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eac:	4b2e      	ldr	r3, [pc, #184]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001eb2:	f043 0320 	orr.w	r3, r3, #32
 8001eb6:	6193      	str	r3, [r2, #24]
 8001eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f003 0320 	and.w	r3, r3, #32
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec4:	4b28      	ldr	r3, [pc, #160]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	4a27      	ldr	r2, [pc, #156]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001eca:	f043 0304 	orr.w	r3, r3, #4
 8001ece:	6193      	str	r3, [r2, #24]
 8001ed0:	4b25      	ldr	r3, [pc, #148]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001edc:	4b22      	ldr	r3, [pc, #136]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	4a21      	ldr	r2, [pc, #132]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001ee2:	f043 0308 	orr.w	r3, r3, #8
 8001ee6:	6193      	str	r3, [r2, #24]
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f68 <MX_GPIO_Init+0xd0>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	f003 0308 	and.w	r3, r3, #8
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2160      	movs	r1, #96	@ 0x60
 8001ef8:	481c      	ldr	r0, [pc, #112]	@ (8001f6c <MX_GPIO_Init+0xd4>)
 8001efa:	f001 fd29 	bl	8003950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9, GPIO_PIN_RESET);
 8001efe:	2200      	movs	r2, #0
 8001f00:	f240 2107 	movw	r1, #519	@ 0x207
 8001f04:	481a      	ldr	r0, [pc, #104]	@ (8001f70 <MX_GPIO_Init+0xd8>)
 8001f06:	f001 fd23 	bl	8003950 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001f0a:	2360      	movs	r3, #96	@ 0x60
 8001f0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2302      	movs	r3, #2
 8001f18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 0310 	add.w	r3, r7, #16
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4812      	ldr	r0, [pc, #72]	@ (8001f6c <MX_GPIO_Init+0xd4>)
 8001f22:	f001 fb91 	bl	8003648 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9;
 8001f26:	f240 2307 	movw	r3, #519	@ 0x207
 8001f2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f34:	2302      	movs	r3, #2
 8001f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	480c      	ldr	r0, [pc, #48]	@ (8001f70 <MX_GPIO_Init+0xd8>)
 8001f40:	f001 fb82 	bl	8003648 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f52:	f107 0310 	add.w	r3, r7, #16
 8001f56:	4619      	mov	r1, r3
 8001f58:	4805      	ldr	r0, [pc, #20]	@ (8001f70 <MX_GPIO_Init+0xd8>)
 8001f5a:	f001 fb75 	bl	8003648 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f5e:	bf00      	nop
 8001f60:	3720      	adds	r7, #32
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40010800 	.word	0x40010800
 8001f70:	40010c00 	.word	0x40010c00

08001f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <Error_Handler+0x8>

08001f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	4a14      	ldr	r2, [pc, #80]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6193      	str	r3, [r2, #24]
 8001f92:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	61d3      	str	r3, [r2, #28]
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <HAL_MspInit+0x5c>)
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb2:	607b      	str	r3, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe0 <HAL_MspInit+0x60>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <HAL_MspInit+0x60>)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40010000 	.word	0x40010000

08001fe4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 0310 	add.w	r3, r7, #16
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80020b4 <HAL_ADC_MspInit+0xd0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d152      	bne.n	80020aa <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002004:	4b2c      	ldr	r3, [pc, #176]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	4a2b      	ldr	r2, [pc, #172]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 800200a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800200e:	6193      	str	r3, [r2, #24]
 8002010:	4b29      	ldr	r3, [pc, #164]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201c:	4b26      	ldr	r3, [pc, #152]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a25      	ldr	r2, [pc, #148]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 8002022:	f043 0304 	orr.w	r3, r3, #4
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <HAL_ADC_MspInit+0xd4>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002034:	231f      	movs	r3, #31
 8002036:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002038:	2303      	movs	r3, #3
 800203a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	4619      	mov	r1, r3
 8002042:	481e      	ldr	r0, [pc, #120]	@ (80020bc <HAL_ADC_MspInit+0xd8>)
 8002044:	f001 fb00 	bl	8003648 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002048:	4b1d      	ldr	r3, [pc, #116]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 800204a:	4a1e      	ldr	r2, [pc, #120]	@ (80020c4 <HAL_ADC_MspInit+0xe0>)
 800204c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800204e:	4b1c      	ldr	r3, [pc, #112]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002050:	2200      	movs	r2, #0
 8002052:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002054:	4b1a      	ldr	r3, [pc, #104]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800205a:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 800205c:	2280      	movs	r2, #128	@ 0x80
 800205e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002060:	4b17      	ldr	r3, [pc, #92]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002062:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002066:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002068:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 800206a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800206e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002070:	4b13      	ldr	r3, [pc, #76]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002072:	2220      	movs	r2, #32
 8002074:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002076:	4b12      	ldr	r3, [pc, #72]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002078:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800207c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800207e:	4810      	ldr	r0, [pc, #64]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002080:	f001 f8f4 	bl	800326c <HAL_DMA_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800208a:	f7ff ff73 	bl	8001f74 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a0b      	ldr	r2, [pc, #44]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002092:	621a      	str	r2, [r3, #32]
 8002094:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <HAL_ADC_MspInit+0xdc>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	2012      	movs	r0, #18
 80020a0:	f001 f8ad 	bl	80031fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80020a4:	2012      	movs	r0, #18
 80020a6:	f001 f8c6 	bl	8003236 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020aa:	bf00      	nop
 80020ac:	3720      	adds	r7, #32
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40012400 	.word	0x40012400
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40010800 	.word	0x40010800
 80020c0:	2000026c 	.word	0x2000026c
 80020c4:	40020008 	.word	0x40020008

080020c8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a09      	ldr	r2, [pc, #36]	@ (80020fc <HAL_TIM_PWM_MspInit+0x34>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d10b      	bne.n	80020f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020da:	4b09      	ldr	r3, [pc, #36]	@ (8002100 <HAL_TIM_PWM_MspInit+0x38>)
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	4a08      	ldr	r2, [pc, #32]	@ (8002100 <HAL_TIM_PWM_MspInit+0x38>)
 80020e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020e4:	6193      	str	r3, [r2, #24]
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_TIM_PWM_MspInit+0x38>)
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr
 80020fc:	40012c00 	.word	0x40012c00
 8002100:	40021000 	.word	0x40021000

08002104 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08c      	sub	sp, #48	@ 0x30
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210c:	f107 031c 	add.w	r3, r7, #28
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002122:	d14f      	bne.n	80021c4 <HAL_TIM_Encoder_MspInit+0xc0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002124:	4b3e      	ldr	r3, [pc, #248]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	4a3d      	ldr	r2, [pc, #244]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	61d3      	str	r3, [r2, #28]
 8002130:	4b3b      	ldr	r3, [pc, #236]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213c:	4b38      	ldr	r3, [pc, #224]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a37      	ldr	r2, [pc, #220]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b35      	ldr	r3, [pc, #212]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	4b32      	ldr	r3, [pc, #200]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	4a31      	ldr	r2, [pc, #196]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 800215a:	f043 0308 	orr.w	r3, r3, #8
 800215e:	6193      	str	r3, [r2, #24]
 8002160:	4b2f      	ldr	r3, [pc, #188]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800216c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002172:	2300      	movs	r3, #0
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 031c 	add.w	r3, r7, #28
 800217e:	4619      	mov	r1, r3
 8002180:	4828      	ldr	r0, [pc, #160]	@ (8002224 <HAL_TIM_Encoder_MspInit+0x120>)
 8002182:	f001 fa61 	bl	8003648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002186:	2308      	movs	r3, #8
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002192:	f107 031c 	add.w	r3, r7, #28
 8002196:	4619      	mov	r1, r3
 8002198:	4823      	ldr	r0, [pc, #140]	@ (8002228 <HAL_TIM_Encoder_MspInit+0x124>)
 800219a:	f001 fa55 	bl	8003648 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800219e:	4b23      	ldr	r3, [pc, #140]	@ (800222c <HAL_TIM_Encoder_MspInit+0x128>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ae:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80021b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021bc:	4a1b      	ldr	r2, [pc, #108]	@ (800222c <HAL_TIM_Encoder_MspInit+0x128>)
 80021be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c0:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021c2:	e028      	b.n	8002216 <HAL_TIM_Encoder_MspInit+0x112>
  else if(htim_encoder->Instance==TIM4)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_TIM_Encoder_MspInit+0x12c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d123      	bne.n	8002216 <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ce:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4a13      	ldr	r2, [pc, #76]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	61d3      	str	r3, [r2, #28]
 80021da:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021ec:	f043 0308 	orr.w	r3, r3, #8
 80021f0:	6193      	str	r3, [r2, #24]
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021fe:	23c0      	movs	r3, #192	@ 0xc0
 8002200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220a:	f107 031c 	add.w	r3, r7, #28
 800220e:	4619      	mov	r1, r3
 8002210:	4805      	ldr	r0, [pc, #20]	@ (8002228 <HAL_TIM_Encoder_MspInit+0x124>)
 8002212:	f001 fa19 	bl	8003648 <HAL_GPIO_Init>
}
 8002216:	bf00      	nop
 8002218:	3730      	adds	r7, #48	@ 0x30
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000
 8002224:	40010800 	.word	0x40010800
 8002228:	40010c00 	.word	0x40010c00
 800222c:	40010000 	.word	0x40010000
 8002230:	40000800 	.word	0x40000800

08002234 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <HAL_TIM_Base_MspInit+0x44>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d113      	bne.n	800226e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002246:	4b0d      	ldr	r3, [pc, #52]	@ (800227c <HAL_TIM_Base_MspInit+0x48>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4a0c      	ldr	r2, [pc, #48]	@ (800227c <HAL_TIM_Base_MspInit+0x48>)
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	61d3      	str	r3, [r2, #28]
 8002252:	4b0a      	ldr	r3, [pc, #40]	@ (800227c <HAL_TIM_Base_MspInit+0x48>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	201d      	movs	r0, #29
 8002264:	f000 ffcb 	bl	80031fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002268:	201d      	movs	r0, #29
 800226a:	f000 ffe4 	bl	8003236 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40000400 	.word	0x40000400
 800227c:	40021000 	.word	0x40021000

08002280 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a10      	ldr	r2, [pc, #64]	@ (80022dc <HAL_TIM_MspPostInit+0x5c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d118      	bne.n	80022d2 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <HAL_TIM_MspPostInit+0x60>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	4a0e      	ldr	r2, [pc, #56]	@ (80022e0 <HAL_TIM_MspPostInit+0x60>)
 80022a6:	f043 0304 	orr.w	r3, r3, #4
 80022aa:	6193      	str	r3, [r2, #24]
 80022ac:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <HAL_TIM_MspPostInit+0x60>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80022b8:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80022bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	2302      	movs	r3, #2
 80022c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c6:	f107 0310 	add.w	r3, r7, #16
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	@ (80022e4 <HAL_TIM_MspPostInit+0x64>)
 80022ce:	f001 f9bb 	bl	8003648 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80022d2:	bf00      	nop
 80022d4:	3720      	adds	r7, #32
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40012c00 	.word	0x40012c00
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40010800 	.word	0x40010800

080022e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0318 	add.w	r3, r7, #24
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a38      	ldr	r2, [pc, #224]	@ (80023e4 <HAL_UART_MspInit+0xfc>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d132      	bne.n	800236e <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002308:	4b37      	ldr	r3, [pc, #220]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	4a36      	ldr	r2, [pc, #216]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800230e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002312:	6193      	str	r3, [r2, #24]
 8002314:	4b34      	ldr	r3, [pc, #208]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b31      	ldr	r3, [pc, #196]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	4a30      	ldr	r2, [pc, #192]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b2e      	ldr	r3, [pc, #184]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002338:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800233c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002342:	2303      	movs	r3, #3
 8002344:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	f107 0318 	add.w	r3, r7, #24
 800234a:	4619      	mov	r1, r3
 800234c:	4827      	ldr	r0, [pc, #156]	@ (80023ec <HAL_UART_MspInit+0x104>)
 800234e:	f001 f97b 	bl	8003648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002358:	2300      	movs	r3, #0
 800235a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235c:	2300      	movs	r3, #0
 800235e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002360:	f107 0318 	add.w	r3, r7, #24
 8002364:	4619      	mov	r1, r3
 8002366:	4821      	ldr	r0, [pc, #132]	@ (80023ec <HAL_UART_MspInit+0x104>)
 8002368:	f001 f96e 	bl	8003648 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800236c:	e036      	b.n	80023dc <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <HAL_UART_MspInit+0x108>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d131      	bne.n	80023dc <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002378:	4b1b      	ldr	r3, [pc, #108]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	4a1a      	ldr	r2, [pc, #104]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800237e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002382:	61d3      	str	r3, [r2, #28]
 8002384:	4b18      	ldr	r3, [pc, #96]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	4b15      	ldr	r3, [pc, #84]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4a14      	ldr	r2, [pc, #80]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 8002396:	f043 0308 	orr.w	r3, r3, #8
 800239a:	6193      	str	r3, [r2, #24]
 800239c:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <HAL_UART_MspInit+0x100>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f003 0308 	and.w	r3, r3, #8
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ae:	2302      	movs	r3, #2
 80023b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023b2:	2303      	movs	r3, #3
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b6:	f107 0318 	add.w	r3, r7, #24
 80023ba:	4619      	mov	r1, r3
 80023bc:	480d      	ldr	r0, [pc, #52]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 80023be:	f001 f943 	bl	8003648 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80023c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d0:	f107 0318 	add.w	r3, r7, #24
 80023d4:	4619      	mov	r1, r3
 80023d6:	4807      	ldr	r0, [pc, #28]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 80023d8:	f001 f936 	bl	8003648 <HAL_GPIO_Init>
}
 80023dc:	bf00      	nop
 80023de:	3728      	adds	r7, #40	@ 0x28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40013800 	.word	0x40013800
 80023e8:	40021000 	.word	0x40021000
 80023ec:	40010800 	.word	0x40010800
 80023f0:	40004800 	.word	0x40004800
 80023f4:	40010c00 	.word	0x40010c00

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <MemManage_Handler+0x4>

08002410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <UsageFault_Handler+0x4>

08002420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002448:	f000 f954 	bl	80026f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}

08002450 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002454:	4802      	ldr	r0, [pc, #8]	@ (8002460 <DMA1_Channel1_IRQHandler+0x10>)
 8002456:	f000 ffc3 	bl	80033e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	2000026c 	.word	0x2000026c

08002464 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <ADC1_2_IRQHandler+0x10>)
 800246a:	f000 fb15 	bl	8002a98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000023c 	.word	0x2000023c

08002478 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <TIM3_IRQHandler+0x10>)
 800247e:	f002 f9b5 	bl	80047ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000340 	.word	0x20000340

0800248c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return 1;
 8002490:	2301      	movs	r3, #1
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr

0800249a <_kill>:

int _kill(int pid, int sig)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024a4:	f004 f9f2 	bl	800688c <__errno>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2216      	movs	r2, #22
 80024ac:	601a      	str	r2, [r3, #0]
  return -1;
 80024ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <_exit>:

void _exit (int status)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024c2:	f04f 31ff 	mov.w	r1, #4294967295
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7ff ffe7 	bl	800249a <_kill>
  while (1) {}    /* Make sure we hang here */
 80024cc:	bf00      	nop
 80024ce:	e7fd      	b.n	80024cc <_exit+0x12>

080024d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	e00a      	b.n	80024f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024e2:	f3af 8000 	nop.w
 80024e6:	4601      	mov	r1, r0
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	1c5a      	adds	r2, r3, #1
 80024ec:	60ba      	str	r2, [r7, #8]
 80024ee:	b2ca      	uxtb	r2, r1
 80024f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3301      	adds	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	dbf0      	blt.n	80024e2 <_read+0x12>
  }

  return len;
 8002500:	687b      	ldr	r3, [r7, #4]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e009      	b.n	8002530 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	60ba      	str	r2, [r7, #8]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	dbf1      	blt.n	800251c <_write+0x12>
  }
  return len;
 8002538:	687b      	ldr	r3, [r7, #4]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <_close>:

int _close(int file)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002568:	605a      	str	r2, [r3, #4]
  return 0;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <_isatty>:

int _isatty(int file)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800257e:	2301      	movs	r3, #1
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr

0800258a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
	...

080025a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025ac:	4a14      	ldr	r2, [pc, #80]	@ (8002600 <_sbrk+0x5c>)
 80025ae:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <_sbrk+0x60>)
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b8:	4b13      	ldr	r3, [pc, #76]	@ (8002608 <_sbrk+0x64>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d102      	bne.n	80025c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025c0:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <_sbrk+0x64>)
 80025c2:	4a12      	ldr	r2, [pc, #72]	@ (800260c <_sbrk+0x68>)
 80025c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025c6:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <_sbrk+0x64>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d207      	bcs.n	80025e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025d4:	f004 f95a 	bl	800688c <__errno>
 80025d8:	4603      	mov	r3, r0
 80025da:	220c      	movs	r2, #12
 80025dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025de:	f04f 33ff 	mov.w	r3, #4294967295
 80025e2:	e009      	b.n	80025f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025e4:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <_sbrk+0x64>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ea:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <_sbrk+0x64>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4413      	add	r3, r2
 80025f2:	4a05      	ldr	r2, [pc, #20]	@ (8002608 <_sbrk+0x64>)
 80025f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025f6:	68fb      	ldr	r3, [r7, #12]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20005000 	.word	0x20005000
 8002604:	00000400 	.word	0x00000400
 8002608:	200004b8 	.word	0x200004b8
 800260c:	20000610 	.word	0x20000610

08002610 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800261c:	f7ff fff8 	bl	8002610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002620:	480b      	ldr	r0, [pc, #44]	@ (8002650 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002622:	490c      	ldr	r1, [pc, #48]	@ (8002654 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002624:	4a0c      	ldr	r2, [pc, #48]	@ (8002658 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002628:	e002      	b.n	8002630 <LoopCopyDataInit>

0800262a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800262a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800262c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800262e:	3304      	adds	r3, #4

08002630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002634:	d3f9      	bcc.n	800262a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002636:	4a09      	ldr	r2, [pc, #36]	@ (800265c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002638:	4c09      	ldr	r4, [pc, #36]	@ (8002660 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800263a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800263c:	e001      	b.n	8002642 <LoopFillZerobss>

0800263e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800263e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002640:	3204      	adds	r2, #4

08002642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002644:	d3fb      	bcc.n	800263e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002646:	f004 f927 	bl	8006898 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800264a:	f7ff f891 	bl	8001770 <main>
  bx lr
 800264e:	4770      	bx	lr
  ldr r0, =_sdata
 8002650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002654:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8002658:	0800a44c 	.word	0x0800a44c
  ldr r2, =_sbss
 800265c:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8002660:	2000060c 	.word	0x2000060c

08002664 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002664:	e7fe      	b.n	8002664 <CAN1_RX1_IRQHandler>
	...

08002668 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <HAL_Init+0x28>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a07      	ldr	r2, [pc, #28]	@ (8002690 <HAL_Init+0x28>)
 8002672:	f043 0310 	orr.w	r3, r3, #16
 8002676:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002678:	2003      	movs	r0, #3
 800267a:	f000 fdb5 	bl	80031e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800267e:	200f      	movs	r0, #15
 8002680:	f000 f808 	bl	8002694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002684:	f7ff fc7c 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40022000 	.word	0x40022000

08002694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800269c:	4b12      	ldr	r3, [pc, #72]	@ (80026e8 <HAL_InitTick+0x54>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b12      	ldr	r3, [pc, #72]	@ (80026ec <HAL_InitTick+0x58>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	4619      	mov	r1, r3
 80026a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 fdcd 	bl	8003252 <HAL_SYSTICK_Config>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e00e      	b.n	80026e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b0f      	cmp	r3, #15
 80026c6:	d80a      	bhi.n	80026de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026c8:	2200      	movs	r2, #0
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	f04f 30ff 	mov.w	r0, #4294967295
 80026d0:	f000 fd95 	bl	80031fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026d4:	4a06      	ldr	r2, [pc, #24]	@ (80026f0 <HAL_InitTick+0x5c>)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	2000004c 	.word	0x2000004c
 80026ec:	20000054 	.word	0x20000054
 80026f0:	20000050 	.word	0x20000050

080026f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026f8:	4b05      	ldr	r3, [pc, #20]	@ (8002710 <HAL_IncTick+0x1c>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <HAL_IncTick+0x20>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4413      	add	r3, r2
 8002704:	4a03      	ldr	r2, [pc, #12]	@ (8002714 <HAL_IncTick+0x20>)
 8002706:	6013      	str	r3, [r2, #0]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	20000054 	.word	0x20000054
 8002714:	200004bc 	.word	0x200004bc

08002718 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return uwTick;
 800271c:	4b02      	ldr	r3, [pc, #8]	@ (8002728 <HAL_GetTick+0x10>)
 800271e:	681b      	ldr	r3, [r3, #0]
}
 8002720:	4618      	mov	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	200004bc 	.word	0x200004bc

0800272c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e0be      	b.n	80028cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	2b00      	cmp	r3, #0
 800275a:	d109      	bne.n	8002770 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff fc3a 	bl	8001fe4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 fbbd 	bl	8002ef0 <ADC_ConversionStop_Disable>
 8002776:	4603      	mov	r3, r0
 8002778:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277e:	f003 0310 	and.w	r3, r3, #16
 8002782:	2b00      	cmp	r3, #0
 8002784:	f040 8099 	bne.w	80028ba <HAL_ADC_Init+0x18e>
 8002788:	7dfb      	ldrb	r3, [r7, #23]
 800278a:	2b00      	cmp	r3, #0
 800278c:	f040 8095 	bne.w	80028ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002794:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002798:	f023 0302 	bic.w	r3, r3, #2
 800279c:	f043 0202 	orr.w	r2, r3, #2
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027ac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	7b1b      	ldrb	r3, [r3, #12]
 80027b2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027b4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027b6:	68ba      	ldr	r2, [r7, #8]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c4:	d003      	beq.n	80027ce <HAL_ADC_Init+0xa2>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d102      	bne.n	80027d4 <HAL_ADC_Init+0xa8>
 80027ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d2:	e000      	b.n	80027d6 <HAL_ADC_Init+0xaa>
 80027d4:	2300      	movs	r3, #0
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7d1b      	ldrb	r3, [r3, #20]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d119      	bne.n	8002818 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7b1b      	ldrb	r3, [r3, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d109      	bne.n	8002800 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	3b01      	subs	r3, #1
 80027f2:	035a      	lsls	r2, r3, #13
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	e00b      	b.n	8002818 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002804:	f043 0220 	orr.w	r2, r3, #32
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002810:	f043 0201 	orr.w	r2, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	430a      	orrs	r2, r1
 800282a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	4b28      	ldr	r3, [pc, #160]	@ (80028d4 <HAL_ADC_Init+0x1a8>)
 8002834:	4013      	ands	r3, r2
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	68b9      	ldr	r1, [r7, #8]
 800283c:	430b      	orrs	r3, r1
 800283e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002848:	d003      	beq.n	8002852 <HAL_ADC_Init+0x126>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d104      	bne.n	800285c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	3b01      	subs	r3, #1
 8002858:	051b      	lsls	r3, r3, #20
 800285a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002862:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	430a      	orrs	r2, r1
 800286e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <HAL_ADC_Init+0x1ac>)
 8002878:	4013      	ands	r3, r2
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	429a      	cmp	r2, r3
 800287e:	d10b      	bne.n	8002898 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288a:	f023 0303 	bic.w	r3, r3, #3
 800288e:	f043 0201 	orr.w	r2, r3, #1
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002896:	e018      	b.n	80028ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	f023 0312 	bic.w	r3, r3, #18
 80028a0:	f043 0210 	orr.w	r2, r3, #16
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ac:	f043 0201 	orr.w	r2, r3, #1
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028b8:	e007      	b.n	80028ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028be:	f043 0210 	orr.w	r2, r3, #16
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	ffe1f7fd 	.word	0xffe1f7fd
 80028d8:	ff1f0efe 	.word	0xff1f0efe

080028dc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e8:	2300      	movs	r3, #0
 80028ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a64      	ldr	r2, [pc, #400]	@ (8002a84 <HAL_ADC_Start_DMA+0x1a8>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d004      	beq.n	8002900 <HAL_ADC_Start_DMA+0x24>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a63      	ldr	r2, [pc, #396]	@ (8002a88 <HAL_ADC_Start_DMA+0x1ac>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d106      	bne.n	800290e <HAL_ADC_Start_DMA+0x32>
 8002900:	4b60      	ldr	r3, [pc, #384]	@ (8002a84 <HAL_ADC_Start_DMA+0x1a8>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002908:	2b00      	cmp	r3, #0
 800290a:	f040 80b3 	bne.w	8002a74 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_ADC_Start_DMA+0x40>
 8002918:	2302      	movs	r3, #2
 800291a:	e0ae      	b.n	8002a7a <HAL_ADC_Start_DMA+0x19e>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 fa89 	bl	8002e3c <ADC_Enable>
 800292a:	4603      	mov	r3, r0
 800292c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800292e:	7dfb      	ldrb	r3, [r7, #23]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f040 809a 	bne.w	8002a6a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a4e      	ldr	r2, [pc, #312]	@ (8002a88 <HAL_ADC_Start_DMA+0x1ac>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d105      	bne.n	8002960 <HAL_ADC_Start_DMA+0x84>
 8002954:	4b4b      	ldr	r3, [pc, #300]	@ (8002a84 <HAL_ADC_Start_DMA+0x1a8>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d115      	bne.n	800298c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002964:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002976:	2b00      	cmp	r3, #0
 8002978:	d026      	beq.n	80029c8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002982:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800298a:	e01d      	b.n	80029c8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a39      	ldr	r2, [pc, #228]	@ (8002a84 <HAL_ADC_Start_DMA+0x1a8>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d004      	beq.n	80029ac <HAL_ADC_Start_DMA+0xd0>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a38      	ldr	r2, [pc, #224]	@ (8002a88 <HAL_ADC_Start_DMA+0x1ac>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d10d      	bne.n	80029c8 <HAL_ADC_Start_DMA+0xec>
 80029ac:	4b35      	ldr	r3, [pc, #212]	@ (8002a84 <HAL_ADC_Start_DMA+0x1a8>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d006      	beq.n	80029e2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	f023 0206 	bic.w	r2, r3, #6
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80029e0:	e002      	b.n	80029e8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	4a25      	ldr	r2, [pc, #148]	@ (8002a8c <HAL_ADC_Start_DMA+0x1b0>)
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	4a24      	ldr	r2, [pc, #144]	@ (8002a90 <HAL_ADC_Start_DMA+0x1b4>)
 80029fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4a23      	ldr	r2, [pc, #140]	@ (8002a94 <HAL_ADC_Start_DMA+0x1b8>)
 8002a06:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0202 	mvn.w	r2, #2
 8002a10:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a20:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6a18      	ldr	r0, [r3, #32]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	334c      	adds	r3, #76	@ 0x4c
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f000 fc75 	bl	8003320 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a40:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a44:	d108      	bne.n	8002a58 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002a54:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a56:	e00f      	b.n	8002a78 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a66:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a68:	e006      	b.n	8002a78 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002a72:	e001      	b.n	8002a78 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40012400 	.word	0x40012400
 8002a88:	40012800 	.word	0x40012800
 8002a8c:	08002f73 	.word	0x08002f73
 8002a90:	08002fef 	.word	0x08002fef
 8002a94:	0800300b 	.word	0x0800300b

08002a98 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0320 	and.w	r3, r3, #32
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d03e      	beq.n	8002b38 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d039      	beq.n	8002b38 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d105      	bne.n	8002adc <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ae6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002aea:	d11d      	bne.n	8002b28 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d119      	bne.n	8002b28 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0220 	bic.w	r2, r2, #32
 8002b02:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7fe fc1b 	bl	8001364 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f06f 0212 	mvn.w	r2, #18
 8002b36:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d04d      	beq.n	8002bde <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d048      	beq.n	8002bde <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	f003 0310 	and.w	r3, r3, #16
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002b6e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002b72:	d012      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d125      	bne.n	8002bce <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002b8c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b90:	d11d      	bne.n	8002bce <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d119      	bne.n	8002bce <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ba8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d105      	bne.n	8002bce <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc6:	f043 0201 	orr.w	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa35 	bl	800303e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f06f 020c 	mvn.w	r2, #12
 8002bdc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d012      	beq.n	8002c0e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00d      	beq.n	8002c0e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f812 	bl	8002c28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f06f 0201 	mvn.w	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr

08002c3a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d101      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x20>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	e0dc      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x1da>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b06      	cmp	r3, #6
 8002c7a:	d81c      	bhi.n	8002cb6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3b05      	subs	r3, #5
 8002c8e:	221f      	movs	r2, #31
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	4019      	ands	r1, r3
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	6818      	ldr	r0, [r3, #0]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3b05      	subs	r3, #5
 8002ca8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cb4:	e03c      	b.n	8002d30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b0c      	cmp	r3, #12
 8002cbc:	d81c      	bhi.n	8002cf8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	3b23      	subs	r3, #35	@ 0x23
 8002cd0:	221f      	movs	r2, #31
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	4019      	ands	r1, r3
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	6818      	ldr	r0, [r3, #0]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3b23      	subs	r3, #35	@ 0x23
 8002cea:	fa00 f203 	lsl.w	r2, r0, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cf6:	e01b      	b.n	8002d30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	3b41      	subs	r3, #65	@ 0x41
 8002d0a:	221f      	movs	r2, #31
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	4019      	ands	r1, r3
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	6818      	ldr	r0, [r3, #0]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3b41      	subs	r3, #65	@ 0x41
 8002d24:	fa00 f203 	lsl.w	r2, r0, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b09      	cmp	r3, #9
 8002d36:	d91c      	bls.n	8002d72 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68d9      	ldr	r1, [r3, #12]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	3b1e      	subs	r3, #30
 8002d4a:	2207      	movs	r2, #7
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	4019      	ands	r1, r3
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	6898      	ldr	r0, [r3, #8]
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4413      	add	r3, r2
 8002d62:	3b1e      	subs	r3, #30
 8002d64:	fa00 f203 	lsl.w	r2, r0, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]
 8002d70:	e019      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6919      	ldr	r1, [r3, #16]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	2207      	movs	r2, #7
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	4019      	ands	r1, r3
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	6898      	ldr	r0, [r3, #8]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4613      	mov	r3, r2
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	4413      	add	r3, r2
 8002d9a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b10      	cmp	r3, #16
 8002dac:	d003      	beq.n	8002db6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002db2:	2b11      	cmp	r3, #17
 8002db4:	d132      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1d      	ldr	r2, [pc, #116]	@ (8002e30 <HAL_ADC_ConfigChannel+0x1e4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d125      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d126      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002ddc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b10      	cmp	r3, #16
 8002de4:	d11a      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002de6:	4b13      	ldr	r3, [pc, #76]	@ (8002e34 <HAL_ADC_ConfigChannel+0x1e8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a13      	ldr	r2, [pc, #76]	@ (8002e38 <HAL_ADC_ConfigChannel+0x1ec>)
 8002dec:	fba2 2303 	umull	r2, r3, r2, r3
 8002df0:	0c9a      	lsrs	r2, r3, #18
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dfc:	e002      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f9      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x1b2>
 8002e0a:	e007      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e10:	f043 0220 	orr.w	r2, r3, #32
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bc80      	pop	{r7}
 8002e2e:	4770      	bx	lr
 8002e30:	40012400 	.word	0x40012400
 8002e34:	2000004c 	.word	0x2000004c
 8002e38:	431bde83 	.word	0x431bde83

08002e3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d040      	beq.n	8002edc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0201 	orr.w	r2, r2, #1
 8002e68:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <ADC_Enable+0xac>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002eec <ADC_Enable+0xb0>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	0c9b      	lsrs	r3, r3, #18
 8002e76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e78:	e002      	b.n	8002e80 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1f9      	bne.n	8002e7a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e86:	f7ff fc47 	bl	8002718 <HAL_GetTick>
 8002e8a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e8c:	e01f      	b.n	8002ece <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e8e:	f7ff fc43 	bl	8002718 <HAL_GetTick>
 8002e92:	4602      	mov	r2, r0
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d918      	bls.n	8002ece <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d011      	beq.n	8002ece <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eae:	f043 0210 	orr.w	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	f043 0201 	orr.w	r2, r3, #1
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e007      	b.n	8002ede <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d1d8      	bne.n	8002e8e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	2000004c 	.word	0x2000004c
 8002eec:	431bde83 	.word	0x431bde83

08002ef0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d12e      	bne.n	8002f68 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0201 	bic.w	r2, r2, #1
 8002f18:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f1a:	f7ff fbfd 	bl	8002718 <HAL_GetTick>
 8002f1e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f20:	e01b      	b.n	8002f5a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f22:	f7ff fbf9 	bl	8002718 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d914      	bls.n	8002f5a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d10d      	bne.n	8002f5a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f42:	f043 0210 	orr.w	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4e:	f043 0201 	orr.w	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e007      	b.n	8002f6a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d0dc      	beq.n	8002f22 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b084      	sub	sp, #16
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d127      	bne.n	8002fdc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f90:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002fa2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002fa6:	d115      	bne.n	8002fd4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d111      	bne.n	8002fd4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d105      	bne.n	8002fd4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f7fe f9c5 	bl	8001364 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002fda:	e004      	b.n	8002fe6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	4798      	blx	r3
}
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b084      	sub	sp, #16
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fe0a 	bl	8002c16 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003002:	bf00      	nop
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b084      	sub	sp, #16
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003028:	f043 0204 	orr.w	r2, r3, #4
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f7ff fe02 	bl	8002c3a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr

08003050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003060:	4b0c      	ldr	r3, [pc, #48]	@ (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800306c:	4013      	ands	r3, r2
 800306e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800307c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003082:	4a04      	ldr	r2, [pc, #16]	@ (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	60d3      	str	r3, [r2, #12]
}
 8003088:	bf00      	nop
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <__NVIC_GetPriorityGrouping+0x18>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	f003 0307 	and.w	r3, r3, #7
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	db0b      	blt.n	80030de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	f003 021f 	and.w	r2, r3, #31
 80030cc:	4906      	ldr	r1, [pc, #24]	@ (80030e8 <__NVIC_EnableIRQ+0x34>)
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2001      	movs	r0, #1
 80030d6:	fa00 f202 	lsl.w	r2, r0, r2
 80030da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr
 80030e8:	e000e100 	.word	0xe000e100

080030ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	6039      	str	r1, [r7, #0]
 80030f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	db0a      	blt.n	8003116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	b2da      	uxtb	r2, r3
 8003104:	490c      	ldr	r1, [pc, #48]	@ (8003138 <__NVIC_SetPriority+0x4c>)
 8003106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310a:	0112      	lsls	r2, r2, #4
 800310c:	b2d2      	uxtb	r2, r2
 800310e:	440b      	add	r3, r1
 8003110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003114:	e00a      	b.n	800312c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	b2da      	uxtb	r2, r3
 800311a:	4908      	ldr	r1, [pc, #32]	@ (800313c <__NVIC_SetPriority+0x50>)
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	3b04      	subs	r3, #4
 8003124:	0112      	lsls	r2, r2, #4
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	440b      	add	r3, r1
 800312a:	761a      	strb	r2, [r3, #24]
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	bc80      	pop	{r7}
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000e100 	.word	0xe000e100
 800313c:	e000ed00 	.word	0xe000ed00

08003140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003140:	b480      	push	{r7}
 8003142:	b089      	sub	sp, #36	@ 0x24
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	f1c3 0307 	rsb	r3, r3, #7
 800315a:	2b04      	cmp	r3, #4
 800315c:	bf28      	it	cs
 800315e:	2304      	movcs	r3, #4
 8003160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3304      	adds	r3, #4
 8003166:	2b06      	cmp	r3, #6
 8003168:	d902      	bls.n	8003170 <NVIC_EncodePriority+0x30>
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3b03      	subs	r3, #3
 800316e:	e000      	b.n	8003172 <NVIC_EncodePriority+0x32>
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003174:	f04f 32ff 	mov.w	r2, #4294967295
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43da      	mvns	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	401a      	ands	r2, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003188:	f04f 31ff 	mov.w	r1, #4294967295
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	fa01 f303 	lsl.w	r3, r1, r3
 8003192:	43d9      	mvns	r1, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003198:	4313      	orrs	r3, r2
         );
}
 800319a:	4618      	mov	r0, r3
 800319c:	3724      	adds	r7, #36	@ 0x24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr

080031a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031b4:	d301      	bcc.n	80031ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00f      	b.n	80031da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ba:	4a0a      	ldr	r2, [pc, #40]	@ (80031e4 <SysTick_Config+0x40>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3b01      	subs	r3, #1
 80031c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031c2:	210f      	movs	r1, #15
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	f7ff ff90 	bl	80030ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031cc:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <SysTick_Config+0x40>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031d2:	4b04      	ldr	r3, [pc, #16]	@ (80031e4 <SysTick_Config+0x40>)
 80031d4:	2207      	movs	r2, #7
 80031d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	e000e010 	.word	0xe000e010

080031e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff ff2d 	bl	8003050 <__NVIC_SetPriorityGrouping>
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031fe:	b580      	push	{r7, lr}
 8003200:	b086      	sub	sp, #24
 8003202:	af00      	add	r7, sp, #0
 8003204:	4603      	mov	r3, r0
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003210:	f7ff ff42 	bl	8003098 <__NVIC_GetPriorityGrouping>
 8003214:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68b9      	ldr	r1, [r7, #8]
 800321a:	6978      	ldr	r0, [r7, #20]
 800321c:	f7ff ff90 	bl	8003140 <NVIC_EncodePriority>
 8003220:	4602      	mov	r2, r0
 8003222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003226:	4611      	mov	r1, r2
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff ff5f 	bl	80030ec <__NVIC_SetPriority>
}
 800322e:	bf00      	nop
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	4603      	mov	r3, r0
 800323e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff ff35 	bl	80030b4 <__NVIC_EnableIRQ>
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff ffa2 	bl	80031a4 <SysTick_Config>
 8003260:	4603      	mov	r3, r0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e043      	b.n	800330a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	4b22      	ldr	r3, [pc, #136]	@ (8003314 <HAL_DMA_Init+0xa8>)
 800328a:	4413      	add	r3, r2
 800328c:	4a22      	ldr	r2, [pc, #136]	@ (8003318 <HAL_DMA_Init+0xac>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	091b      	lsrs	r3, r3, #4
 8003294:	009a      	lsls	r2, r3, #2
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a1f      	ldr	r2, [pc, #124]	@ (800331c <HAL_DMA_Init+0xb0>)
 800329e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2202      	movs	r2, #2
 80032a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80032b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80032ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80032c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	bffdfff8 	.word	0xbffdfff8
 8003318:	cccccccd 	.word	0xcccccccd
 800331c:	40020000 	.word	0x40020000

08003320 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <HAL_DMA_Start_IT+0x20>
 800333c:	2302      	movs	r3, #2
 800333e:	e04b      	b.n	80033d8 <HAL_DMA_Start_IT+0xb8>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b01      	cmp	r3, #1
 8003352:	d13a      	bne.n	80033ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2202      	movs	r2, #2
 8003358:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0201 	bic.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 f937 	bl	80035ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003382:	2b00      	cmp	r3, #0
 8003384:	d008      	beq.n	8003398 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 020e 	orr.w	r2, r2, #14
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	e00f      	b.n	80033b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0204 	bic.w	r2, r2, #4
 80033a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 020a 	orr.w	r2, r2, #10
 80033b6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f042 0201 	orr.w	r2, r2, #1
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	e005      	b.n	80033d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80033d2:	2302      	movs	r3, #2
 80033d4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	2204      	movs	r2, #4
 80033fe:	409a      	lsls	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d04f      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xc8>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	d04a      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d107      	bne.n	8003430 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0204 	bic.w	r2, r2, #4
 800342e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a66      	ldr	r2, [pc, #408]	@ (80035d0 <HAL_DMA_IRQHandler+0x1f0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d029      	beq.n	800348e <HAL_DMA_IRQHandler+0xae>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a65      	ldr	r2, [pc, #404]	@ (80035d4 <HAL_DMA_IRQHandler+0x1f4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d022      	beq.n	800348a <HAL_DMA_IRQHandler+0xaa>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a63      	ldr	r2, [pc, #396]	@ (80035d8 <HAL_DMA_IRQHandler+0x1f8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d01a      	beq.n	8003484 <HAL_DMA_IRQHandler+0xa4>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a62      	ldr	r2, [pc, #392]	@ (80035dc <HAL_DMA_IRQHandler+0x1fc>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d012      	beq.n	800347e <HAL_DMA_IRQHandler+0x9e>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a60      	ldr	r2, [pc, #384]	@ (80035e0 <HAL_DMA_IRQHandler+0x200>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00a      	beq.n	8003478 <HAL_DMA_IRQHandler+0x98>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a5f      	ldr	r2, [pc, #380]	@ (80035e4 <HAL_DMA_IRQHandler+0x204>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d102      	bne.n	8003472 <HAL_DMA_IRQHandler+0x92>
 800346c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003470:	e00e      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003472:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003476:	e00b      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003478:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800347c:	e008      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800347e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003482:	e005      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003484:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003488:	e002      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800348a:	2340      	movs	r3, #64	@ 0x40
 800348c:	e000      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800348e:	2304      	movs	r3, #4
 8003490:	4a55      	ldr	r2, [pc, #340]	@ (80035e8 <HAL_DMA_IRQHandler+0x208>)
 8003492:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 8094 	beq.w	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80034a6:	e08e      	b.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ac:	2202      	movs	r2, #2
 80034ae:	409a      	lsls	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d056      	beq.n	8003566 <HAL_DMA_IRQHandler+0x186>
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d051      	beq.n	8003566 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0320 	and.w	r3, r3, #32
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10b      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 020a 	bic.w	r2, r2, #10
 80034de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a38      	ldr	r2, [pc, #224]	@ (80035d0 <HAL_DMA_IRQHandler+0x1f0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d029      	beq.n	8003546 <HAL_DMA_IRQHandler+0x166>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a37      	ldr	r2, [pc, #220]	@ (80035d4 <HAL_DMA_IRQHandler+0x1f4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d022      	beq.n	8003542 <HAL_DMA_IRQHandler+0x162>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a35      	ldr	r2, [pc, #212]	@ (80035d8 <HAL_DMA_IRQHandler+0x1f8>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d01a      	beq.n	800353c <HAL_DMA_IRQHandler+0x15c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a34      	ldr	r2, [pc, #208]	@ (80035dc <HAL_DMA_IRQHandler+0x1fc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d012      	beq.n	8003536 <HAL_DMA_IRQHandler+0x156>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a32      	ldr	r2, [pc, #200]	@ (80035e0 <HAL_DMA_IRQHandler+0x200>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00a      	beq.n	8003530 <HAL_DMA_IRQHandler+0x150>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a31      	ldr	r2, [pc, #196]	@ (80035e4 <HAL_DMA_IRQHandler+0x204>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d102      	bne.n	800352a <HAL_DMA_IRQHandler+0x14a>
 8003524:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003528:	e00e      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 800352a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800352e:	e00b      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003530:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003534:	e008      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003536:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800353a:	e005      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 800353c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003540:	e002      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003542:	2320      	movs	r3, #32
 8003544:	e000      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003546:	2302      	movs	r3, #2
 8003548:	4a27      	ldr	r2, [pc, #156]	@ (80035e8 <HAL_DMA_IRQHandler+0x208>)
 800354a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	d034      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003564:	e02f      	b.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	2208      	movs	r2, #8
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d028      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b00      	cmp	r3, #0
 800357e:	d023      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 020e 	bic.w	r2, r2, #14
 800358e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003598:	2101      	movs	r1, #1
 800359a:	fa01 f202 	lsl.w	r2, r1, r2
 800359e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d004      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	4798      	blx	r3
    }
  }
  return;
 80035c6:	bf00      	nop
 80035c8:	bf00      	nop
}
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40020008 	.word	0x40020008
 80035d4:	4002001c 	.word	0x4002001c
 80035d8:	40020030 	.word	0x40020030
 80035dc:	40020044 	.word	0x40020044
 80035e0:	40020058 	.word	0x40020058
 80035e4:	4002006c 	.word	0x4002006c
 80035e8:	40020000 	.word	0x40020000

080035ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f202 	lsl.w	r2, r1, r2
 8003608:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b10      	cmp	r3, #16
 8003618:	d108      	bne.n	800362c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800362a:	e007      	b.n	800363c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	60da      	str	r2, [r3, #12]
}
 800363c:	bf00      	nop
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr
	...

08003648 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003648:	b480      	push	{r7}
 800364a:	b08b      	sub	sp, #44	@ 0x2c
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003652:	2300      	movs	r3, #0
 8003654:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003656:	2300      	movs	r3, #0
 8003658:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800365a:	e169      	b.n	8003930 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800365c:	2201      	movs	r2, #1
 800365e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69fa      	ldr	r2, [r7, #28]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	429a      	cmp	r2, r3
 8003676:	f040 8158 	bne.w	800392a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a9a      	ldr	r2, [pc, #616]	@ (80038e8 <HAL_GPIO_Init+0x2a0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d05e      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 8003684:	4a98      	ldr	r2, [pc, #608]	@ (80038e8 <HAL_GPIO_Init+0x2a0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d875      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 800368a:	4a98      	ldr	r2, [pc, #608]	@ (80038ec <HAL_GPIO_Init+0x2a4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d058      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 8003690:	4a96      	ldr	r2, [pc, #600]	@ (80038ec <HAL_GPIO_Init+0x2a4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d86f      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 8003696:	4a96      	ldr	r2, [pc, #600]	@ (80038f0 <HAL_GPIO_Init+0x2a8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d052      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 800369c:	4a94      	ldr	r2, [pc, #592]	@ (80038f0 <HAL_GPIO_Init+0x2a8>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d869      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036a2:	4a94      	ldr	r2, [pc, #592]	@ (80038f4 <HAL_GPIO_Init+0x2ac>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d04c      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 80036a8:	4a92      	ldr	r2, [pc, #584]	@ (80038f4 <HAL_GPIO_Init+0x2ac>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d863      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036ae:	4a92      	ldr	r2, [pc, #584]	@ (80038f8 <HAL_GPIO_Init+0x2b0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d046      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 80036b4:	4a90      	ldr	r2, [pc, #576]	@ (80038f8 <HAL_GPIO_Init+0x2b0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d85d      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036ba:	2b12      	cmp	r3, #18
 80036bc:	d82a      	bhi.n	8003714 <HAL_GPIO_Init+0xcc>
 80036be:	2b12      	cmp	r3, #18
 80036c0:	d859      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036c2:	a201      	add	r2, pc, #4	@ (adr r2, 80036c8 <HAL_GPIO_Init+0x80>)
 80036c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c8:	08003743 	.word	0x08003743
 80036cc:	0800371d 	.word	0x0800371d
 80036d0:	0800372f 	.word	0x0800372f
 80036d4:	08003771 	.word	0x08003771
 80036d8:	08003777 	.word	0x08003777
 80036dc:	08003777 	.word	0x08003777
 80036e0:	08003777 	.word	0x08003777
 80036e4:	08003777 	.word	0x08003777
 80036e8:	08003777 	.word	0x08003777
 80036ec:	08003777 	.word	0x08003777
 80036f0:	08003777 	.word	0x08003777
 80036f4:	08003777 	.word	0x08003777
 80036f8:	08003777 	.word	0x08003777
 80036fc:	08003777 	.word	0x08003777
 8003700:	08003777 	.word	0x08003777
 8003704:	08003777 	.word	0x08003777
 8003708:	08003777 	.word	0x08003777
 800370c:	08003725 	.word	0x08003725
 8003710:	08003739 	.word	0x08003739
 8003714:	4a79      	ldr	r2, [pc, #484]	@ (80038fc <HAL_GPIO_Init+0x2b4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d013      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800371a:	e02c      	b.n	8003776 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	623b      	str	r3, [r7, #32]
          break;
 8003722:	e029      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	3304      	adds	r3, #4
 800372a:	623b      	str	r3, [r7, #32]
          break;
 800372c:	e024      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	3308      	adds	r3, #8
 8003734:	623b      	str	r3, [r7, #32]
          break;
 8003736:	e01f      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	330c      	adds	r3, #12
 800373e:	623b      	str	r3, [r7, #32]
          break;
 8003740:	e01a      	b.n	8003778 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800374a:	2304      	movs	r3, #4
 800374c:	623b      	str	r3, [r7, #32]
          break;
 800374e:	e013      	b.n	8003778 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d105      	bne.n	8003764 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003758:	2308      	movs	r3, #8
 800375a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	611a      	str	r2, [r3, #16]
          break;
 8003762:	e009      	b.n	8003778 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003764:	2308      	movs	r3, #8
 8003766:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69fa      	ldr	r2, [r7, #28]
 800376c:	615a      	str	r2, [r3, #20]
          break;
 800376e:	e003      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003770:	2300      	movs	r3, #0
 8003772:	623b      	str	r3, [r7, #32]
          break;
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x130>
          break;
 8003776:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2bff      	cmp	r3, #255	@ 0xff
 800377c:	d801      	bhi.n	8003782 <HAL_GPIO_Init+0x13a>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	e001      	b.n	8003786 <HAL_GPIO_Init+0x13e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3304      	adds	r3, #4
 8003786:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	2bff      	cmp	r3, #255	@ 0xff
 800378c:	d802      	bhi.n	8003794 <HAL_GPIO_Init+0x14c>
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	e002      	b.n	800379a <HAL_GPIO_Init+0x152>
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	3b08      	subs	r3, #8
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	210f      	movs	r1, #15
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	fa01 f303 	lsl.w	r3, r1, r3
 80037a8:	43db      	mvns	r3, r3
 80037aa:	401a      	ands	r2, r3
 80037ac:	6a39      	ldr	r1, [r7, #32]
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	fa01 f303 	lsl.w	r3, r1, r3
 80037b4:	431a      	orrs	r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 80b1 	beq.w	800392a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037c8:	4b4d      	ldr	r3, [pc, #308]	@ (8003900 <HAL_GPIO_Init+0x2b8>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	4a4c      	ldr	r2, [pc, #304]	@ (8003900 <HAL_GPIO_Init+0x2b8>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6193      	str	r3, [r2, #24]
 80037d4:	4b4a      	ldr	r3, [pc, #296]	@ (8003900 <HAL_GPIO_Init+0x2b8>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037e0:	4a48      	ldr	r2, [pc, #288]	@ (8003904 <HAL_GPIO_Init+0x2bc>)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e4:	089b      	lsrs	r3, r3, #2
 80037e6:	3302      	adds	r3, #2
 80037e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	220f      	movs	r2, #15
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4013      	ands	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a40      	ldr	r2, [pc, #256]	@ (8003908 <HAL_GPIO_Init+0x2c0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d013      	beq.n	8003834 <HAL_GPIO_Init+0x1ec>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a3f      	ldr	r2, [pc, #252]	@ (800390c <HAL_GPIO_Init+0x2c4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00d      	beq.n	8003830 <HAL_GPIO_Init+0x1e8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a3e      	ldr	r2, [pc, #248]	@ (8003910 <HAL_GPIO_Init+0x2c8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d007      	beq.n	800382c <HAL_GPIO_Init+0x1e4>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a3d      	ldr	r2, [pc, #244]	@ (8003914 <HAL_GPIO_Init+0x2cc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d101      	bne.n	8003828 <HAL_GPIO_Init+0x1e0>
 8003824:	2303      	movs	r3, #3
 8003826:	e006      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003828:	2304      	movs	r3, #4
 800382a:	e004      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 800382c:	2302      	movs	r3, #2
 800382e:	e002      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003834:	2300      	movs	r3, #0
 8003836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003838:	f002 0203 	and.w	r2, r2, #3
 800383c:	0092      	lsls	r2, r2, #2
 800383e:	4093      	lsls	r3, r2
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003846:	492f      	ldr	r1, [pc, #188]	@ (8003904 <HAL_GPIO_Init+0x2bc>)
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	089b      	lsrs	r3, r3, #2
 800384c:	3302      	adds	r3, #2
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d006      	beq.n	800386e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003860:	4b2d      	ldr	r3, [pc, #180]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	492c      	ldr	r1, [pc, #176]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	608b      	str	r3, [r1, #8]
 800386c:	e006      	b.n	800387c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800386e:	4b2a      	ldr	r3, [pc, #168]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 8003870:	689a      	ldr	r2, [r3, #8]
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	43db      	mvns	r3, r3
 8003876:	4928      	ldr	r1, [pc, #160]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 8003878:	4013      	ands	r3, r2
 800387a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d006      	beq.n	8003896 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003888:	4b23      	ldr	r3, [pc, #140]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	4922      	ldr	r1, [pc, #136]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	60cb      	str	r3, [r1, #12]
 8003894:	e006      	b.n	80038a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003896:	4b20      	ldr	r3, [pc, #128]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	43db      	mvns	r3, r3
 800389e:	491e      	ldr	r1, [pc, #120]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038a0:	4013      	ands	r3, r2
 80038a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d006      	beq.n	80038be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80038b0:	4b19      	ldr	r3, [pc, #100]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	4918      	ldr	r1, [pc, #96]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	604b      	str	r3, [r1, #4]
 80038bc:	e006      	b.n	80038cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80038be:	4b16      	ldr	r3, [pc, #88]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	43db      	mvns	r3, r3
 80038c6:	4914      	ldr	r1, [pc, #80]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d021      	beq.n	800391c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	490e      	ldr	r1, [pc, #56]	@ (8003918 <HAL_GPIO_Init+0x2d0>)
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	600b      	str	r3, [r1, #0]
 80038e4:	e021      	b.n	800392a <HAL_GPIO_Init+0x2e2>
 80038e6:	bf00      	nop
 80038e8:	10320000 	.word	0x10320000
 80038ec:	10310000 	.word	0x10310000
 80038f0:	10220000 	.word	0x10220000
 80038f4:	10210000 	.word	0x10210000
 80038f8:	10120000 	.word	0x10120000
 80038fc:	10110000 	.word	0x10110000
 8003900:	40021000 	.word	0x40021000
 8003904:	40010000 	.word	0x40010000
 8003908:	40010800 	.word	0x40010800
 800390c:	40010c00 	.word	0x40010c00
 8003910:	40011000 	.word	0x40011000
 8003914:	40011400 	.word	0x40011400
 8003918:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800391c:	4b0b      	ldr	r3, [pc, #44]	@ (800394c <HAL_GPIO_Init+0x304>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	43db      	mvns	r3, r3
 8003924:	4909      	ldr	r1, [pc, #36]	@ (800394c <HAL_GPIO_Init+0x304>)
 8003926:	4013      	ands	r3, r2
 8003928:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800392a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392c:	3301      	adds	r3, #1
 800392e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003936:	fa22 f303 	lsr.w	r3, r2, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	f47f ae8e 	bne.w	800365c <HAL_GPIO_Init+0x14>
  }
}
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	372c      	adds	r7, #44	@ 0x2c
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr
 800394c:	40010400 	.word	0x40010400

08003950 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	807b      	strh	r3, [r7, #2]
 800395c:	4613      	mov	r3, r2
 800395e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003960:	787b      	ldrb	r3, [r7, #1]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003966:	887a      	ldrh	r2, [r7, #2]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800396c:	e003      	b.n	8003976 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800396e:	887b      	ldrh	r3, [r7, #2]
 8003970:	041a      	lsls	r2, r3, #16
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	611a      	str	r2, [r3, #16]
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr

08003980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e272      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 8087 	beq.w	8003aae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039a0:	4b92      	ldr	r3, [pc, #584]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 030c 	and.w	r3, r3, #12
 80039a8:	2b04      	cmp	r3, #4
 80039aa:	d00c      	beq.n	80039c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039ac:	4b8f      	ldr	r3, [pc, #572]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 030c 	and.w	r3, r3, #12
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d112      	bne.n	80039de <HAL_RCC_OscConfig+0x5e>
 80039b8:	4b8c      	ldr	r3, [pc, #560]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c4:	d10b      	bne.n	80039de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c6:	4b89      	ldr	r3, [pc, #548]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d06c      	beq.n	8003aac <HAL_RCC_OscConfig+0x12c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d168      	bne.n	8003aac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e24c      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e6:	d106      	bne.n	80039f6 <HAL_RCC_OscConfig+0x76>
 80039e8:	4b80      	ldr	r3, [pc, #512]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a7f      	ldr	r2, [pc, #508]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 80039ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	e02e      	b.n	8003a54 <HAL_RCC_OscConfig+0xd4>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCC_OscConfig+0x98>
 80039fe:	4b7b      	ldr	r3, [pc, #492]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a7a      	ldr	r2, [pc, #488]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	4b78      	ldr	r3, [pc, #480]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a77      	ldr	r2, [pc, #476]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	e01d      	b.n	8003a54 <HAL_RCC_OscConfig+0xd4>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0xbc>
 8003a22:	4b72      	ldr	r3, [pc, #456]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a71      	ldr	r2, [pc, #452]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	4b6f      	ldr	r3, [pc, #444]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a6e      	ldr	r2, [pc, #440]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0xd4>
 8003a3c:	4b6b      	ldr	r3, [pc, #428]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a6a      	ldr	r2, [pc, #424]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	4b68      	ldr	r3, [pc, #416]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a67      	ldr	r2, [pc, #412]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d013      	beq.n	8003a84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5c:	f7fe fe5c 	bl	8002718 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a64:	f7fe fe58 	bl	8002718 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b64      	cmp	r3, #100	@ 0x64
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e200      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a76:	4b5d      	ldr	r3, [pc, #372]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0xe4>
 8003a82:	e014      	b.n	8003aae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7fe fe48 	bl	8002718 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a8c:	f7fe fe44 	bl	8002718 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b64      	cmp	r3, #100	@ 0x64
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e1ec      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9e:	4b53      	ldr	r3, [pc, #332]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x10c>
 8003aaa:	e000      	b.n	8003aae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d063      	beq.n	8003b82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aba:	4b4c      	ldr	r3, [pc, #304]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ac6:	4b49      	ldr	r3, [pc, #292]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d11c      	bne.n	8003b0c <HAL_RCC_OscConfig+0x18c>
 8003ad2:	4b46      	ldr	r3, [pc, #280]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d116      	bne.n	8003b0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ade:	4b43      	ldr	r3, [pc, #268]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d005      	beq.n	8003af6 <HAL_RCC_OscConfig+0x176>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d001      	beq.n	8003af6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e1c0      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	4939      	ldr	r1, [pc, #228]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b0a:	e03a      	b.n	8003b82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d020      	beq.n	8003b56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b14:	4b36      	ldr	r3, [pc, #216]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b16:	2201      	movs	r2, #1
 8003b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1a:	f7fe fdfd 	bl	8002718 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b22:	f7fe fdf9 	bl	8002718 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e1a1      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b34:	4b2d      	ldr	r3, [pc, #180]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b40:	4b2a      	ldr	r3, [pc, #168]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	4927      	ldr	r1, [pc, #156]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	600b      	str	r3, [r1, #0]
 8003b54:	e015      	b.n	8003b82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b56:	4b26      	ldr	r3, [pc, #152]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b5c:	f7fe fddc 	bl	8002718 <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b64:	f7fe fdd8 	bl	8002718 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e180      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b76:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1f0      	bne.n	8003b64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d03a      	beq.n	8003c04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d019      	beq.n	8003bca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b96:	4b17      	ldr	r3, [pc, #92]	@ (8003bf4 <HAL_RCC_OscConfig+0x274>)
 8003b98:	2201      	movs	r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9c:	f7fe fdbc 	bl	8002718 <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba2:	e008      	b.n	8003bb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ba4:	f7fe fdb8 	bl	8002718 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d901      	bls.n	8003bb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e160      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bec <HAL_RCC_OscConfig+0x26c>)
 8003bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d0f0      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bc2:	2001      	movs	r0, #1
 8003bc4:	f000 face 	bl	8004164 <RCC_Delay>
 8003bc8:	e01c      	b.n	8003c04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bca:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf4 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd0:	f7fe fda2 	bl	8002718 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd6:	e00f      	b.n	8003bf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bd8:	f7fe fd9e 	bl	8002718 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d908      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e146      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
 8003bea:	bf00      	nop
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	42420000 	.word	0x42420000
 8003bf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf8:	4b92      	ldr	r3, [pc, #584]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1e9      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 80a6 	beq.w	8003d5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c12:	2300      	movs	r3, #0
 8003c14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c16:	4b8b      	ldr	r3, [pc, #556]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10d      	bne.n	8003c3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c22:	4b88      	ldr	r3, [pc, #544]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	4a87      	ldr	r2, [pc, #540]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c2c:	61d3      	str	r3, [r2, #28]
 8003c2e:	4b85      	ldr	r3, [pc, #532]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3e:	4b82      	ldr	r3, [pc, #520]	@ (8003e48 <HAL_RCC_OscConfig+0x4c8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d118      	bne.n	8003c7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e48 <HAL_RCC_OscConfig+0x4c8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8003e48 <HAL_RCC_OscConfig+0x4c8>)
 8003c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c56:	f7fe fd5f 	bl	8002718 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5e:	f7fe fd5b 	bl	8002718 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b64      	cmp	r3, #100	@ 0x64
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e103      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	4b75      	ldr	r3, [pc, #468]	@ (8003e48 <HAL_RCC_OscConfig+0x4c8>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d106      	bne.n	8003c92 <HAL_RCC_OscConfig+0x312>
 8003c84:	4b6f      	ldr	r3, [pc, #444]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	4a6e      	ldr	r2, [pc, #440]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6213      	str	r3, [r2, #32]
 8003c90:	e02d      	b.n	8003cee <HAL_RCC_OscConfig+0x36e>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x334>
 8003c9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	4a69      	ldr	r2, [pc, #420]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003ca0:	f023 0301 	bic.w	r3, r3, #1
 8003ca4:	6213      	str	r3, [r2, #32]
 8003ca6:	4b67      	ldr	r3, [pc, #412]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
 8003caa:	4a66      	ldr	r2, [pc, #408]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cac:	f023 0304 	bic.w	r3, r3, #4
 8003cb0:	6213      	str	r3, [r2, #32]
 8003cb2:	e01c      	b.n	8003cee <HAL_RCC_OscConfig+0x36e>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	2b05      	cmp	r3, #5
 8003cba:	d10c      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x356>
 8003cbc:	4b61      	ldr	r3, [pc, #388]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	4a60      	ldr	r2, [pc, #384]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	f043 0304 	orr.w	r3, r3, #4
 8003cc6:	6213      	str	r3, [r2, #32]
 8003cc8:	4b5e      	ldr	r3, [pc, #376]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	6213      	str	r3, [r2, #32]
 8003cd4:	e00b      	b.n	8003cee <HAL_RCC_OscConfig+0x36e>
 8003cd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	4a5a      	ldr	r2, [pc, #360]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	f023 0301 	bic.w	r3, r3, #1
 8003ce0:	6213      	str	r3, [r2, #32]
 8003ce2:	4b58      	ldr	r3, [pc, #352]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	4a57      	ldr	r2, [pc, #348]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003ce8:	f023 0304 	bic.w	r3, r3, #4
 8003cec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d015      	beq.n	8003d22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf6:	f7fe fd0f 	bl	8002718 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfe:	f7fe fd0b 	bl	8002718 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e0b1      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d14:	4b4b      	ldr	r3, [pc, #300]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0ee      	beq.n	8003cfe <HAL_RCC_OscConfig+0x37e>
 8003d20:	e014      	b.n	8003d4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d22:	f7fe fcf9 	bl	8002718 <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	e00a      	b.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2a:	f7fe fcf5 	bl	8002718 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e09b      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d40:	4b40      	ldr	r3, [pc, #256]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1ee      	bne.n	8003d2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d105      	bne.n	8003d5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d52:	4b3c      	ldr	r3, [pc, #240]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	4a3b      	ldr	r2, [pc, #236]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 8087 	beq.w	8003e76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d68:	4b36      	ldr	r3, [pc, #216]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d061      	beq.n	8003e38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d146      	bne.n	8003e0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7c:	4b33      	ldr	r3, [pc, #204]	@ (8003e4c <HAL_RCC_OscConfig+0x4cc>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d82:	f7fe fcc9 	bl	8002718 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d88:	e008      	b.n	8003d9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d8a:	f7fe fcc5 	bl	8002718 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e06d      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d9c:	4b29      	ldr	r3, [pc, #164]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1f0      	bne.n	8003d8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db0:	d108      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003db2:	4b24      	ldr	r3, [pc, #144]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	4921      	ldr	r1, [pc, #132]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a19      	ldr	r1, [r3, #32]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	430b      	orrs	r3, r1
 8003dd6:	491b      	ldr	r1, [pc, #108]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e4c <HAL_RCC_OscConfig+0x4cc>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de2:	f7fe fc99 	bl	8002718 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dea:	f7fe fc95 	bl	8002718 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e03d      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dfc:	4b11      	ldr	r3, [pc, #68]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0f0      	beq.n	8003dea <HAL_RCC_OscConfig+0x46a>
 8003e08:	e035      	b.n	8003e76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0a:	4b10      	ldr	r3, [pc, #64]	@ (8003e4c <HAL_RCC_OscConfig+0x4cc>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e10:	f7fe fc82 	bl	8002718 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e18:	f7fe fc7e 	bl	8002718 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e026      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e2a:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCC_OscConfig+0x4c4>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x498>
 8003e36:	e01e      	b.n	8003e76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d107      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e019      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
 8003e44:	40021000 	.word	0x40021000
 8003e48:	40007000 	.word	0x40007000
 8003e4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <HAL_RCC_OscConfig+0x500>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d106      	bne.n	8003e72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d001      	beq.n	8003e76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40021000 	.word	0x40021000

08003e84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d101      	bne.n	8003e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0d0      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e98:	4b6a      	ldr	r3, [pc, #424]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d910      	bls.n	8003ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea6:	4b67      	ldr	r3, [pc, #412]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f023 0207 	bic.w	r2, r3, #7
 8003eae:	4965      	ldr	r1, [pc, #404]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb6:	4b63      	ldr	r3, [pc, #396]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0b8      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d020      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ee0:	4b59      	ldr	r3, [pc, #356]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4a58      	ldr	r2, [pc, #352]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003eea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ef8:	4b53      	ldr	r3, [pc, #332]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	4a52      	ldr	r2, [pc, #328]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003efe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f04:	4b50      	ldr	r3, [pc, #320]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	494d      	ldr	r1, [pc, #308]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d040      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d107      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2a:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d115      	bne.n	8003f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e07f      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d107      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f42:	4b41      	ldr	r3, [pc, #260]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d109      	bne.n	8003f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e073      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f52:	4b3d      	ldr	r3, [pc, #244]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e06b      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f62:	4b39      	ldr	r3, [pc, #228]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f023 0203 	bic.w	r2, r3, #3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	4936      	ldr	r1, [pc, #216]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f74:	f7fe fbd0 	bl	8002718 <HAL_GetTick>
 8003f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f7c:	f7fe fbcc 	bl	8002718 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e053      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f92:	4b2d      	ldr	r3, [pc, #180]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f003 020c 	and.w	r2, r3, #12
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d1eb      	bne.n	8003f7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa4:	4b27      	ldr	r3, [pc, #156]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d210      	bcs.n	8003fd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb2:	4b24      	ldr	r3, [pc, #144]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 0207 	bic.w	r2, r3, #7
 8003fba:	4922      	ldr	r1, [pc, #136]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc2:	4b20      	ldr	r3, [pc, #128]	@ (8004044 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e032      	b.n	800403a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0304 	and.w	r3, r3, #4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe0:	4b19      	ldr	r3, [pc, #100]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4916      	ldr	r1, [pc, #88]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d009      	beq.n	8004012 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ffe:	4b12      	ldr	r3, [pc, #72]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	490e      	ldr	r1, [pc, #56]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 800400e:	4313      	orrs	r3, r2
 8004010:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004012:	f000 f821 	bl	8004058 <HAL_RCC_GetSysClockFreq>
 8004016:	4602      	mov	r2, r0
 8004018:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <HAL_RCC_ClockConfig+0x1c4>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	091b      	lsrs	r3, r3, #4
 800401e:	f003 030f 	and.w	r3, r3, #15
 8004022:	490a      	ldr	r1, [pc, #40]	@ (800404c <HAL_RCC_ClockConfig+0x1c8>)
 8004024:	5ccb      	ldrb	r3, [r1, r3]
 8004026:	fa22 f303 	lsr.w	r3, r2, r3
 800402a:	4a09      	ldr	r2, [pc, #36]	@ (8004050 <HAL_RCC_ClockConfig+0x1cc>)
 800402c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800402e:	4b09      	ldr	r3, [pc, #36]	@ (8004054 <HAL_RCC_ClockConfig+0x1d0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe fb2e 	bl	8002694 <HAL_InitTick>

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40022000 	.word	0x40022000
 8004048:	40021000 	.word	0x40021000
 800404c:	08009fec 	.word	0x08009fec
 8004050:	2000004c 	.word	0x2000004c
 8004054:	20000050 	.word	0x20000050

08004058 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	2300      	movs	r3, #0
 800406c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004072:	4b1e      	ldr	r3, [pc, #120]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x94>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	2b04      	cmp	r3, #4
 8004080:	d002      	beq.n	8004088 <HAL_RCC_GetSysClockFreq+0x30>
 8004082:	2b08      	cmp	r3, #8
 8004084:	d003      	beq.n	800408e <HAL_RCC_GetSysClockFreq+0x36>
 8004086:	e027      	b.n	80040d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004088:	4b19      	ldr	r3, [pc, #100]	@ (80040f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800408a:	613b      	str	r3, [r7, #16]
      break;
 800408c:	e027      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	0c9b      	lsrs	r3, r3, #18
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	4a17      	ldr	r2, [pc, #92]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004098:	5cd3      	ldrb	r3, [r2, r3]
 800409a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d010      	beq.n	80040c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040a6:	4b11      	ldr	r3, [pc, #68]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x94>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	0c5b      	lsrs	r3, r3, #17
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	4a11      	ldr	r2, [pc, #68]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040b2:	5cd3      	ldrb	r3, [r2, r3]
 80040b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a0d      	ldr	r2, [pc, #52]	@ (80040f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ba:	fb03 f202 	mul.w	r2, r3, r2
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	e004      	b.n	80040d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a0c      	ldr	r2, [pc, #48]	@ (80040fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	613b      	str	r3, [r7, #16]
      break;
 80040d6:	e002      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b05      	ldr	r3, [pc, #20]	@ (80040f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80040da:	613b      	str	r3, [r7, #16]
      break;
 80040dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040de:	693b      	ldr	r3, [r7, #16]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	371c      	adds	r7, #28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
 80040f0:	007a1200 	.word	0x007a1200
 80040f4:	0800a004 	.word	0x0800a004
 80040f8:	0800a014 	.word	0x0800a014
 80040fc:	003d0900 	.word	0x003d0900

08004100 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004104:	4b02      	ldr	r3, [pc, #8]	@ (8004110 <HAL_RCC_GetHCLKFreq+0x10>)
 8004106:	681b      	ldr	r3, [r3, #0]
}
 8004108:	4618      	mov	r0, r3
 800410a:	46bd      	mov	sp, r7
 800410c:	bc80      	pop	{r7}
 800410e:	4770      	bx	lr
 8004110:	2000004c 	.word	0x2000004c

08004114 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004118:	f7ff fff2 	bl	8004100 <HAL_RCC_GetHCLKFreq>
 800411c:	4602      	mov	r2, r0
 800411e:	4b05      	ldr	r3, [pc, #20]	@ (8004134 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	0a1b      	lsrs	r3, r3, #8
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	4903      	ldr	r1, [pc, #12]	@ (8004138 <HAL_RCC_GetPCLK1Freq+0x24>)
 800412a:	5ccb      	ldrb	r3, [r1, r3]
 800412c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004130:	4618      	mov	r0, r3
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40021000 	.word	0x40021000
 8004138:	08009ffc 	.word	0x08009ffc

0800413c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004140:	f7ff ffde 	bl	8004100 <HAL_RCC_GetHCLKFreq>
 8004144:	4602      	mov	r2, r0
 8004146:	4b05      	ldr	r3, [pc, #20]	@ (800415c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	0adb      	lsrs	r3, r3, #11
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	4903      	ldr	r1, [pc, #12]	@ (8004160 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004152:	5ccb      	ldrb	r3, [r1, r3]
 8004154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40021000 	.word	0x40021000
 8004160:	08009ffc 	.word	0x08009ffc

08004164 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800416c:	4b0a      	ldr	r3, [pc, #40]	@ (8004198 <RCC_Delay+0x34>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a0a      	ldr	r2, [pc, #40]	@ (800419c <RCC_Delay+0x38>)
 8004172:	fba2 2303 	umull	r2, r3, r2, r3
 8004176:	0a5b      	lsrs	r3, r3, #9
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	fb02 f303 	mul.w	r3, r2, r3
 800417e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004180:	bf00      	nop
  }
  while (Delay --);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	1e5a      	subs	r2, r3, #1
 8004186:	60fa      	str	r2, [r7, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f9      	bne.n	8004180 <RCC_Delay+0x1c>
}
 800418c:	bf00      	nop
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	bc80      	pop	{r7}
 8004196:	4770      	bx	lr
 8004198:	2000004c 	.word	0x2000004c
 800419c:	10624dd3 	.word	0x10624dd3

080041a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d07d      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80041bc:	2300      	movs	r3, #0
 80041be:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d10d      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	61d3      	str	r3, [r2, #28]
 80041d8:	4b49      	ldr	r3, [pc, #292]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041da:	69db      	ldr	r3, [r3, #28]
 80041dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	60bb      	str	r3, [r7, #8]
 80041e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e4:	2301      	movs	r3, #1
 80041e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e8:	4b46      	ldr	r3, [pc, #280]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d118      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f4:	4b43      	ldr	r3, [pc, #268]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a42      	ldr	r2, [pc, #264]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004200:	f7fe fa8a 	bl	8002718 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004206:	e008      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004208:	f7fe fa86 	bl	8002718 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b64      	cmp	r3, #100	@ 0x64
 8004214:	d901      	bls.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e06d      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421a:	4b3a      	ldr	r3, [pc, #232]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004226:	4b36      	ldr	r3, [pc, #216]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800422e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d02e      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	429a      	cmp	r2, r3
 8004242:	d027      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004244:	4b2e      	ldr	r3, [pc, #184]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800424c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800424e:	4b2e      	ldr	r3, [pc, #184]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004250:	2201      	movs	r2, #1
 8004252:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004254:	4b2c      	ldr	r3, [pc, #176]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800425a:	4a29      	ldr	r2, [pc, #164]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d014      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426a:	f7fe fa55 	bl	8002718 <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004270:	e00a      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004272:	f7fe fa51 	bl	8002718 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004280:	4293      	cmp	r3, r2
 8004282:	d901      	bls.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e036      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004288:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0ee      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004294:	4b1a      	ldr	r3, [pc, #104]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4917      	ldr	r1, [pc, #92]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d105      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ac:	4b14      	ldr	r3, [pc, #80]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ae:	69db      	ldr	r3, [r3, #28]
 80042b0:	4a13      	ldr	r2, [pc, #76]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d008      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	490b      	ldr	r1, [pc, #44]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042e2:	4b07      	ldr	r3, [pc, #28]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	4904      	ldr	r1, [pc, #16]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40021000 	.word	0x40021000
 8004304:	40007000 	.word	0x40007000
 8004308:	42420440 	.word	0x42420440

0800430c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e041      	b.n	80043a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7fd ff7e 	bl	8002234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	3304      	adds	r3, #4
 8004348:	4619      	mov	r1, r3
 800434a:	4610      	mov	r0, r2
 800434c:	f000 fcf4 	bl	8004d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b082      	sub	sp, #8
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e041      	b.n	8004440 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d106      	bne.n	80043d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7fd fe79 	bl	80020c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2202      	movs	r2, #2
 80043da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3304      	adds	r3, #4
 80043e6:	4619      	mov	r1, r3
 80043e8:	4610      	mov	r0, r2
 80043ea:	f000 fca5 	bl	8004d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3708      	adds	r7, #8
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <HAL_TIM_PWM_Start+0x24>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b01      	cmp	r3, #1
 8004462:	bf14      	ite	ne
 8004464:	2301      	movne	r3, #1
 8004466:	2300      	moveq	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	e022      	b.n	80044b2 <HAL_TIM_PWM_Start+0x6a>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b04      	cmp	r3, #4
 8004470:	d109      	bne.n	8004486 <HAL_TIM_PWM_Start+0x3e>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	bf14      	ite	ne
 800447e:	2301      	movne	r3, #1
 8004480:	2300      	moveq	r3, #0
 8004482:	b2db      	uxtb	r3, r3
 8004484:	e015      	b.n	80044b2 <HAL_TIM_PWM_Start+0x6a>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b08      	cmp	r3, #8
 800448a:	d109      	bne.n	80044a0 <HAL_TIM_PWM_Start+0x58>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b01      	cmp	r3, #1
 8004496:	bf14      	ite	ne
 8004498:	2301      	movne	r3, #1
 800449a:	2300      	moveq	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	e008      	b.n	80044b2 <HAL_TIM_PWM_Start+0x6a>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	bf14      	ite	ne
 80044ac:	2301      	movne	r3, #1
 80044ae:	2300      	moveq	r3, #0
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e05e      	b.n	8004578 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d104      	bne.n	80044ca <HAL_TIM_PWM_Start+0x82>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044c8:	e013      	b.n	80044f2 <HAL_TIM_PWM_Start+0xaa>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d104      	bne.n	80044da <HAL_TIM_PWM_Start+0x92>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044d8:	e00b      	b.n	80044f2 <HAL_TIM_PWM_Start+0xaa>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d104      	bne.n	80044ea <HAL_TIM_PWM_Start+0xa2>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044e8:	e003      	b.n	80044f2 <HAL_TIM_PWM_Start+0xaa>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2202      	movs	r2, #2
 80044ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2201      	movs	r2, #1
 80044f8:	6839      	ldr	r1, [r7, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fea8 	bl	8005250 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1e      	ldr	r2, [pc, #120]	@ (8004580 <HAL_TIM_PWM_Start+0x138>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d107      	bne.n	800451a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004518:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <HAL_TIM_PWM_Start+0x138>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00e      	beq.n	8004542 <HAL_TIM_PWM_Start+0xfa>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800452c:	d009      	beq.n	8004542 <HAL_TIM_PWM_Start+0xfa>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a14      	ldr	r2, [pc, #80]	@ (8004584 <HAL_TIM_PWM_Start+0x13c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d004      	beq.n	8004542 <HAL_TIM_PWM_Start+0xfa>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a12      	ldr	r2, [pc, #72]	@ (8004588 <HAL_TIM_PWM_Start+0x140>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d111      	bne.n	8004566 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b06      	cmp	r3, #6
 8004552:	d010      	beq.n	8004576 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0201 	orr.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004564:	e007      	b.n	8004576 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f042 0201 	orr.w	r2, r2, #1
 8004574:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40012c00 	.word	0x40012c00
 8004584:	40000400 	.word	0x40000400
 8004588:	40000800 	.word	0x40000800

0800458c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e093      	b.n	80046c8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d106      	bne.n	80045ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7fd fda5 	bl	8002104 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2202      	movs	r2, #2
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045d0:	f023 0307 	bic.w	r3, r3, #7
 80045d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3304      	adds	r3, #4
 80045de:	4619      	mov	r1, r3
 80045e0:	4610      	mov	r0, r2
 80045e2:	f000 fba9 	bl	8004d38 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800460e:	f023 0303 	bic.w	r3, r3, #3
 8004612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	021b      	lsls	r3, r3, #8
 800461e:	4313      	orrs	r3, r2
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800462c:	f023 030c 	bic.w	r3, r3, #12
 8004630:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004638:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800463c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	69db      	ldr	r3, [r3, #28]
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	4313      	orrs	r3, r2
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	4313      	orrs	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	011a      	lsls	r2, r3, #4
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	031b      	lsls	r3, r3, #12
 800465c:	4313      	orrs	r3, r2
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800466a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	4313      	orrs	r3, r2
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80046f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d110      	bne.n	8004722 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004700:	7bfb      	ldrb	r3, [r7, #15]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d102      	bne.n	800470c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004706:	7b7b      	ldrb	r3, [r7, #13]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d001      	beq.n	8004710 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e069      	b.n	80047e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2202      	movs	r2, #2
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004720:	e031      	b.n	8004786 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	2b04      	cmp	r3, #4
 8004726:	d110      	bne.n	800474a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004728:	7bbb      	ldrb	r3, [r7, #14]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d102      	bne.n	8004734 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800472e:	7b3b      	ldrb	r3, [r7, #12]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d001      	beq.n	8004738 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e055      	b.n	80047e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004748:	e01d      	b.n	8004786 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800474a:	7bfb      	ldrb	r3, [r7, #15]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d108      	bne.n	8004762 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004750:	7bbb      	ldrb	r3, [r7, #14]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d105      	bne.n	8004762 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004756:	7b7b      	ldrb	r3, [r7, #13]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d102      	bne.n	8004762 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800475c:	7b3b      	ldrb	r3, [r7, #12]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d001      	beq.n	8004766 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e03e      	b.n	80047e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2202      	movs	r2, #2
 800476a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2202      	movs	r2, #2
 8004772:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2202      	movs	r2, #2
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2202      	movs	r2, #2
 8004782:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <HAL_TIM_Encoder_Start+0xc4>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	2b04      	cmp	r3, #4
 8004790:	d008      	beq.n	80047a4 <HAL_TIM_Encoder_Start+0xd4>
 8004792:	e00f      	b.n	80047b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2201      	movs	r2, #1
 800479a:	2100      	movs	r1, #0
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fd57 	bl	8005250 <TIM_CCxChannelCmd>
      break;
 80047a2:	e016      	b.n	80047d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2201      	movs	r2, #1
 80047aa:	2104      	movs	r1, #4
 80047ac:	4618      	mov	r0, r3
 80047ae:	f000 fd4f 	bl	8005250 <TIM_CCxChannelCmd>
      break;
 80047b2:	e00e      	b.n	80047d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2201      	movs	r2, #1
 80047ba:	2100      	movs	r1, #0
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 fd47 	bl	8005250 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2201      	movs	r2, #1
 80047c8:	2104      	movs	r1, #4
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 fd40 	bl	8005250 <TIM_CCxChannelCmd>
      break;
 80047d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d020      	beq.n	8004850 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d01b      	beq.n	8004850 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0202 	mvn.w	r2, #2
 8004820:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fa63 	bl	8004d02 <HAL_TIM_IC_CaptureCallback>
 800483c:	e005      	b.n	800484a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 fa56 	bl	8004cf0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fa65 	bl	8004d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f003 0304 	and.w	r3, r3, #4
 8004856:	2b00      	cmp	r3, #0
 8004858:	d020      	beq.n	800489c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01b      	beq.n	800489c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f06f 0204 	mvn.w	r2, #4
 800486c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2202      	movs	r2, #2
 8004872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 fa3d 	bl	8004d02 <HAL_TIM_IC_CaptureCallback>
 8004888:	e005      	b.n	8004896 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fa30 	bl	8004cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fa3f 	bl	8004d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d020      	beq.n	80048e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f003 0308 	and.w	r3, r3, #8
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01b      	beq.n	80048e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f06f 0208 	mvn.w	r2, #8
 80048b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2204      	movs	r2, #4
 80048be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fa17 	bl	8004d02 <HAL_TIM_IC_CaptureCallback>
 80048d4:	e005      	b.n	80048e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fa0a 	bl	8004cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fa19 	bl	8004d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f003 0310 	and.w	r3, r3, #16
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d020      	beq.n	8004934 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f003 0310 	and.w	r3, r3, #16
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d01b      	beq.n	8004934 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 0210 	mvn.w	r2, #16
 8004904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2208      	movs	r2, #8
 800490a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f9f1 	bl	8004d02 <HAL_TIM_IC_CaptureCallback>
 8004920:	e005      	b.n	800492e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f9e4 	bl	8004cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f9f3 	bl	8004d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00c      	beq.n	8004958 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d007      	beq.n	8004958 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 0201 	mvn.w	r2, #1
 8004950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f9c3 	bl	8004cde <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00c      	beq.n	800497c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004968:	2b00      	cmp	r3, #0
 800496a:	d007      	beq.n	800497c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fd46 	bl	8005408 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00c      	beq.n	80049a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f9c3 	bl	8004d26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00c      	beq.n	80049c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f003 0320 	and.w	r3, r3, #32
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d007      	beq.n	80049c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f06f 0220 	mvn.w	r2, #32
 80049bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fd19 	bl	80053f6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049c4:	bf00      	nop
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e0ae      	b.n	8004b48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b0c      	cmp	r3, #12
 80049f6:	f200 809f 	bhi.w	8004b38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80049fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004a00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a00:	08004a35 	.word	0x08004a35
 8004a04:	08004b39 	.word	0x08004b39
 8004a08:	08004b39 	.word	0x08004b39
 8004a0c:	08004b39 	.word	0x08004b39
 8004a10:	08004a75 	.word	0x08004a75
 8004a14:	08004b39 	.word	0x08004b39
 8004a18:	08004b39 	.word	0x08004b39
 8004a1c:	08004b39 	.word	0x08004b39
 8004a20:	08004ab7 	.word	0x08004ab7
 8004a24:	08004b39 	.word	0x08004b39
 8004a28:	08004b39 	.word	0x08004b39
 8004a2c:	08004b39 	.word	0x08004b39
 8004a30:	08004af7 	.word	0x08004af7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68b9      	ldr	r1, [r7, #8]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 f9ea 	bl	8004e14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0208 	orr.w	r2, r2, #8
 8004a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0204 	bic.w	r2, r2, #4
 8004a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6999      	ldr	r1, [r3, #24]
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	619a      	str	r2, [r3, #24]
      break;
 8004a72:	e064      	b.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fa30 	bl	8004ee0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699a      	ldr	r2, [r3, #24]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699a      	ldr	r2, [r3, #24]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6999      	ldr	r1, [r3, #24]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	021a      	lsls	r2, r3, #8
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	619a      	str	r2, [r3, #24]
      break;
 8004ab4:	e043      	b.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68b9      	ldr	r1, [r7, #8]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fa79 	bl	8004fb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69da      	ldr	r2, [r3, #28]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f042 0208 	orr.w	r2, r2, #8
 8004ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69da      	ldr	r2, [r3, #28]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0204 	bic.w	r2, r2, #4
 8004ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69d9      	ldr	r1, [r3, #28]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	691a      	ldr	r2, [r3, #16]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	61da      	str	r2, [r3, #28]
      break;
 8004af4:	e023      	b.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68b9      	ldr	r1, [r7, #8]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fac3 	bl	8005088 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	69da      	ldr	r2, [r3, #28]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69d9      	ldr	r1, [r3, #28]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	021a      	lsls	r2, r3, #8
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	61da      	str	r2, [r3, #28]
      break;
 8004b36:	e002      	b.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	75fb      	strb	r3, [r7, #23]
      break;
 8004b3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3718      	adds	r7, #24
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_TIM_ConfigClockSource+0x1c>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e0b4      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x186>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ba4:	d03e      	beq.n	8004c24 <HAL_TIM_ConfigClockSource+0xd4>
 8004ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004baa:	f200 8087 	bhi.w	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb2:	f000 8086 	beq.w	8004cc2 <HAL_TIM_ConfigClockSource+0x172>
 8004bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bba:	d87f      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bbc:	2b70      	cmp	r3, #112	@ 0x70
 8004bbe:	d01a      	beq.n	8004bf6 <HAL_TIM_ConfigClockSource+0xa6>
 8004bc0:	2b70      	cmp	r3, #112	@ 0x70
 8004bc2:	d87b      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bc4:	2b60      	cmp	r3, #96	@ 0x60
 8004bc6:	d050      	beq.n	8004c6a <HAL_TIM_ConfigClockSource+0x11a>
 8004bc8:	2b60      	cmp	r3, #96	@ 0x60
 8004bca:	d877      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bcc:	2b50      	cmp	r3, #80	@ 0x50
 8004bce:	d03c      	beq.n	8004c4a <HAL_TIM_ConfigClockSource+0xfa>
 8004bd0:	2b50      	cmp	r3, #80	@ 0x50
 8004bd2:	d873      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bd4:	2b40      	cmp	r3, #64	@ 0x40
 8004bd6:	d058      	beq.n	8004c8a <HAL_TIM_ConfigClockSource+0x13a>
 8004bd8:	2b40      	cmp	r3, #64	@ 0x40
 8004bda:	d86f      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bdc:	2b30      	cmp	r3, #48	@ 0x30
 8004bde:	d064      	beq.n	8004caa <HAL_TIM_ConfigClockSource+0x15a>
 8004be0:	2b30      	cmp	r3, #48	@ 0x30
 8004be2:	d86b      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004be4:	2b20      	cmp	r3, #32
 8004be6:	d060      	beq.n	8004caa <HAL_TIM_ConfigClockSource+0x15a>
 8004be8:	2b20      	cmp	r3, #32
 8004bea:	d867      	bhi.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d05c      	beq.n	8004caa <HAL_TIM_ConfigClockSource+0x15a>
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	d05a      	beq.n	8004caa <HAL_TIM_ConfigClockSource+0x15a>
 8004bf4:	e062      	b.n	8004cbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c06:	f000 fb04 	bl	8005212 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	609a      	str	r2, [r3, #8]
      break;
 8004c22:	e04f      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c34:	f000 faed 	bl	8005212 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c46:	609a      	str	r2, [r3, #8]
      break;
 8004c48:	e03c      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c56:	461a      	mov	r2, r3
 8004c58:	f000 fa64 	bl	8005124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2150      	movs	r1, #80	@ 0x50
 8004c62:	4618      	mov	r0, r3
 8004c64:	f000 fabb 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004c68:	e02c      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c76:	461a      	mov	r2, r3
 8004c78:	f000 fa82 	bl	8005180 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2160      	movs	r1, #96	@ 0x60
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 faab 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004c88:	e01c      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c96:	461a      	mov	r2, r3
 8004c98:	f000 fa44 	bl	8005124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2140      	movs	r1, #64	@ 0x40
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f000 fa9b 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004ca8:	e00c      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	f000 fa92 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004cba:	e003      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004cc0:	e000      	b.n	8004cc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bc80      	pop	{r7}
 8004cee:	4770      	bx	lr

08004cf0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr

08004d02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d0a:	bf00      	nop
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr

08004d14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d1c:	bf00      	nop
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr

08004d26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d2e:	bf00      	nop
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bc80      	pop	{r7}
 8004d36:	4770      	bx	lr

08004d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a2f      	ldr	r2, [pc, #188]	@ (8004e08 <TIM_Base_SetConfig+0xd0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d00b      	beq.n	8004d68 <TIM_Base_SetConfig+0x30>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d56:	d007      	beq.n	8004d68 <TIM_Base_SetConfig+0x30>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004e0c <TIM_Base_SetConfig+0xd4>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d003      	beq.n	8004d68 <TIM_Base_SetConfig+0x30>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a2b      	ldr	r2, [pc, #172]	@ (8004e10 <TIM_Base_SetConfig+0xd8>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d108      	bne.n	8004d7a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a22      	ldr	r2, [pc, #136]	@ (8004e08 <TIM_Base_SetConfig+0xd0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00b      	beq.n	8004d9a <TIM_Base_SetConfig+0x62>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d88:	d007      	beq.n	8004d9a <TIM_Base_SetConfig+0x62>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004e0c <TIM_Base_SetConfig+0xd4>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d003      	beq.n	8004d9a <TIM_Base_SetConfig+0x62>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a1e      	ldr	r2, [pc, #120]	@ (8004e10 <TIM_Base_SetConfig+0xd8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d108      	bne.n	8004dac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8004e08 <TIM_Base_SetConfig+0xd0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d103      	bne.n	8004de0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f023 0201 	bic.w	r2, r3, #1
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	611a      	str	r2, [r3, #16]
  }
}
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bc80      	pop	{r7}
 8004e06:	4770      	bx	lr
 8004e08:	40012c00 	.word	0x40012c00
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40000800 	.word	0x40000800

08004e14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f023 0201 	bic.w	r2, r3, #1
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0303 	bic.w	r3, r3, #3
 8004e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f023 0302 	bic.w	r3, r3, #2
 8004e5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004edc <TIM_OC1_SetConfig+0xc8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d10c      	bne.n	8004e8a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	f023 0308 	bic.w	r3, r3, #8
 8004e76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f023 0304 	bic.w	r3, r3, #4
 8004e88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a13      	ldr	r2, [pc, #76]	@ (8004edc <TIM_OC1_SetConfig+0xc8>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d111      	bne.n	8004eb6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	621a      	str	r2, [r3, #32]
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	40012c00 	.word	0x40012c00

08004ee0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f023 0210 	bic.w	r2, r3, #16
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f023 0320 	bic.w	r3, r3, #32
 8004f2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb0 <TIM_OC2_SetConfig+0xd0>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d10d      	bne.n	8004f5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a14      	ldr	r2, [pc, #80]	@ (8004fb0 <TIM_OC2_SetConfig+0xd0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d113      	bne.n	8004f8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	621a      	str	r2, [r3, #32]
}
 8004fa6:	bf00      	nop
 8004fa8:	371c      	adds	r7, #28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr
 8004fb0:	40012c00 	.word	0x40012c00

08004fb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b087      	sub	sp, #28
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0303 	bic.w	r3, r3, #3
 8004fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a1d      	ldr	r2, [pc, #116]	@ (8005084 <TIM_OC3_SetConfig+0xd0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10d      	bne.n	800502e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005018:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	021b      	lsls	r3, r3, #8
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800502c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a14      	ldr	r2, [pc, #80]	@ (8005084 <TIM_OC3_SetConfig+0xd0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d113      	bne.n	800505e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800503c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4313      	orrs	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4313      	orrs	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	621a      	str	r2, [r3, #32]
}
 8005078:	bf00      	nop
 800507a:	371c      	adds	r7, #28
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40012c00 	.word	0x40012c00

08005088 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	031b      	lsls	r3, r3, #12
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a0f      	ldr	r2, [pc, #60]	@ (8005120 <TIM_OC4_SetConfig+0x98>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d109      	bne.n	80050fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	019b      	lsls	r3, r3, #6
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr
 8005120:	40012c00 	.word	0x40012c00

08005124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	f023 0201 	bic.w	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800514e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 030a 	bic.w	r3, r3, #10
 8005160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	f023 0210 	bic.w	r2, r3, #16
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	031b      	lsls	r3, r3, #12
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	621a      	str	r2, [r3, #32]
}
 80051d4:	bf00      	nop
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr

080051de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f043 0307 	orr.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005212:	b480      	push	{r7}
 8005214:	b087      	sub	sp, #28
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800522c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	021a      	lsls	r2, r3, #8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	431a      	orrs	r2, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	4313      	orrs	r3, r2
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	609a      	str	r2, [r3, #8]
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr

08005250 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f003 031f 	and.w	r3, r3, #31
 8005262:	2201      	movs	r2, #1
 8005264:	fa02 f303 	lsl.w	r3, r2, r3
 8005268:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6a1a      	ldr	r2, [r3, #32]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	43db      	mvns	r3, r3
 8005272:	401a      	ands	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a1a      	ldr	r2, [r3, #32]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f003 031f 	and.w	r3, r3, #31
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	fa01 f303 	lsl.w	r3, r1, r3
 8005288:	431a      	orrs	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	bf00      	nop
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr

08005298 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d101      	bne.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052ac:	2302      	movs	r3, #2
 80052ae:	e046      	b.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a16      	ldr	r2, [pc, #88]	@ (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00e      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052fc:	d009      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a12      	ldr	r2, [pc, #72]	@ (800534c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d004      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a10      	ldr	r2, [pc, #64]	@ (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d10c      	bne.n	800532c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	4313      	orrs	r3, r2
 8005322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr
 8005348:	40012c00 	.word	0x40012c00
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800

08005354 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800535e:	2300      	movs	r3, #0
 8005360:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005368:	2b01      	cmp	r3, #1
 800536a:	d101      	bne.n	8005370 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800536c:	2302      	movs	r3, #2
 800536e:	e03d      	b.n	80053ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bc80      	pop	{r7}
 80053f4:	4770      	bx	lr

080053f6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	bc80      	pop	{r7}
 8005406:	4770      	bx	lr

08005408 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	bc80      	pop	{r7}
 8005418:	4770      	bx	lr

0800541a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b082      	sub	sp, #8
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e042      	b.n	80054b2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d106      	bne.n	8005446 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7fc ff51 	bl	80022e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2224      	movs	r2, #36	@ 0x24
 800544a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800545c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f972 	bl	8005748 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005472:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695a      	ldr	r2, [r3, #20]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005482:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005492:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2220      	movs	r2, #32
 800549e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3708      	adds	r7, #8
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b08a      	sub	sp, #40	@ 0x28
 80054be:	af02      	add	r7, sp, #8
 80054c0:	60f8      	str	r0, [r7, #12]
 80054c2:	60b9      	str	r1, [r7, #8]
 80054c4:	603b      	str	r3, [r7, #0]
 80054c6:	4613      	mov	r3, r2
 80054c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b20      	cmp	r3, #32
 80054d8:	d175      	bne.n	80055c6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d002      	beq.n	80054e6 <HAL_UART_Transmit+0x2c>
 80054e0:	88fb      	ldrh	r3, [r7, #6]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e06e      	b.n	80055c8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2221      	movs	r2, #33	@ 0x21
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054f8:	f7fd f90e 	bl	8002718 <HAL_GetTick>
 80054fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	88fa      	ldrh	r2, [r7, #6]
 8005502:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	88fa      	ldrh	r2, [r7, #6]
 8005508:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005512:	d108      	bne.n	8005526 <HAL_UART_Transmit+0x6c>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d104      	bne.n	8005526 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800551c:	2300      	movs	r3, #0
 800551e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	61bb      	str	r3, [r7, #24]
 8005524:	e003      	b.n	800552e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800552a:	2300      	movs	r3, #0
 800552c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800552e:	e02e      	b.n	800558e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2200      	movs	r2, #0
 8005538:	2180      	movs	r1, #128	@ 0x80
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 f848 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d005      	beq.n	8005552 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e03a      	b.n	80055c8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10b      	bne.n	8005570 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	881b      	ldrh	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005566:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	3302      	adds	r3, #2
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	e007      	b.n	8005580 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	781a      	ldrb	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	3301      	adds	r3, #1
 800557e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005584:	b29b      	uxth	r3, r3
 8005586:	3b01      	subs	r3, #1
 8005588:	b29a      	uxth	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1cb      	bne.n	8005530 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2200      	movs	r2, #0
 80055a0:	2140      	movs	r1, #64	@ 0x40
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 f814 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e006      	b.n	80055c8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e000      	b.n	80055c8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80055c6:	2302      	movs	r3, #2
  }
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3720      	adds	r7, #32
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	603b      	str	r3, [r7, #0]
 80055dc:	4613      	mov	r3, r2
 80055de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e0:	e03b      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e8:	d037      	beq.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ea:	f7fd f895 	bl	8002718 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	6a3a      	ldr	r2, [r7, #32]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d302      	bcc.n	8005600 <UART_WaitOnFlagUntilTimeout+0x30>
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e03a      	b.n	800567a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f003 0304 	and.w	r3, r3, #4
 800560e:	2b00      	cmp	r3, #0
 8005610:	d023      	beq.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	2b80      	cmp	r3, #128	@ 0x80
 8005616:	d020      	beq.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2b40      	cmp	r3, #64	@ 0x40
 800561c:	d01d      	beq.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0308 	and.w	r3, r3, #8
 8005628:	2b08      	cmp	r3, #8
 800562a:	d116      	bne.n	800565a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800562c:	2300      	movs	r3, #0
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 f81d 	bl	8005682 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2208      	movs	r2, #8
 800564c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e00f      	b.n	800567a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	4013      	ands	r3, r2
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	429a      	cmp	r2, r3
 8005668:	bf0c      	ite	eq
 800566a:	2301      	moveq	r3, #1
 800566c:	2300      	movne	r3, #0
 800566e:	b2db      	uxtb	r3, r3
 8005670:	461a      	mov	r2, r3
 8005672:	79fb      	ldrb	r3, [r7, #7]
 8005674:	429a      	cmp	r2, r3
 8005676:	d0b4      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005682:	b480      	push	{r7}
 8005684:	b095      	sub	sp, #84	@ 0x54
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	330c      	adds	r3, #12
 8005690:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005694:	e853 3f00 	ldrex	r3, [r3]
 8005698:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	330c      	adds	r3, #12
 80056a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80056ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056b2:	e841 2300 	strex	r3, r2, [r1]
 80056b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1e5      	bne.n	800568a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	3314      	adds	r3, #20
 80056c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	e853 3f00 	ldrex	r3, [r3]
 80056cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	f023 0301 	bic.w	r3, r3, #1
 80056d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056e6:	e841 2300 	strex	r3, r2, [r1]
 80056ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1e5      	bne.n	80056be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d119      	bne.n	800572e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	e853 3f00 	ldrex	r3, [r3]
 8005708:	60bb      	str	r3, [r7, #8]
   return(result);
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f023 0310 	bic.w	r3, r3, #16
 8005710:	647b      	str	r3, [r7, #68]	@ 0x44
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800571a:	61ba      	str	r2, [r7, #24]
 800571c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571e:	6979      	ldr	r1, [r7, #20]
 8005720:	69ba      	ldr	r2, [r7, #24]
 8005722:	e841 2300 	strex	r3, r2, [r1]
 8005726:	613b      	str	r3, [r7, #16]
   return(result);
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1e5      	bne.n	80056fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2220      	movs	r2, #32
 8005732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800573c:	bf00      	nop
 800573e:	3754      	adds	r7, #84	@ 0x54
 8005740:	46bd      	mov	sp, r7
 8005742:	bc80      	pop	{r7}
 8005744:	4770      	bx	lr
	...

08005748 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	431a      	orrs	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	4313      	orrs	r3, r2
 8005776:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005782:	f023 030c 	bic.w	r3, r3, #12
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	6812      	ldr	r2, [r2, #0]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	430b      	orrs	r3, r1
 800578e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699a      	ldr	r2, [r3, #24]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a2c      	ldr	r2, [pc, #176]	@ (800585c <UART_SetConfig+0x114>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d103      	bne.n	80057b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80057b0:	f7fe fcc4 	bl	800413c <HAL_RCC_GetPCLK2Freq>
 80057b4:	60f8      	str	r0, [r7, #12]
 80057b6:	e002      	b.n	80057be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80057b8:	f7fe fcac 	bl	8004114 <HAL_RCC_GetPCLK1Freq>
 80057bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4613      	mov	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	009a      	lsls	r2, r3, #2
 80057c8:	441a      	add	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d4:	4a22      	ldr	r2, [pc, #136]	@ (8005860 <UART_SetConfig+0x118>)
 80057d6:	fba2 2303 	umull	r2, r3, r2, r3
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	0119      	lsls	r1, r3, #4
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	4613      	mov	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4413      	add	r3, r2
 80057e6:	009a      	lsls	r2, r3, #2
 80057e8:	441a      	add	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80057f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005860 <UART_SetConfig+0x118>)
 80057f6:	fba3 0302 	umull	r0, r3, r3, r2
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	2064      	movs	r0, #100	@ 0x64
 80057fe:	fb00 f303 	mul.w	r3, r0, r3
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	3332      	adds	r3, #50	@ 0x32
 8005808:	4a15      	ldr	r2, [pc, #84]	@ (8005860 <UART_SetConfig+0x118>)
 800580a:	fba2 2303 	umull	r2, r3, r2, r3
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005814:	4419      	add	r1, r3
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	4613      	mov	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	009a      	lsls	r2, r3, #2
 8005820:	441a      	add	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	fbb2 f2f3 	udiv	r2, r2, r3
 800582c:	4b0c      	ldr	r3, [pc, #48]	@ (8005860 <UART_SetConfig+0x118>)
 800582e:	fba3 0302 	umull	r0, r3, r3, r2
 8005832:	095b      	lsrs	r3, r3, #5
 8005834:	2064      	movs	r0, #100	@ 0x64
 8005836:	fb00 f303 	mul.w	r3, r0, r3
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	3332      	adds	r3, #50	@ 0x32
 8005840:	4a07      	ldr	r2, [pc, #28]	@ (8005860 <UART_SetConfig+0x118>)
 8005842:	fba2 2303 	umull	r2, r3, r2, r3
 8005846:	095b      	lsrs	r3, r3, #5
 8005848:	f003 020f 	and.w	r2, r3, #15
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	440a      	add	r2, r1
 8005852:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005854:	bf00      	nop
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	40013800 	.word	0x40013800
 8005860:	51eb851f 	.word	0x51eb851f

08005864 <__cvt>:
 8005864:	2b00      	cmp	r3, #0
 8005866:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800586a:	461d      	mov	r5, r3
 800586c:	bfbb      	ittet	lt
 800586e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005872:	461d      	movlt	r5, r3
 8005874:	2300      	movge	r3, #0
 8005876:	232d      	movlt	r3, #45	@ 0x2d
 8005878:	b088      	sub	sp, #32
 800587a:	4614      	mov	r4, r2
 800587c:	bfb8      	it	lt
 800587e:	4614      	movlt	r4, r2
 8005880:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005882:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005884:	7013      	strb	r3, [r2, #0]
 8005886:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005888:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800588c:	f023 0820 	bic.w	r8, r3, #32
 8005890:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005894:	d005      	beq.n	80058a2 <__cvt+0x3e>
 8005896:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800589a:	d100      	bne.n	800589e <__cvt+0x3a>
 800589c:	3601      	adds	r6, #1
 800589e:	2302      	movs	r3, #2
 80058a0:	e000      	b.n	80058a4 <__cvt+0x40>
 80058a2:	2303      	movs	r3, #3
 80058a4:	aa07      	add	r2, sp, #28
 80058a6:	9204      	str	r2, [sp, #16]
 80058a8:	aa06      	add	r2, sp, #24
 80058aa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80058ae:	e9cd 3600 	strd	r3, r6, [sp]
 80058b2:	4622      	mov	r2, r4
 80058b4:	462b      	mov	r3, r5
 80058b6:	f001 f8b3 	bl	8006a20 <_dtoa_r>
 80058ba:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80058be:	4607      	mov	r7, r0
 80058c0:	d119      	bne.n	80058f6 <__cvt+0x92>
 80058c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80058c4:	07db      	lsls	r3, r3, #31
 80058c6:	d50e      	bpl.n	80058e6 <__cvt+0x82>
 80058c8:	eb00 0906 	add.w	r9, r0, r6
 80058cc:	2200      	movs	r2, #0
 80058ce:	2300      	movs	r3, #0
 80058d0:	4620      	mov	r0, r4
 80058d2:	4629      	mov	r1, r5
 80058d4:	f7fb f868 	bl	80009a8 <__aeabi_dcmpeq>
 80058d8:	b108      	cbz	r0, 80058de <__cvt+0x7a>
 80058da:	f8cd 901c 	str.w	r9, [sp, #28]
 80058de:	2230      	movs	r2, #48	@ 0x30
 80058e0:	9b07      	ldr	r3, [sp, #28]
 80058e2:	454b      	cmp	r3, r9
 80058e4:	d31e      	bcc.n	8005924 <__cvt+0xc0>
 80058e6:	4638      	mov	r0, r7
 80058e8:	9b07      	ldr	r3, [sp, #28]
 80058ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80058ec:	1bdb      	subs	r3, r3, r7
 80058ee:	6013      	str	r3, [r2, #0]
 80058f0:	b008      	add	sp, #32
 80058f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80058fa:	eb00 0906 	add.w	r9, r0, r6
 80058fe:	d1e5      	bne.n	80058cc <__cvt+0x68>
 8005900:	7803      	ldrb	r3, [r0, #0]
 8005902:	2b30      	cmp	r3, #48	@ 0x30
 8005904:	d10a      	bne.n	800591c <__cvt+0xb8>
 8005906:	2200      	movs	r2, #0
 8005908:	2300      	movs	r3, #0
 800590a:	4620      	mov	r0, r4
 800590c:	4629      	mov	r1, r5
 800590e:	f7fb f84b 	bl	80009a8 <__aeabi_dcmpeq>
 8005912:	b918      	cbnz	r0, 800591c <__cvt+0xb8>
 8005914:	f1c6 0601 	rsb	r6, r6, #1
 8005918:	f8ca 6000 	str.w	r6, [sl]
 800591c:	f8da 3000 	ldr.w	r3, [sl]
 8005920:	4499      	add	r9, r3
 8005922:	e7d3      	b.n	80058cc <__cvt+0x68>
 8005924:	1c59      	adds	r1, r3, #1
 8005926:	9107      	str	r1, [sp, #28]
 8005928:	701a      	strb	r2, [r3, #0]
 800592a:	e7d9      	b.n	80058e0 <__cvt+0x7c>

0800592c <__exponent>:
 800592c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800592e:	2900      	cmp	r1, #0
 8005930:	bfb6      	itet	lt
 8005932:	232d      	movlt	r3, #45	@ 0x2d
 8005934:	232b      	movge	r3, #43	@ 0x2b
 8005936:	4249      	neglt	r1, r1
 8005938:	2909      	cmp	r1, #9
 800593a:	7002      	strb	r2, [r0, #0]
 800593c:	7043      	strb	r3, [r0, #1]
 800593e:	dd29      	ble.n	8005994 <__exponent+0x68>
 8005940:	f10d 0307 	add.w	r3, sp, #7
 8005944:	461d      	mov	r5, r3
 8005946:	270a      	movs	r7, #10
 8005948:	fbb1 f6f7 	udiv	r6, r1, r7
 800594c:	461a      	mov	r2, r3
 800594e:	fb07 1416 	mls	r4, r7, r6, r1
 8005952:	3430      	adds	r4, #48	@ 0x30
 8005954:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005958:	460c      	mov	r4, r1
 800595a:	2c63      	cmp	r4, #99	@ 0x63
 800595c:	4631      	mov	r1, r6
 800595e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005962:	dcf1      	bgt.n	8005948 <__exponent+0x1c>
 8005964:	3130      	adds	r1, #48	@ 0x30
 8005966:	1e94      	subs	r4, r2, #2
 8005968:	f803 1c01 	strb.w	r1, [r3, #-1]
 800596c:	4623      	mov	r3, r4
 800596e:	1c41      	adds	r1, r0, #1
 8005970:	42ab      	cmp	r3, r5
 8005972:	d30a      	bcc.n	800598a <__exponent+0x5e>
 8005974:	f10d 0309 	add.w	r3, sp, #9
 8005978:	1a9b      	subs	r3, r3, r2
 800597a:	42ac      	cmp	r4, r5
 800597c:	bf88      	it	hi
 800597e:	2300      	movhi	r3, #0
 8005980:	3302      	adds	r3, #2
 8005982:	4403      	add	r3, r0
 8005984:	1a18      	subs	r0, r3, r0
 8005986:	b003      	add	sp, #12
 8005988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800598a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800598e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005992:	e7ed      	b.n	8005970 <__exponent+0x44>
 8005994:	2330      	movs	r3, #48	@ 0x30
 8005996:	3130      	adds	r1, #48	@ 0x30
 8005998:	7083      	strb	r3, [r0, #2]
 800599a:	70c1      	strb	r1, [r0, #3]
 800599c:	1d03      	adds	r3, r0, #4
 800599e:	e7f1      	b.n	8005984 <__exponent+0x58>

080059a0 <_printf_float>:
 80059a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a4:	b091      	sub	sp, #68	@ 0x44
 80059a6:	460c      	mov	r4, r1
 80059a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80059ac:	4616      	mov	r6, r2
 80059ae:	461f      	mov	r7, r3
 80059b0:	4605      	mov	r5, r0
 80059b2:	f000 ff21 	bl	80067f8 <_localeconv_r>
 80059b6:	6803      	ldr	r3, [r0, #0]
 80059b8:	4618      	mov	r0, r3
 80059ba:	9308      	str	r3, [sp, #32]
 80059bc:	f7fa fbc8 	bl	8000150 <strlen>
 80059c0:	2300      	movs	r3, #0
 80059c2:	930e      	str	r3, [sp, #56]	@ 0x38
 80059c4:	f8d8 3000 	ldr.w	r3, [r8]
 80059c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80059ca:	3307      	adds	r3, #7
 80059cc:	f023 0307 	bic.w	r3, r3, #7
 80059d0:	f103 0208 	add.w	r2, r3, #8
 80059d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80059d8:	f8d4 b000 	ldr.w	fp, [r4]
 80059dc:	f8c8 2000 	str.w	r2, [r8]
 80059e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80059e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059ea:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80059ee:	f04f 32ff 	mov.w	r2, #4294967295
 80059f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80059fa:	4b9c      	ldr	r3, [pc, #624]	@ (8005c6c <_printf_float+0x2cc>)
 80059fc:	f7fb f806 	bl	8000a0c <__aeabi_dcmpun>
 8005a00:	bb70      	cbnz	r0, 8005a60 <_printf_float+0xc0>
 8005a02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a06:	f04f 32ff 	mov.w	r2, #4294967295
 8005a0a:	4b98      	ldr	r3, [pc, #608]	@ (8005c6c <_printf_float+0x2cc>)
 8005a0c:	f7fa ffe0 	bl	80009d0 <__aeabi_dcmple>
 8005a10:	bb30      	cbnz	r0, 8005a60 <_printf_float+0xc0>
 8005a12:	2200      	movs	r2, #0
 8005a14:	2300      	movs	r3, #0
 8005a16:	4640      	mov	r0, r8
 8005a18:	4649      	mov	r1, r9
 8005a1a:	f7fa ffcf 	bl	80009bc <__aeabi_dcmplt>
 8005a1e:	b110      	cbz	r0, 8005a26 <_printf_float+0x86>
 8005a20:	232d      	movs	r3, #45	@ 0x2d
 8005a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a26:	4a92      	ldr	r2, [pc, #584]	@ (8005c70 <_printf_float+0x2d0>)
 8005a28:	4b92      	ldr	r3, [pc, #584]	@ (8005c74 <_printf_float+0x2d4>)
 8005a2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a2e:	bf8c      	ite	hi
 8005a30:	4690      	movhi	r8, r2
 8005a32:	4698      	movls	r8, r3
 8005a34:	2303      	movs	r3, #3
 8005a36:	f04f 0900 	mov.w	r9, #0
 8005a3a:	6123      	str	r3, [r4, #16]
 8005a3c:	f02b 0304 	bic.w	r3, fp, #4
 8005a40:	6023      	str	r3, [r4, #0]
 8005a42:	4633      	mov	r3, r6
 8005a44:	4621      	mov	r1, r4
 8005a46:	4628      	mov	r0, r5
 8005a48:	9700      	str	r7, [sp, #0]
 8005a4a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005a4c:	f000 f9d4 	bl	8005df8 <_printf_common>
 8005a50:	3001      	adds	r0, #1
 8005a52:	f040 8090 	bne.w	8005b76 <_printf_float+0x1d6>
 8005a56:	f04f 30ff 	mov.w	r0, #4294967295
 8005a5a:	b011      	add	sp, #68	@ 0x44
 8005a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a60:	4642      	mov	r2, r8
 8005a62:	464b      	mov	r3, r9
 8005a64:	4640      	mov	r0, r8
 8005a66:	4649      	mov	r1, r9
 8005a68:	f7fa ffd0 	bl	8000a0c <__aeabi_dcmpun>
 8005a6c:	b148      	cbz	r0, 8005a82 <_printf_float+0xe2>
 8005a6e:	464b      	mov	r3, r9
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bfb8      	it	lt
 8005a74:	232d      	movlt	r3, #45	@ 0x2d
 8005a76:	4a80      	ldr	r2, [pc, #512]	@ (8005c78 <_printf_float+0x2d8>)
 8005a78:	bfb8      	it	lt
 8005a7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8005c7c <_printf_float+0x2dc>)
 8005a80:	e7d3      	b.n	8005a2a <_printf_float+0x8a>
 8005a82:	6863      	ldr	r3, [r4, #4]
 8005a84:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	d13f      	bne.n	8005b0c <_printf_float+0x16c>
 8005a8c:	2306      	movs	r3, #6
 8005a8e:	6063      	str	r3, [r4, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005a96:	6023      	str	r3, [r4, #0]
 8005a98:	9206      	str	r2, [sp, #24]
 8005a9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8005a9c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005aa0:	aa0d      	add	r2, sp, #52	@ 0x34
 8005aa2:	9203      	str	r2, [sp, #12]
 8005aa4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005aa8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005aac:	6863      	ldr	r3, [r4, #4]
 8005aae:	4642      	mov	r2, r8
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	464b      	mov	r3, r9
 8005ab6:	910a      	str	r1, [sp, #40]	@ 0x28
 8005ab8:	f7ff fed4 	bl	8005864 <__cvt>
 8005abc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005abe:	4680      	mov	r8, r0
 8005ac0:	2947      	cmp	r1, #71	@ 0x47
 8005ac2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005ac4:	d128      	bne.n	8005b18 <_printf_float+0x178>
 8005ac6:	1cc8      	adds	r0, r1, #3
 8005ac8:	db02      	blt.n	8005ad0 <_printf_float+0x130>
 8005aca:	6863      	ldr	r3, [r4, #4]
 8005acc:	4299      	cmp	r1, r3
 8005ace:	dd40      	ble.n	8005b52 <_printf_float+0x1b2>
 8005ad0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ad4:	fa5f fa8a 	uxtb.w	sl, sl
 8005ad8:	4652      	mov	r2, sl
 8005ada:	3901      	subs	r1, #1
 8005adc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ae0:	910d      	str	r1, [sp, #52]	@ 0x34
 8005ae2:	f7ff ff23 	bl	800592c <__exponent>
 8005ae6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ae8:	4681      	mov	r9, r0
 8005aea:	1813      	adds	r3, r2, r0
 8005aec:	2a01      	cmp	r2, #1
 8005aee:	6123      	str	r3, [r4, #16]
 8005af0:	dc02      	bgt.n	8005af8 <_printf_float+0x158>
 8005af2:	6822      	ldr	r2, [r4, #0]
 8005af4:	07d2      	lsls	r2, r2, #31
 8005af6:	d501      	bpl.n	8005afc <_printf_float+0x15c>
 8005af8:	3301      	adds	r3, #1
 8005afa:	6123      	str	r3, [r4, #16]
 8005afc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d09e      	beq.n	8005a42 <_printf_float+0xa2>
 8005b04:	232d      	movs	r3, #45	@ 0x2d
 8005b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b0a:	e79a      	b.n	8005a42 <_printf_float+0xa2>
 8005b0c:	2947      	cmp	r1, #71	@ 0x47
 8005b0e:	d1bf      	bne.n	8005a90 <_printf_float+0xf0>
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1bd      	bne.n	8005a90 <_printf_float+0xf0>
 8005b14:	2301      	movs	r3, #1
 8005b16:	e7ba      	b.n	8005a8e <_printf_float+0xee>
 8005b18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b1c:	d9dc      	bls.n	8005ad8 <_printf_float+0x138>
 8005b1e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b22:	d118      	bne.n	8005b56 <_printf_float+0x1b6>
 8005b24:	2900      	cmp	r1, #0
 8005b26:	6863      	ldr	r3, [r4, #4]
 8005b28:	dd0b      	ble.n	8005b42 <_printf_float+0x1a2>
 8005b2a:	6121      	str	r1, [r4, #16]
 8005b2c:	b913      	cbnz	r3, 8005b34 <_printf_float+0x194>
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	07d0      	lsls	r0, r2, #31
 8005b32:	d502      	bpl.n	8005b3a <_printf_float+0x19a>
 8005b34:	3301      	adds	r3, #1
 8005b36:	440b      	add	r3, r1
 8005b38:	6123      	str	r3, [r4, #16]
 8005b3a:	f04f 0900 	mov.w	r9, #0
 8005b3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005b40:	e7dc      	b.n	8005afc <_printf_float+0x15c>
 8005b42:	b913      	cbnz	r3, 8005b4a <_printf_float+0x1aa>
 8005b44:	6822      	ldr	r2, [r4, #0]
 8005b46:	07d2      	lsls	r2, r2, #31
 8005b48:	d501      	bpl.n	8005b4e <_printf_float+0x1ae>
 8005b4a:	3302      	adds	r3, #2
 8005b4c:	e7f4      	b.n	8005b38 <_printf_float+0x198>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e7f2      	b.n	8005b38 <_printf_float+0x198>
 8005b52:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005b56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b58:	4299      	cmp	r1, r3
 8005b5a:	db05      	blt.n	8005b68 <_printf_float+0x1c8>
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	6121      	str	r1, [r4, #16]
 8005b60:	07d8      	lsls	r0, r3, #31
 8005b62:	d5ea      	bpl.n	8005b3a <_printf_float+0x19a>
 8005b64:	1c4b      	adds	r3, r1, #1
 8005b66:	e7e7      	b.n	8005b38 <_printf_float+0x198>
 8005b68:	2900      	cmp	r1, #0
 8005b6a:	bfcc      	ite	gt
 8005b6c:	2201      	movgt	r2, #1
 8005b6e:	f1c1 0202 	rsble	r2, r1, #2
 8005b72:	4413      	add	r3, r2
 8005b74:	e7e0      	b.n	8005b38 <_printf_float+0x198>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	055a      	lsls	r2, r3, #21
 8005b7a:	d407      	bmi.n	8005b8c <_printf_float+0x1ec>
 8005b7c:	6923      	ldr	r3, [r4, #16]
 8005b7e:	4642      	mov	r2, r8
 8005b80:	4631      	mov	r1, r6
 8005b82:	4628      	mov	r0, r5
 8005b84:	47b8      	blx	r7
 8005b86:	3001      	adds	r0, #1
 8005b88:	d12b      	bne.n	8005be2 <_printf_float+0x242>
 8005b8a:	e764      	b.n	8005a56 <_printf_float+0xb6>
 8005b8c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b90:	f240 80dc 	bls.w	8005d4c <_printf_float+0x3ac>
 8005b94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b98:	2200      	movs	r2, #0
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	f7fa ff04 	bl	80009a8 <__aeabi_dcmpeq>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	d033      	beq.n	8005c0c <_printf_float+0x26c>
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	4631      	mov	r1, r6
 8005ba8:	4628      	mov	r0, r5
 8005baa:	4a35      	ldr	r2, [pc, #212]	@ (8005c80 <_printf_float+0x2e0>)
 8005bac:	47b8      	blx	r7
 8005bae:	3001      	adds	r0, #1
 8005bb0:	f43f af51 	beq.w	8005a56 <_printf_float+0xb6>
 8005bb4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005bb8:	4543      	cmp	r3, r8
 8005bba:	db02      	blt.n	8005bc2 <_printf_float+0x222>
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	07d8      	lsls	r0, r3, #31
 8005bc0:	d50f      	bpl.n	8005be2 <_printf_float+0x242>
 8005bc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	f43f af42 	beq.w	8005a56 <_printf_float+0xb6>
 8005bd2:	f04f 0900 	mov.w	r9, #0
 8005bd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bda:	f104 0a1a 	add.w	sl, r4, #26
 8005bde:	45c8      	cmp	r8, r9
 8005be0:	dc09      	bgt.n	8005bf6 <_printf_float+0x256>
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	079b      	lsls	r3, r3, #30
 8005be6:	f100 8102 	bmi.w	8005dee <_printf_float+0x44e>
 8005bea:	68e0      	ldr	r0, [r4, #12]
 8005bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bee:	4298      	cmp	r0, r3
 8005bf0:	bfb8      	it	lt
 8005bf2:	4618      	movlt	r0, r3
 8005bf4:	e731      	b.n	8005a5a <_printf_float+0xba>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	4652      	mov	r2, sl
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	47b8      	blx	r7
 8005c00:	3001      	adds	r0, #1
 8005c02:	f43f af28 	beq.w	8005a56 <_printf_float+0xb6>
 8005c06:	f109 0901 	add.w	r9, r9, #1
 8005c0a:	e7e8      	b.n	8005bde <_printf_float+0x23e>
 8005c0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	dc38      	bgt.n	8005c84 <_printf_float+0x2e4>
 8005c12:	2301      	movs	r3, #1
 8005c14:	4631      	mov	r1, r6
 8005c16:	4628      	mov	r0, r5
 8005c18:	4a19      	ldr	r2, [pc, #100]	@ (8005c80 <_printf_float+0x2e0>)
 8005c1a:	47b8      	blx	r7
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	f43f af1a 	beq.w	8005a56 <_printf_float+0xb6>
 8005c22:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005c26:	ea59 0303 	orrs.w	r3, r9, r3
 8005c2a:	d102      	bne.n	8005c32 <_printf_float+0x292>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	07d9      	lsls	r1, r3, #31
 8005c30:	d5d7      	bpl.n	8005be2 <_printf_float+0x242>
 8005c32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c36:	4631      	mov	r1, r6
 8005c38:	4628      	mov	r0, r5
 8005c3a:	47b8      	blx	r7
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	f43f af0a 	beq.w	8005a56 <_printf_float+0xb6>
 8005c42:	f04f 0a00 	mov.w	sl, #0
 8005c46:	f104 0b1a 	add.w	fp, r4, #26
 8005c4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c4c:	425b      	negs	r3, r3
 8005c4e:	4553      	cmp	r3, sl
 8005c50:	dc01      	bgt.n	8005c56 <_printf_float+0x2b6>
 8005c52:	464b      	mov	r3, r9
 8005c54:	e793      	b.n	8005b7e <_printf_float+0x1de>
 8005c56:	2301      	movs	r3, #1
 8005c58:	465a      	mov	r2, fp
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	f43f aef8 	beq.w	8005a56 <_printf_float+0xb6>
 8005c66:	f10a 0a01 	add.w	sl, sl, #1
 8005c6a:	e7ee      	b.n	8005c4a <_printf_float+0x2aa>
 8005c6c:	7fefffff 	.word	0x7fefffff
 8005c70:	0800a01a 	.word	0x0800a01a
 8005c74:	0800a016 	.word	0x0800a016
 8005c78:	0800a022 	.word	0x0800a022
 8005c7c:	0800a01e 	.word	0x0800a01e
 8005c80:	0800a026 	.word	0x0800a026
 8005c84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c86:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005c8a:	4553      	cmp	r3, sl
 8005c8c:	bfa8      	it	ge
 8005c8e:	4653      	movge	r3, sl
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	4699      	mov	r9, r3
 8005c94:	dc36      	bgt.n	8005d04 <_printf_float+0x364>
 8005c96:	f04f 0b00 	mov.w	fp, #0
 8005c9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c9e:	f104 021a 	add.w	r2, r4, #26
 8005ca2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ca4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ca6:	eba3 0309 	sub.w	r3, r3, r9
 8005caa:	455b      	cmp	r3, fp
 8005cac:	dc31      	bgt.n	8005d12 <_printf_float+0x372>
 8005cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cb0:	459a      	cmp	sl, r3
 8005cb2:	dc3a      	bgt.n	8005d2a <_printf_float+0x38a>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	07da      	lsls	r2, r3, #31
 8005cb8:	d437      	bmi.n	8005d2a <_printf_float+0x38a>
 8005cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cbc:	ebaa 0903 	sub.w	r9, sl, r3
 8005cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cc2:	ebaa 0303 	sub.w	r3, sl, r3
 8005cc6:	4599      	cmp	r9, r3
 8005cc8:	bfa8      	it	ge
 8005cca:	4699      	movge	r9, r3
 8005ccc:	f1b9 0f00 	cmp.w	r9, #0
 8005cd0:	dc33      	bgt.n	8005d3a <_printf_float+0x39a>
 8005cd2:	f04f 0800 	mov.w	r8, #0
 8005cd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cda:	f104 0b1a 	add.w	fp, r4, #26
 8005cde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ce0:	ebaa 0303 	sub.w	r3, sl, r3
 8005ce4:	eba3 0309 	sub.w	r3, r3, r9
 8005ce8:	4543      	cmp	r3, r8
 8005cea:	f77f af7a 	ble.w	8005be2 <_printf_float+0x242>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	465a      	mov	r2, fp
 8005cf2:	4631      	mov	r1, r6
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	47b8      	blx	r7
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	f43f aeac 	beq.w	8005a56 <_printf_float+0xb6>
 8005cfe:	f108 0801 	add.w	r8, r8, #1
 8005d02:	e7ec      	b.n	8005cde <_printf_float+0x33e>
 8005d04:	4642      	mov	r2, r8
 8005d06:	4631      	mov	r1, r6
 8005d08:	4628      	mov	r0, r5
 8005d0a:	47b8      	blx	r7
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	d1c2      	bne.n	8005c96 <_printf_float+0x2f6>
 8005d10:	e6a1      	b.n	8005a56 <_printf_float+0xb6>
 8005d12:	2301      	movs	r3, #1
 8005d14:	4631      	mov	r1, r6
 8005d16:	4628      	mov	r0, r5
 8005d18:	920a      	str	r2, [sp, #40]	@ 0x28
 8005d1a:	47b8      	blx	r7
 8005d1c:	3001      	adds	r0, #1
 8005d1e:	f43f ae9a 	beq.w	8005a56 <_printf_float+0xb6>
 8005d22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d24:	f10b 0b01 	add.w	fp, fp, #1
 8005d28:	e7bb      	b.n	8005ca2 <_printf_float+0x302>
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d30:	4628      	mov	r0, r5
 8005d32:	47b8      	blx	r7
 8005d34:	3001      	adds	r0, #1
 8005d36:	d1c0      	bne.n	8005cba <_printf_float+0x31a>
 8005d38:	e68d      	b.n	8005a56 <_printf_float+0xb6>
 8005d3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	4631      	mov	r1, r6
 8005d40:	4628      	mov	r0, r5
 8005d42:	4442      	add	r2, r8
 8005d44:	47b8      	blx	r7
 8005d46:	3001      	adds	r0, #1
 8005d48:	d1c3      	bne.n	8005cd2 <_printf_float+0x332>
 8005d4a:	e684      	b.n	8005a56 <_printf_float+0xb6>
 8005d4c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005d50:	f1ba 0f01 	cmp.w	sl, #1
 8005d54:	dc01      	bgt.n	8005d5a <_printf_float+0x3ba>
 8005d56:	07db      	lsls	r3, r3, #31
 8005d58:	d536      	bpl.n	8005dc8 <_printf_float+0x428>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4642      	mov	r2, r8
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b8      	blx	r7
 8005d64:	3001      	adds	r0, #1
 8005d66:	f43f ae76 	beq.w	8005a56 <_printf_float+0xb6>
 8005d6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d6e:	4631      	mov	r1, r6
 8005d70:	4628      	mov	r0, r5
 8005d72:	47b8      	blx	r7
 8005d74:	3001      	adds	r0, #1
 8005d76:	f43f ae6e 	beq.w	8005a56 <_printf_float+0xb6>
 8005d7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d7e:	2200      	movs	r2, #0
 8005d80:	2300      	movs	r3, #0
 8005d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d86:	f7fa fe0f 	bl	80009a8 <__aeabi_dcmpeq>
 8005d8a:	b9c0      	cbnz	r0, 8005dbe <_printf_float+0x41e>
 8005d8c:	4653      	mov	r3, sl
 8005d8e:	f108 0201 	add.w	r2, r8, #1
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b8      	blx	r7
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d10c      	bne.n	8005db6 <_printf_float+0x416>
 8005d9c:	e65b      	b.n	8005a56 <_printf_float+0xb6>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	465a      	mov	r2, fp
 8005da2:	4631      	mov	r1, r6
 8005da4:	4628      	mov	r0, r5
 8005da6:	47b8      	blx	r7
 8005da8:	3001      	adds	r0, #1
 8005daa:	f43f ae54 	beq.w	8005a56 <_printf_float+0xb6>
 8005dae:	f108 0801 	add.w	r8, r8, #1
 8005db2:	45d0      	cmp	r8, sl
 8005db4:	dbf3      	blt.n	8005d9e <_printf_float+0x3fe>
 8005db6:	464b      	mov	r3, r9
 8005db8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005dbc:	e6e0      	b.n	8005b80 <_printf_float+0x1e0>
 8005dbe:	f04f 0800 	mov.w	r8, #0
 8005dc2:	f104 0b1a 	add.w	fp, r4, #26
 8005dc6:	e7f4      	b.n	8005db2 <_printf_float+0x412>
 8005dc8:	2301      	movs	r3, #1
 8005dca:	4642      	mov	r2, r8
 8005dcc:	e7e1      	b.n	8005d92 <_printf_float+0x3f2>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	464a      	mov	r2, r9
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	f43f ae3c 	beq.w	8005a56 <_printf_float+0xb6>
 8005dde:	f108 0801 	add.w	r8, r8, #1
 8005de2:	68e3      	ldr	r3, [r4, #12]
 8005de4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005de6:	1a5b      	subs	r3, r3, r1
 8005de8:	4543      	cmp	r3, r8
 8005dea:	dcf0      	bgt.n	8005dce <_printf_float+0x42e>
 8005dec:	e6fd      	b.n	8005bea <_printf_float+0x24a>
 8005dee:	f04f 0800 	mov.w	r8, #0
 8005df2:	f104 0919 	add.w	r9, r4, #25
 8005df6:	e7f4      	b.n	8005de2 <_printf_float+0x442>

08005df8 <_printf_common>:
 8005df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dfc:	4616      	mov	r6, r2
 8005dfe:	4698      	mov	r8, r3
 8005e00:	688a      	ldr	r2, [r1, #8]
 8005e02:	690b      	ldr	r3, [r1, #16]
 8005e04:	4607      	mov	r7, r0
 8005e06:	4293      	cmp	r3, r2
 8005e08:	bfb8      	it	lt
 8005e0a:	4613      	movlt	r3, r2
 8005e0c:	6033      	str	r3, [r6, #0]
 8005e0e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e12:	460c      	mov	r4, r1
 8005e14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e18:	b10a      	cbz	r2, 8005e1e <_printf_common+0x26>
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	6033      	str	r3, [r6, #0]
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	0699      	lsls	r1, r3, #26
 8005e22:	bf42      	ittt	mi
 8005e24:	6833      	ldrmi	r3, [r6, #0]
 8005e26:	3302      	addmi	r3, #2
 8005e28:	6033      	strmi	r3, [r6, #0]
 8005e2a:	6825      	ldr	r5, [r4, #0]
 8005e2c:	f015 0506 	ands.w	r5, r5, #6
 8005e30:	d106      	bne.n	8005e40 <_printf_common+0x48>
 8005e32:	f104 0a19 	add.w	sl, r4, #25
 8005e36:	68e3      	ldr	r3, [r4, #12]
 8005e38:	6832      	ldr	r2, [r6, #0]
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	42ab      	cmp	r3, r5
 8005e3e:	dc2b      	bgt.n	8005e98 <_printf_common+0xa0>
 8005e40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e44:	6822      	ldr	r2, [r4, #0]
 8005e46:	3b00      	subs	r3, #0
 8005e48:	bf18      	it	ne
 8005e4a:	2301      	movne	r3, #1
 8005e4c:	0692      	lsls	r2, r2, #26
 8005e4e:	d430      	bmi.n	8005eb2 <_printf_common+0xba>
 8005e50:	4641      	mov	r1, r8
 8005e52:	4638      	mov	r0, r7
 8005e54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e58:	47c8      	blx	r9
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	d023      	beq.n	8005ea6 <_printf_common+0xae>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	6922      	ldr	r2, [r4, #16]
 8005e62:	f003 0306 	and.w	r3, r3, #6
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	bf14      	ite	ne
 8005e6a:	2500      	movne	r5, #0
 8005e6c:	6833      	ldreq	r3, [r6, #0]
 8005e6e:	f04f 0600 	mov.w	r6, #0
 8005e72:	bf08      	it	eq
 8005e74:	68e5      	ldreq	r5, [r4, #12]
 8005e76:	f104 041a 	add.w	r4, r4, #26
 8005e7a:	bf08      	it	eq
 8005e7c:	1aed      	subeq	r5, r5, r3
 8005e7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005e82:	bf08      	it	eq
 8005e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	bfc4      	itt	gt
 8005e8c:	1a9b      	subgt	r3, r3, r2
 8005e8e:	18ed      	addgt	r5, r5, r3
 8005e90:	42b5      	cmp	r5, r6
 8005e92:	d11a      	bne.n	8005eca <_printf_common+0xd2>
 8005e94:	2000      	movs	r0, #0
 8005e96:	e008      	b.n	8005eaa <_printf_common+0xb2>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4652      	mov	r2, sl
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	47c8      	blx	r9
 8005ea2:	3001      	adds	r0, #1
 8005ea4:	d103      	bne.n	8005eae <_printf_common+0xb6>
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eae:	3501      	adds	r5, #1
 8005eb0:	e7c1      	b.n	8005e36 <_printf_common+0x3e>
 8005eb2:	2030      	movs	r0, #48	@ 0x30
 8005eb4:	18e1      	adds	r1, r4, r3
 8005eb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005eba:	1c5a      	adds	r2, r3, #1
 8005ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ec0:	4422      	add	r2, r4
 8005ec2:	3302      	adds	r3, #2
 8005ec4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ec8:	e7c2      	b.n	8005e50 <_printf_common+0x58>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	4622      	mov	r2, r4
 8005ece:	4641      	mov	r1, r8
 8005ed0:	4638      	mov	r0, r7
 8005ed2:	47c8      	blx	r9
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d0e6      	beq.n	8005ea6 <_printf_common+0xae>
 8005ed8:	3601      	adds	r6, #1
 8005eda:	e7d9      	b.n	8005e90 <_printf_common+0x98>

08005edc <_printf_i>:
 8005edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ee0:	7e0f      	ldrb	r7, [r1, #24]
 8005ee2:	4691      	mov	r9, r2
 8005ee4:	2f78      	cmp	r7, #120	@ 0x78
 8005ee6:	4680      	mov	r8, r0
 8005ee8:	460c      	mov	r4, r1
 8005eea:	469a      	mov	sl, r3
 8005eec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005eee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ef2:	d807      	bhi.n	8005f04 <_printf_i+0x28>
 8005ef4:	2f62      	cmp	r7, #98	@ 0x62
 8005ef6:	d80a      	bhi.n	8005f0e <_printf_i+0x32>
 8005ef8:	2f00      	cmp	r7, #0
 8005efa:	f000 80d1 	beq.w	80060a0 <_printf_i+0x1c4>
 8005efe:	2f58      	cmp	r7, #88	@ 0x58
 8005f00:	f000 80b8 	beq.w	8006074 <_printf_i+0x198>
 8005f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f0c:	e03a      	b.n	8005f84 <_printf_i+0xa8>
 8005f0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f12:	2b15      	cmp	r3, #21
 8005f14:	d8f6      	bhi.n	8005f04 <_printf_i+0x28>
 8005f16:	a101      	add	r1, pc, #4	@ (adr r1, 8005f1c <_printf_i+0x40>)
 8005f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f1c:	08005f75 	.word	0x08005f75
 8005f20:	08005f89 	.word	0x08005f89
 8005f24:	08005f05 	.word	0x08005f05
 8005f28:	08005f05 	.word	0x08005f05
 8005f2c:	08005f05 	.word	0x08005f05
 8005f30:	08005f05 	.word	0x08005f05
 8005f34:	08005f89 	.word	0x08005f89
 8005f38:	08005f05 	.word	0x08005f05
 8005f3c:	08005f05 	.word	0x08005f05
 8005f40:	08005f05 	.word	0x08005f05
 8005f44:	08005f05 	.word	0x08005f05
 8005f48:	08006087 	.word	0x08006087
 8005f4c:	08005fb3 	.word	0x08005fb3
 8005f50:	08006041 	.word	0x08006041
 8005f54:	08005f05 	.word	0x08005f05
 8005f58:	08005f05 	.word	0x08005f05
 8005f5c:	080060a9 	.word	0x080060a9
 8005f60:	08005f05 	.word	0x08005f05
 8005f64:	08005fb3 	.word	0x08005fb3
 8005f68:	08005f05 	.word	0x08005f05
 8005f6c:	08005f05 	.word	0x08005f05
 8005f70:	08006049 	.word	0x08006049
 8005f74:	6833      	ldr	r3, [r6, #0]
 8005f76:	1d1a      	adds	r2, r3, #4
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6032      	str	r2, [r6, #0]
 8005f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f84:	2301      	movs	r3, #1
 8005f86:	e09c      	b.n	80060c2 <_printf_i+0x1e6>
 8005f88:	6833      	ldr	r3, [r6, #0]
 8005f8a:	6820      	ldr	r0, [r4, #0]
 8005f8c:	1d19      	adds	r1, r3, #4
 8005f8e:	6031      	str	r1, [r6, #0]
 8005f90:	0606      	lsls	r6, r0, #24
 8005f92:	d501      	bpl.n	8005f98 <_printf_i+0xbc>
 8005f94:	681d      	ldr	r5, [r3, #0]
 8005f96:	e003      	b.n	8005fa0 <_printf_i+0xc4>
 8005f98:	0645      	lsls	r5, r0, #25
 8005f9a:	d5fb      	bpl.n	8005f94 <_printf_i+0xb8>
 8005f9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005fa0:	2d00      	cmp	r5, #0
 8005fa2:	da03      	bge.n	8005fac <_printf_i+0xd0>
 8005fa4:	232d      	movs	r3, #45	@ 0x2d
 8005fa6:	426d      	negs	r5, r5
 8005fa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fac:	230a      	movs	r3, #10
 8005fae:	4858      	ldr	r0, [pc, #352]	@ (8006110 <_printf_i+0x234>)
 8005fb0:	e011      	b.n	8005fd6 <_printf_i+0xfa>
 8005fb2:	6821      	ldr	r1, [r4, #0]
 8005fb4:	6833      	ldr	r3, [r6, #0]
 8005fb6:	0608      	lsls	r0, r1, #24
 8005fb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005fbc:	d402      	bmi.n	8005fc4 <_printf_i+0xe8>
 8005fbe:	0649      	lsls	r1, r1, #25
 8005fc0:	bf48      	it	mi
 8005fc2:	b2ad      	uxthmi	r5, r5
 8005fc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005fc6:	6033      	str	r3, [r6, #0]
 8005fc8:	bf14      	ite	ne
 8005fca:	230a      	movne	r3, #10
 8005fcc:	2308      	moveq	r3, #8
 8005fce:	4850      	ldr	r0, [pc, #320]	@ (8006110 <_printf_i+0x234>)
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005fd6:	6866      	ldr	r6, [r4, #4]
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	60a6      	str	r6, [r4, #8]
 8005fdc:	db05      	blt.n	8005fea <_printf_i+0x10e>
 8005fde:	6821      	ldr	r1, [r4, #0]
 8005fe0:	432e      	orrs	r6, r5
 8005fe2:	f021 0104 	bic.w	r1, r1, #4
 8005fe6:	6021      	str	r1, [r4, #0]
 8005fe8:	d04b      	beq.n	8006082 <_printf_i+0x1a6>
 8005fea:	4616      	mov	r6, r2
 8005fec:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ff0:	fb03 5711 	mls	r7, r3, r1, r5
 8005ff4:	5dc7      	ldrb	r7, [r0, r7]
 8005ff6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ffa:	462f      	mov	r7, r5
 8005ffc:	42bb      	cmp	r3, r7
 8005ffe:	460d      	mov	r5, r1
 8006000:	d9f4      	bls.n	8005fec <_printf_i+0x110>
 8006002:	2b08      	cmp	r3, #8
 8006004:	d10b      	bne.n	800601e <_printf_i+0x142>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	07df      	lsls	r7, r3, #31
 800600a:	d508      	bpl.n	800601e <_printf_i+0x142>
 800600c:	6923      	ldr	r3, [r4, #16]
 800600e:	6861      	ldr	r1, [r4, #4]
 8006010:	4299      	cmp	r1, r3
 8006012:	bfde      	ittt	le
 8006014:	2330      	movle	r3, #48	@ 0x30
 8006016:	f806 3c01 	strble.w	r3, [r6, #-1]
 800601a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800601e:	1b92      	subs	r2, r2, r6
 8006020:	6122      	str	r2, [r4, #16]
 8006022:	464b      	mov	r3, r9
 8006024:	4621      	mov	r1, r4
 8006026:	4640      	mov	r0, r8
 8006028:	f8cd a000 	str.w	sl, [sp]
 800602c:	aa03      	add	r2, sp, #12
 800602e:	f7ff fee3 	bl	8005df8 <_printf_common>
 8006032:	3001      	adds	r0, #1
 8006034:	d14a      	bne.n	80060cc <_printf_i+0x1f0>
 8006036:	f04f 30ff 	mov.w	r0, #4294967295
 800603a:	b004      	add	sp, #16
 800603c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006040:	6823      	ldr	r3, [r4, #0]
 8006042:	f043 0320 	orr.w	r3, r3, #32
 8006046:	6023      	str	r3, [r4, #0]
 8006048:	2778      	movs	r7, #120	@ 0x78
 800604a:	4832      	ldr	r0, [pc, #200]	@ (8006114 <_printf_i+0x238>)
 800604c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	6831      	ldr	r1, [r6, #0]
 8006054:	061f      	lsls	r7, r3, #24
 8006056:	f851 5b04 	ldr.w	r5, [r1], #4
 800605a:	d402      	bmi.n	8006062 <_printf_i+0x186>
 800605c:	065f      	lsls	r7, r3, #25
 800605e:	bf48      	it	mi
 8006060:	b2ad      	uxthmi	r5, r5
 8006062:	6031      	str	r1, [r6, #0]
 8006064:	07d9      	lsls	r1, r3, #31
 8006066:	bf44      	itt	mi
 8006068:	f043 0320 	orrmi.w	r3, r3, #32
 800606c:	6023      	strmi	r3, [r4, #0]
 800606e:	b11d      	cbz	r5, 8006078 <_printf_i+0x19c>
 8006070:	2310      	movs	r3, #16
 8006072:	e7ad      	b.n	8005fd0 <_printf_i+0xf4>
 8006074:	4826      	ldr	r0, [pc, #152]	@ (8006110 <_printf_i+0x234>)
 8006076:	e7e9      	b.n	800604c <_printf_i+0x170>
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	f023 0320 	bic.w	r3, r3, #32
 800607e:	6023      	str	r3, [r4, #0]
 8006080:	e7f6      	b.n	8006070 <_printf_i+0x194>
 8006082:	4616      	mov	r6, r2
 8006084:	e7bd      	b.n	8006002 <_printf_i+0x126>
 8006086:	6833      	ldr	r3, [r6, #0]
 8006088:	6825      	ldr	r5, [r4, #0]
 800608a:	1d18      	adds	r0, r3, #4
 800608c:	6961      	ldr	r1, [r4, #20]
 800608e:	6030      	str	r0, [r6, #0]
 8006090:	062e      	lsls	r6, r5, #24
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	d501      	bpl.n	800609a <_printf_i+0x1be>
 8006096:	6019      	str	r1, [r3, #0]
 8006098:	e002      	b.n	80060a0 <_printf_i+0x1c4>
 800609a:	0668      	lsls	r0, r5, #25
 800609c:	d5fb      	bpl.n	8006096 <_printf_i+0x1ba>
 800609e:	8019      	strh	r1, [r3, #0]
 80060a0:	2300      	movs	r3, #0
 80060a2:	4616      	mov	r6, r2
 80060a4:	6123      	str	r3, [r4, #16]
 80060a6:	e7bc      	b.n	8006022 <_printf_i+0x146>
 80060a8:	6833      	ldr	r3, [r6, #0]
 80060aa:	2100      	movs	r1, #0
 80060ac:	1d1a      	adds	r2, r3, #4
 80060ae:	6032      	str	r2, [r6, #0]
 80060b0:	681e      	ldr	r6, [r3, #0]
 80060b2:	6862      	ldr	r2, [r4, #4]
 80060b4:	4630      	mov	r0, r6
 80060b6:	f000 fc16 	bl	80068e6 <memchr>
 80060ba:	b108      	cbz	r0, 80060c0 <_printf_i+0x1e4>
 80060bc:	1b80      	subs	r0, r0, r6
 80060be:	6060      	str	r0, [r4, #4]
 80060c0:	6863      	ldr	r3, [r4, #4]
 80060c2:	6123      	str	r3, [r4, #16]
 80060c4:	2300      	movs	r3, #0
 80060c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060ca:	e7aa      	b.n	8006022 <_printf_i+0x146>
 80060cc:	4632      	mov	r2, r6
 80060ce:	4649      	mov	r1, r9
 80060d0:	4640      	mov	r0, r8
 80060d2:	6923      	ldr	r3, [r4, #16]
 80060d4:	47d0      	blx	sl
 80060d6:	3001      	adds	r0, #1
 80060d8:	d0ad      	beq.n	8006036 <_printf_i+0x15a>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	079b      	lsls	r3, r3, #30
 80060de:	d413      	bmi.n	8006108 <_printf_i+0x22c>
 80060e0:	68e0      	ldr	r0, [r4, #12]
 80060e2:	9b03      	ldr	r3, [sp, #12]
 80060e4:	4298      	cmp	r0, r3
 80060e6:	bfb8      	it	lt
 80060e8:	4618      	movlt	r0, r3
 80060ea:	e7a6      	b.n	800603a <_printf_i+0x15e>
 80060ec:	2301      	movs	r3, #1
 80060ee:	4632      	mov	r2, r6
 80060f0:	4649      	mov	r1, r9
 80060f2:	4640      	mov	r0, r8
 80060f4:	47d0      	blx	sl
 80060f6:	3001      	adds	r0, #1
 80060f8:	d09d      	beq.n	8006036 <_printf_i+0x15a>
 80060fa:	3501      	adds	r5, #1
 80060fc:	68e3      	ldr	r3, [r4, #12]
 80060fe:	9903      	ldr	r1, [sp, #12]
 8006100:	1a5b      	subs	r3, r3, r1
 8006102:	42ab      	cmp	r3, r5
 8006104:	dcf2      	bgt.n	80060ec <_printf_i+0x210>
 8006106:	e7eb      	b.n	80060e0 <_printf_i+0x204>
 8006108:	2500      	movs	r5, #0
 800610a:	f104 0619 	add.w	r6, r4, #25
 800610e:	e7f5      	b.n	80060fc <_printf_i+0x220>
 8006110:	0800a028 	.word	0x0800a028
 8006114:	0800a039 	.word	0x0800a039

08006118 <_scanf_float>:
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	b087      	sub	sp, #28
 800611e:	9303      	str	r3, [sp, #12]
 8006120:	688b      	ldr	r3, [r1, #8]
 8006122:	4691      	mov	r9, r2
 8006124:	1e5a      	subs	r2, r3, #1
 8006126:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800612a:	bf82      	ittt	hi
 800612c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006130:	eb03 0b05 	addhi.w	fp, r3, r5
 8006134:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006138:	460a      	mov	r2, r1
 800613a:	f04f 0500 	mov.w	r5, #0
 800613e:	bf88      	it	hi
 8006140:	608b      	strhi	r3, [r1, #8]
 8006142:	680b      	ldr	r3, [r1, #0]
 8006144:	4680      	mov	r8, r0
 8006146:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800614a:	f842 3b1c 	str.w	r3, [r2], #28
 800614e:	460c      	mov	r4, r1
 8006150:	bf98      	it	ls
 8006152:	f04f 0b00 	movls.w	fp, #0
 8006156:	4616      	mov	r6, r2
 8006158:	46aa      	mov	sl, r5
 800615a:	462f      	mov	r7, r5
 800615c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006160:	9201      	str	r2, [sp, #4]
 8006162:	9502      	str	r5, [sp, #8]
 8006164:	68a2      	ldr	r2, [r4, #8]
 8006166:	b15a      	cbz	r2, 8006180 <_scanf_float+0x68>
 8006168:	f8d9 3000 	ldr.w	r3, [r9]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	2b4e      	cmp	r3, #78	@ 0x4e
 8006170:	d862      	bhi.n	8006238 <_scanf_float+0x120>
 8006172:	2b40      	cmp	r3, #64	@ 0x40
 8006174:	d83a      	bhi.n	80061ec <_scanf_float+0xd4>
 8006176:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800617a:	b2c8      	uxtb	r0, r1
 800617c:	280e      	cmp	r0, #14
 800617e:	d938      	bls.n	80061f2 <_scanf_float+0xda>
 8006180:	b11f      	cbz	r7, 800618a <_scanf_float+0x72>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006188:	6023      	str	r3, [r4, #0]
 800618a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800618e:	f1ba 0f01 	cmp.w	sl, #1
 8006192:	f200 8114 	bhi.w	80063be <_scanf_float+0x2a6>
 8006196:	9b01      	ldr	r3, [sp, #4]
 8006198:	429e      	cmp	r6, r3
 800619a:	f200 8105 	bhi.w	80063a8 <_scanf_float+0x290>
 800619e:	2001      	movs	r0, #1
 80061a0:	b007      	add	sp, #28
 80061a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80061aa:	2a0d      	cmp	r2, #13
 80061ac:	d8e8      	bhi.n	8006180 <_scanf_float+0x68>
 80061ae:	a101      	add	r1, pc, #4	@ (adr r1, 80061b4 <_scanf_float+0x9c>)
 80061b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80061b4:	080062fd 	.word	0x080062fd
 80061b8:	08006181 	.word	0x08006181
 80061bc:	08006181 	.word	0x08006181
 80061c0:	08006181 	.word	0x08006181
 80061c4:	08006359 	.word	0x08006359
 80061c8:	08006333 	.word	0x08006333
 80061cc:	08006181 	.word	0x08006181
 80061d0:	08006181 	.word	0x08006181
 80061d4:	0800630b 	.word	0x0800630b
 80061d8:	08006181 	.word	0x08006181
 80061dc:	08006181 	.word	0x08006181
 80061e0:	08006181 	.word	0x08006181
 80061e4:	08006181 	.word	0x08006181
 80061e8:	080062c7 	.word	0x080062c7
 80061ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80061f0:	e7db      	b.n	80061aa <_scanf_float+0x92>
 80061f2:	290e      	cmp	r1, #14
 80061f4:	d8c4      	bhi.n	8006180 <_scanf_float+0x68>
 80061f6:	a001      	add	r0, pc, #4	@ (adr r0, 80061fc <_scanf_float+0xe4>)
 80061f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80061fc:	080062b7 	.word	0x080062b7
 8006200:	08006181 	.word	0x08006181
 8006204:	080062b7 	.word	0x080062b7
 8006208:	08006347 	.word	0x08006347
 800620c:	08006181 	.word	0x08006181
 8006210:	08006259 	.word	0x08006259
 8006214:	0800629d 	.word	0x0800629d
 8006218:	0800629d 	.word	0x0800629d
 800621c:	0800629d 	.word	0x0800629d
 8006220:	0800629d 	.word	0x0800629d
 8006224:	0800629d 	.word	0x0800629d
 8006228:	0800629d 	.word	0x0800629d
 800622c:	0800629d 	.word	0x0800629d
 8006230:	0800629d 	.word	0x0800629d
 8006234:	0800629d 	.word	0x0800629d
 8006238:	2b6e      	cmp	r3, #110	@ 0x6e
 800623a:	d809      	bhi.n	8006250 <_scanf_float+0x138>
 800623c:	2b60      	cmp	r3, #96	@ 0x60
 800623e:	d8b2      	bhi.n	80061a6 <_scanf_float+0x8e>
 8006240:	2b54      	cmp	r3, #84	@ 0x54
 8006242:	d07b      	beq.n	800633c <_scanf_float+0x224>
 8006244:	2b59      	cmp	r3, #89	@ 0x59
 8006246:	d19b      	bne.n	8006180 <_scanf_float+0x68>
 8006248:	2d07      	cmp	r5, #7
 800624a:	d199      	bne.n	8006180 <_scanf_float+0x68>
 800624c:	2508      	movs	r5, #8
 800624e:	e02f      	b.n	80062b0 <_scanf_float+0x198>
 8006250:	2b74      	cmp	r3, #116	@ 0x74
 8006252:	d073      	beq.n	800633c <_scanf_float+0x224>
 8006254:	2b79      	cmp	r3, #121	@ 0x79
 8006256:	e7f6      	b.n	8006246 <_scanf_float+0x12e>
 8006258:	6821      	ldr	r1, [r4, #0]
 800625a:	05c8      	lsls	r0, r1, #23
 800625c:	d51e      	bpl.n	800629c <_scanf_float+0x184>
 800625e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006262:	6021      	str	r1, [r4, #0]
 8006264:	3701      	adds	r7, #1
 8006266:	f1bb 0f00 	cmp.w	fp, #0
 800626a:	d003      	beq.n	8006274 <_scanf_float+0x15c>
 800626c:	3201      	adds	r2, #1
 800626e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006272:	60a2      	str	r2, [r4, #8]
 8006274:	68a3      	ldr	r3, [r4, #8]
 8006276:	3b01      	subs	r3, #1
 8006278:	60a3      	str	r3, [r4, #8]
 800627a:	6923      	ldr	r3, [r4, #16]
 800627c:	3301      	adds	r3, #1
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006284:	3b01      	subs	r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	f8c9 3004 	str.w	r3, [r9, #4]
 800628c:	f340 8083 	ble.w	8006396 <_scanf_float+0x27e>
 8006290:	f8d9 3000 	ldr.w	r3, [r9]
 8006294:	3301      	adds	r3, #1
 8006296:	f8c9 3000 	str.w	r3, [r9]
 800629a:	e763      	b.n	8006164 <_scanf_float+0x4c>
 800629c:	eb1a 0105 	adds.w	r1, sl, r5
 80062a0:	f47f af6e 	bne.w	8006180 <_scanf_float+0x68>
 80062a4:	460d      	mov	r5, r1
 80062a6:	468a      	mov	sl, r1
 80062a8:	6822      	ldr	r2, [r4, #0]
 80062aa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80062ae:	6022      	str	r2, [r4, #0]
 80062b0:	f806 3b01 	strb.w	r3, [r6], #1
 80062b4:	e7de      	b.n	8006274 <_scanf_float+0x15c>
 80062b6:	6822      	ldr	r2, [r4, #0]
 80062b8:	0610      	lsls	r0, r2, #24
 80062ba:	f57f af61 	bpl.w	8006180 <_scanf_float+0x68>
 80062be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062c2:	6022      	str	r2, [r4, #0]
 80062c4:	e7f4      	b.n	80062b0 <_scanf_float+0x198>
 80062c6:	f1ba 0f00 	cmp.w	sl, #0
 80062ca:	d10c      	bne.n	80062e6 <_scanf_float+0x1ce>
 80062cc:	b977      	cbnz	r7, 80062ec <_scanf_float+0x1d4>
 80062ce:	6822      	ldr	r2, [r4, #0]
 80062d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80062d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80062d8:	d108      	bne.n	80062ec <_scanf_float+0x1d4>
 80062da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80062de:	f04f 0a01 	mov.w	sl, #1
 80062e2:	6022      	str	r2, [r4, #0]
 80062e4:	e7e4      	b.n	80062b0 <_scanf_float+0x198>
 80062e6:	f1ba 0f02 	cmp.w	sl, #2
 80062ea:	d051      	beq.n	8006390 <_scanf_float+0x278>
 80062ec:	2d01      	cmp	r5, #1
 80062ee:	d002      	beq.n	80062f6 <_scanf_float+0x1de>
 80062f0:	2d04      	cmp	r5, #4
 80062f2:	f47f af45 	bne.w	8006180 <_scanf_float+0x68>
 80062f6:	3501      	adds	r5, #1
 80062f8:	b2ed      	uxtb	r5, r5
 80062fa:	e7d9      	b.n	80062b0 <_scanf_float+0x198>
 80062fc:	f1ba 0f01 	cmp.w	sl, #1
 8006300:	f47f af3e 	bne.w	8006180 <_scanf_float+0x68>
 8006304:	f04f 0a02 	mov.w	sl, #2
 8006308:	e7d2      	b.n	80062b0 <_scanf_float+0x198>
 800630a:	b975      	cbnz	r5, 800632a <_scanf_float+0x212>
 800630c:	2f00      	cmp	r7, #0
 800630e:	f47f af38 	bne.w	8006182 <_scanf_float+0x6a>
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006318:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800631c:	f040 80ff 	bne.w	800651e <_scanf_float+0x406>
 8006320:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006324:	2501      	movs	r5, #1
 8006326:	6022      	str	r2, [r4, #0]
 8006328:	e7c2      	b.n	80062b0 <_scanf_float+0x198>
 800632a:	2d03      	cmp	r5, #3
 800632c:	d0e3      	beq.n	80062f6 <_scanf_float+0x1de>
 800632e:	2d05      	cmp	r5, #5
 8006330:	e7df      	b.n	80062f2 <_scanf_float+0x1da>
 8006332:	2d02      	cmp	r5, #2
 8006334:	f47f af24 	bne.w	8006180 <_scanf_float+0x68>
 8006338:	2503      	movs	r5, #3
 800633a:	e7b9      	b.n	80062b0 <_scanf_float+0x198>
 800633c:	2d06      	cmp	r5, #6
 800633e:	f47f af1f 	bne.w	8006180 <_scanf_float+0x68>
 8006342:	2507      	movs	r5, #7
 8006344:	e7b4      	b.n	80062b0 <_scanf_float+0x198>
 8006346:	6822      	ldr	r2, [r4, #0]
 8006348:	0591      	lsls	r1, r2, #22
 800634a:	f57f af19 	bpl.w	8006180 <_scanf_float+0x68>
 800634e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006352:	6022      	str	r2, [r4, #0]
 8006354:	9702      	str	r7, [sp, #8]
 8006356:	e7ab      	b.n	80062b0 <_scanf_float+0x198>
 8006358:	6822      	ldr	r2, [r4, #0]
 800635a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800635e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006362:	d005      	beq.n	8006370 <_scanf_float+0x258>
 8006364:	0550      	lsls	r0, r2, #21
 8006366:	f57f af0b 	bpl.w	8006180 <_scanf_float+0x68>
 800636a:	2f00      	cmp	r7, #0
 800636c:	f000 80d7 	beq.w	800651e <_scanf_float+0x406>
 8006370:	0591      	lsls	r1, r2, #22
 8006372:	bf58      	it	pl
 8006374:	9902      	ldrpl	r1, [sp, #8]
 8006376:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800637a:	bf58      	it	pl
 800637c:	1a79      	subpl	r1, r7, r1
 800637e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006382:	f04f 0700 	mov.w	r7, #0
 8006386:	bf58      	it	pl
 8006388:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800638c:	6022      	str	r2, [r4, #0]
 800638e:	e78f      	b.n	80062b0 <_scanf_float+0x198>
 8006390:	f04f 0a03 	mov.w	sl, #3
 8006394:	e78c      	b.n	80062b0 <_scanf_float+0x198>
 8006396:	4649      	mov	r1, r9
 8006398:	4640      	mov	r0, r8
 800639a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800639e:	4798      	blx	r3
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f43f aedf 	beq.w	8006164 <_scanf_float+0x4c>
 80063a6:	e6eb      	b.n	8006180 <_scanf_float+0x68>
 80063a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063ac:	464a      	mov	r2, r9
 80063ae:	4640      	mov	r0, r8
 80063b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80063b4:	4798      	blx	r3
 80063b6:	6923      	ldr	r3, [r4, #16]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	6123      	str	r3, [r4, #16]
 80063bc:	e6eb      	b.n	8006196 <_scanf_float+0x7e>
 80063be:	1e6b      	subs	r3, r5, #1
 80063c0:	2b06      	cmp	r3, #6
 80063c2:	d824      	bhi.n	800640e <_scanf_float+0x2f6>
 80063c4:	2d02      	cmp	r5, #2
 80063c6:	d836      	bhi.n	8006436 <_scanf_float+0x31e>
 80063c8:	9b01      	ldr	r3, [sp, #4]
 80063ca:	429e      	cmp	r6, r3
 80063cc:	f67f aee7 	bls.w	800619e <_scanf_float+0x86>
 80063d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063d4:	464a      	mov	r2, r9
 80063d6:	4640      	mov	r0, r8
 80063d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80063dc:	4798      	blx	r3
 80063de:	6923      	ldr	r3, [r4, #16]
 80063e0:	3b01      	subs	r3, #1
 80063e2:	6123      	str	r3, [r4, #16]
 80063e4:	e7f0      	b.n	80063c8 <_scanf_float+0x2b0>
 80063e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063ea:	464a      	mov	r2, r9
 80063ec:	4640      	mov	r0, r8
 80063ee:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80063f2:	4798      	blx	r3
 80063f4:	6923      	ldr	r3, [r4, #16]
 80063f6:	3b01      	subs	r3, #1
 80063f8:	6123      	str	r3, [r4, #16]
 80063fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063fe:	fa5f fa8a 	uxtb.w	sl, sl
 8006402:	f1ba 0f02 	cmp.w	sl, #2
 8006406:	d1ee      	bne.n	80063e6 <_scanf_float+0x2ce>
 8006408:	3d03      	subs	r5, #3
 800640a:	b2ed      	uxtb	r5, r5
 800640c:	1b76      	subs	r6, r6, r5
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	05da      	lsls	r2, r3, #23
 8006412:	d530      	bpl.n	8006476 <_scanf_float+0x35e>
 8006414:	055b      	lsls	r3, r3, #21
 8006416:	d511      	bpl.n	800643c <_scanf_float+0x324>
 8006418:	9b01      	ldr	r3, [sp, #4]
 800641a:	429e      	cmp	r6, r3
 800641c:	f67f aebf 	bls.w	800619e <_scanf_float+0x86>
 8006420:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006424:	464a      	mov	r2, r9
 8006426:	4640      	mov	r0, r8
 8006428:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800642c:	4798      	blx	r3
 800642e:	6923      	ldr	r3, [r4, #16]
 8006430:	3b01      	subs	r3, #1
 8006432:	6123      	str	r3, [r4, #16]
 8006434:	e7f0      	b.n	8006418 <_scanf_float+0x300>
 8006436:	46aa      	mov	sl, r5
 8006438:	46b3      	mov	fp, r6
 800643a:	e7de      	b.n	80063fa <_scanf_float+0x2e2>
 800643c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006440:	6923      	ldr	r3, [r4, #16]
 8006442:	2965      	cmp	r1, #101	@ 0x65
 8006444:	f103 33ff 	add.w	r3, r3, #4294967295
 8006448:	f106 35ff 	add.w	r5, r6, #4294967295
 800644c:	6123      	str	r3, [r4, #16]
 800644e:	d00c      	beq.n	800646a <_scanf_float+0x352>
 8006450:	2945      	cmp	r1, #69	@ 0x45
 8006452:	d00a      	beq.n	800646a <_scanf_float+0x352>
 8006454:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006458:	464a      	mov	r2, r9
 800645a:	4640      	mov	r0, r8
 800645c:	4798      	blx	r3
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006464:	3b01      	subs	r3, #1
 8006466:	1eb5      	subs	r5, r6, #2
 8006468:	6123      	str	r3, [r4, #16]
 800646a:	464a      	mov	r2, r9
 800646c:	4640      	mov	r0, r8
 800646e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006472:	4798      	blx	r3
 8006474:	462e      	mov	r6, r5
 8006476:	6822      	ldr	r2, [r4, #0]
 8006478:	f012 0210 	ands.w	r2, r2, #16
 800647c:	d001      	beq.n	8006482 <_scanf_float+0x36a>
 800647e:	2000      	movs	r0, #0
 8006480:	e68e      	b.n	80061a0 <_scanf_float+0x88>
 8006482:	7032      	strb	r2, [r6, #0]
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800648a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800648e:	d125      	bne.n	80064dc <_scanf_float+0x3c4>
 8006490:	9b02      	ldr	r3, [sp, #8]
 8006492:	429f      	cmp	r7, r3
 8006494:	d00a      	beq.n	80064ac <_scanf_float+0x394>
 8006496:	1bda      	subs	r2, r3, r7
 8006498:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800649c:	429e      	cmp	r6, r3
 800649e:	bf28      	it	cs
 80064a0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80064a4:	4630      	mov	r0, r6
 80064a6:	491f      	ldr	r1, [pc, #124]	@ (8006524 <_scanf_float+0x40c>)
 80064a8:	f000 f938 	bl	800671c <siprintf>
 80064ac:	2200      	movs	r2, #0
 80064ae:	4640      	mov	r0, r8
 80064b0:	9901      	ldr	r1, [sp, #4]
 80064b2:	f002 fc21 	bl	8008cf8 <_strtod_r>
 80064b6:	9b03      	ldr	r3, [sp, #12]
 80064b8:	6825      	ldr	r5, [r4, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f015 0f02 	tst.w	r5, #2
 80064c0:	4606      	mov	r6, r0
 80064c2:	460f      	mov	r7, r1
 80064c4:	f103 0204 	add.w	r2, r3, #4
 80064c8:	d015      	beq.n	80064f6 <_scanf_float+0x3de>
 80064ca:	9903      	ldr	r1, [sp, #12]
 80064cc:	600a      	str	r2, [r1, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	e9c3 6700 	strd	r6, r7, [r3]
 80064d4:	68e3      	ldr	r3, [r4, #12]
 80064d6:	3301      	adds	r3, #1
 80064d8:	60e3      	str	r3, [r4, #12]
 80064da:	e7d0      	b.n	800647e <_scanf_float+0x366>
 80064dc:	9b04      	ldr	r3, [sp, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d0e4      	beq.n	80064ac <_scanf_float+0x394>
 80064e2:	9905      	ldr	r1, [sp, #20]
 80064e4:	230a      	movs	r3, #10
 80064e6:	4640      	mov	r0, r8
 80064e8:	3101      	adds	r1, #1
 80064ea:	f002 fc85 	bl	8008df8 <_strtol_r>
 80064ee:	9b04      	ldr	r3, [sp, #16]
 80064f0:	9e05      	ldr	r6, [sp, #20]
 80064f2:	1ac2      	subs	r2, r0, r3
 80064f4:	e7d0      	b.n	8006498 <_scanf_float+0x380>
 80064f6:	076d      	lsls	r5, r5, #29
 80064f8:	d4e7      	bmi.n	80064ca <_scanf_float+0x3b2>
 80064fa:	9d03      	ldr	r5, [sp, #12]
 80064fc:	602a      	str	r2, [r5, #0]
 80064fe:	681d      	ldr	r5, [r3, #0]
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	f7fa fa82 	bl	8000a0c <__aeabi_dcmpun>
 8006508:	b120      	cbz	r0, 8006514 <_scanf_float+0x3fc>
 800650a:	4807      	ldr	r0, [pc, #28]	@ (8006528 <_scanf_float+0x410>)
 800650c:	f000 f9fa 	bl	8006904 <nanf>
 8006510:	6028      	str	r0, [r5, #0]
 8006512:	e7df      	b.n	80064d4 <_scanf_float+0x3bc>
 8006514:	4630      	mov	r0, r6
 8006516:	4639      	mov	r1, r7
 8006518:	f7fa fad6 	bl	8000ac8 <__aeabi_d2f>
 800651c:	e7f8      	b.n	8006510 <_scanf_float+0x3f8>
 800651e:	2700      	movs	r7, #0
 8006520:	e633      	b.n	800618a <_scanf_float+0x72>
 8006522:	bf00      	nop
 8006524:	0800a04a 	.word	0x0800a04a
 8006528:	0800a18b 	.word	0x0800a18b

0800652c <std>:
 800652c:	2300      	movs	r3, #0
 800652e:	b510      	push	{r4, lr}
 8006530:	4604      	mov	r4, r0
 8006532:	e9c0 3300 	strd	r3, r3, [r0]
 8006536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800653a:	6083      	str	r3, [r0, #8]
 800653c:	8181      	strh	r1, [r0, #12]
 800653e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006540:	81c2      	strh	r2, [r0, #14]
 8006542:	6183      	str	r3, [r0, #24]
 8006544:	4619      	mov	r1, r3
 8006546:	2208      	movs	r2, #8
 8006548:	305c      	adds	r0, #92	@ 0x5c
 800654a:	f000 f94c 	bl	80067e6 <memset>
 800654e:	4b0d      	ldr	r3, [pc, #52]	@ (8006584 <std+0x58>)
 8006550:	6224      	str	r4, [r4, #32]
 8006552:	6263      	str	r3, [r4, #36]	@ 0x24
 8006554:	4b0c      	ldr	r3, [pc, #48]	@ (8006588 <std+0x5c>)
 8006556:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006558:	4b0c      	ldr	r3, [pc, #48]	@ (800658c <std+0x60>)
 800655a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800655c:	4b0c      	ldr	r3, [pc, #48]	@ (8006590 <std+0x64>)
 800655e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006560:	4b0c      	ldr	r3, [pc, #48]	@ (8006594 <std+0x68>)
 8006562:	429c      	cmp	r4, r3
 8006564:	d006      	beq.n	8006574 <std+0x48>
 8006566:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800656a:	4294      	cmp	r4, r2
 800656c:	d002      	beq.n	8006574 <std+0x48>
 800656e:	33d0      	adds	r3, #208	@ 0xd0
 8006570:	429c      	cmp	r4, r3
 8006572:	d105      	bne.n	8006580 <std+0x54>
 8006574:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800657c:	f000 b9b0 	b.w	80068e0 <__retarget_lock_init_recursive>
 8006580:	bd10      	pop	{r4, pc}
 8006582:	bf00      	nop
 8006584:	08006761 	.word	0x08006761
 8006588:	08006783 	.word	0x08006783
 800658c:	080067bb 	.word	0x080067bb
 8006590:	080067df 	.word	0x080067df
 8006594:	200004c0 	.word	0x200004c0

08006598 <stdio_exit_handler>:
 8006598:	4a02      	ldr	r2, [pc, #8]	@ (80065a4 <stdio_exit_handler+0xc>)
 800659a:	4903      	ldr	r1, [pc, #12]	@ (80065a8 <stdio_exit_handler+0x10>)
 800659c:	4803      	ldr	r0, [pc, #12]	@ (80065ac <stdio_exit_handler+0x14>)
 800659e:	f000 b869 	b.w	8006674 <_fwalk_sglue>
 80065a2:	bf00      	nop
 80065a4:	20000058 	.word	0x20000058
 80065a8:	080091ad 	.word	0x080091ad
 80065ac:	20000068 	.word	0x20000068

080065b0 <cleanup_stdio>:
 80065b0:	6841      	ldr	r1, [r0, #4]
 80065b2:	4b0c      	ldr	r3, [pc, #48]	@ (80065e4 <cleanup_stdio+0x34>)
 80065b4:	b510      	push	{r4, lr}
 80065b6:	4299      	cmp	r1, r3
 80065b8:	4604      	mov	r4, r0
 80065ba:	d001      	beq.n	80065c0 <cleanup_stdio+0x10>
 80065bc:	f002 fdf6 	bl	80091ac <_fflush_r>
 80065c0:	68a1      	ldr	r1, [r4, #8]
 80065c2:	4b09      	ldr	r3, [pc, #36]	@ (80065e8 <cleanup_stdio+0x38>)
 80065c4:	4299      	cmp	r1, r3
 80065c6:	d002      	beq.n	80065ce <cleanup_stdio+0x1e>
 80065c8:	4620      	mov	r0, r4
 80065ca:	f002 fdef 	bl	80091ac <_fflush_r>
 80065ce:	68e1      	ldr	r1, [r4, #12]
 80065d0:	4b06      	ldr	r3, [pc, #24]	@ (80065ec <cleanup_stdio+0x3c>)
 80065d2:	4299      	cmp	r1, r3
 80065d4:	d004      	beq.n	80065e0 <cleanup_stdio+0x30>
 80065d6:	4620      	mov	r0, r4
 80065d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065dc:	f002 bde6 	b.w	80091ac <_fflush_r>
 80065e0:	bd10      	pop	{r4, pc}
 80065e2:	bf00      	nop
 80065e4:	200004c0 	.word	0x200004c0
 80065e8:	20000528 	.word	0x20000528
 80065ec:	20000590 	.word	0x20000590

080065f0 <global_stdio_init.part.0>:
 80065f0:	b510      	push	{r4, lr}
 80065f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006620 <global_stdio_init.part.0+0x30>)
 80065f4:	4c0b      	ldr	r4, [pc, #44]	@ (8006624 <global_stdio_init.part.0+0x34>)
 80065f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006628 <global_stdio_init.part.0+0x38>)
 80065f8:	4620      	mov	r0, r4
 80065fa:	601a      	str	r2, [r3, #0]
 80065fc:	2104      	movs	r1, #4
 80065fe:	2200      	movs	r2, #0
 8006600:	f7ff ff94 	bl	800652c <std>
 8006604:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006608:	2201      	movs	r2, #1
 800660a:	2109      	movs	r1, #9
 800660c:	f7ff ff8e 	bl	800652c <std>
 8006610:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006614:	2202      	movs	r2, #2
 8006616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800661a:	2112      	movs	r1, #18
 800661c:	f7ff bf86 	b.w	800652c <std>
 8006620:	200005f8 	.word	0x200005f8
 8006624:	200004c0 	.word	0x200004c0
 8006628:	08006599 	.word	0x08006599

0800662c <__sfp_lock_acquire>:
 800662c:	4801      	ldr	r0, [pc, #4]	@ (8006634 <__sfp_lock_acquire+0x8>)
 800662e:	f000 b958 	b.w	80068e2 <__retarget_lock_acquire_recursive>
 8006632:	bf00      	nop
 8006634:	20000601 	.word	0x20000601

08006638 <__sfp_lock_release>:
 8006638:	4801      	ldr	r0, [pc, #4]	@ (8006640 <__sfp_lock_release+0x8>)
 800663a:	f000 b953 	b.w	80068e4 <__retarget_lock_release_recursive>
 800663e:	bf00      	nop
 8006640:	20000601 	.word	0x20000601

08006644 <__sinit>:
 8006644:	b510      	push	{r4, lr}
 8006646:	4604      	mov	r4, r0
 8006648:	f7ff fff0 	bl	800662c <__sfp_lock_acquire>
 800664c:	6a23      	ldr	r3, [r4, #32]
 800664e:	b11b      	cbz	r3, 8006658 <__sinit+0x14>
 8006650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006654:	f7ff bff0 	b.w	8006638 <__sfp_lock_release>
 8006658:	4b04      	ldr	r3, [pc, #16]	@ (800666c <__sinit+0x28>)
 800665a:	6223      	str	r3, [r4, #32]
 800665c:	4b04      	ldr	r3, [pc, #16]	@ (8006670 <__sinit+0x2c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1f5      	bne.n	8006650 <__sinit+0xc>
 8006664:	f7ff ffc4 	bl	80065f0 <global_stdio_init.part.0>
 8006668:	e7f2      	b.n	8006650 <__sinit+0xc>
 800666a:	bf00      	nop
 800666c:	080065b1 	.word	0x080065b1
 8006670:	200005f8 	.word	0x200005f8

08006674 <_fwalk_sglue>:
 8006674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006678:	4607      	mov	r7, r0
 800667a:	4688      	mov	r8, r1
 800667c:	4614      	mov	r4, r2
 800667e:	2600      	movs	r6, #0
 8006680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006684:	f1b9 0901 	subs.w	r9, r9, #1
 8006688:	d505      	bpl.n	8006696 <_fwalk_sglue+0x22>
 800668a:	6824      	ldr	r4, [r4, #0]
 800668c:	2c00      	cmp	r4, #0
 800668e:	d1f7      	bne.n	8006680 <_fwalk_sglue+0xc>
 8006690:	4630      	mov	r0, r6
 8006692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006696:	89ab      	ldrh	r3, [r5, #12]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d907      	bls.n	80066ac <_fwalk_sglue+0x38>
 800669c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066a0:	3301      	adds	r3, #1
 80066a2:	d003      	beq.n	80066ac <_fwalk_sglue+0x38>
 80066a4:	4629      	mov	r1, r5
 80066a6:	4638      	mov	r0, r7
 80066a8:	47c0      	blx	r8
 80066aa:	4306      	orrs	r6, r0
 80066ac:	3568      	adds	r5, #104	@ 0x68
 80066ae:	e7e9      	b.n	8006684 <_fwalk_sglue+0x10>

080066b0 <sniprintf>:
 80066b0:	b40c      	push	{r2, r3}
 80066b2:	b530      	push	{r4, r5, lr}
 80066b4:	4b18      	ldr	r3, [pc, #96]	@ (8006718 <sniprintf+0x68>)
 80066b6:	1e0c      	subs	r4, r1, #0
 80066b8:	681d      	ldr	r5, [r3, #0]
 80066ba:	b09d      	sub	sp, #116	@ 0x74
 80066bc:	da08      	bge.n	80066d0 <sniprintf+0x20>
 80066be:	238b      	movs	r3, #139	@ 0x8b
 80066c0:	f04f 30ff 	mov.w	r0, #4294967295
 80066c4:	602b      	str	r3, [r5, #0]
 80066c6:	b01d      	add	sp, #116	@ 0x74
 80066c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066cc:	b002      	add	sp, #8
 80066ce:	4770      	bx	lr
 80066d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80066d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80066de:	bf0c      	ite	eq
 80066e0:	4623      	moveq	r3, r4
 80066e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80066e6:	9304      	str	r3, [sp, #16]
 80066e8:	9307      	str	r3, [sp, #28]
 80066ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80066ee:	9002      	str	r0, [sp, #8]
 80066f0:	9006      	str	r0, [sp, #24]
 80066f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80066f6:	4628      	mov	r0, r5
 80066f8:	ab21      	add	r3, sp, #132	@ 0x84
 80066fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80066fc:	a902      	add	r1, sp, #8
 80066fe:	9301      	str	r3, [sp, #4]
 8006700:	f002 fbd8 	bl	8008eb4 <_svfiprintf_r>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	bfbc      	itt	lt
 8006708:	238b      	movlt	r3, #139	@ 0x8b
 800670a:	602b      	strlt	r3, [r5, #0]
 800670c:	2c00      	cmp	r4, #0
 800670e:	d0da      	beq.n	80066c6 <sniprintf+0x16>
 8006710:	2200      	movs	r2, #0
 8006712:	9b02      	ldr	r3, [sp, #8]
 8006714:	701a      	strb	r2, [r3, #0]
 8006716:	e7d6      	b.n	80066c6 <sniprintf+0x16>
 8006718:	20000064 	.word	0x20000064

0800671c <siprintf>:
 800671c:	b40e      	push	{r1, r2, r3}
 800671e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006722:	b510      	push	{r4, lr}
 8006724:	2400      	movs	r4, #0
 8006726:	b09d      	sub	sp, #116	@ 0x74
 8006728:	ab1f      	add	r3, sp, #124	@ 0x7c
 800672a:	9002      	str	r0, [sp, #8]
 800672c:	9006      	str	r0, [sp, #24]
 800672e:	9107      	str	r1, [sp, #28]
 8006730:	9104      	str	r1, [sp, #16]
 8006732:	4809      	ldr	r0, [pc, #36]	@ (8006758 <siprintf+0x3c>)
 8006734:	4909      	ldr	r1, [pc, #36]	@ (800675c <siprintf+0x40>)
 8006736:	f853 2b04 	ldr.w	r2, [r3], #4
 800673a:	9105      	str	r1, [sp, #20]
 800673c:	6800      	ldr	r0, [r0, #0]
 800673e:	a902      	add	r1, sp, #8
 8006740:	9301      	str	r3, [sp, #4]
 8006742:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006744:	f002 fbb6 	bl	8008eb4 <_svfiprintf_r>
 8006748:	9b02      	ldr	r3, [sp, #8]
 800674a:	701c      	strb	r4, [r3, #0]
 800674c:	b01d      	add	sp, #116	@ 0x74
 800674e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006752:	b003      	add	sp, #12
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	20000064 	.word	0x20000064
 800675c:	ffff0208 	.word	0xffff0208

08006760 <__sread>:
 8006760:	b510      	push	{r4, lr}
 8006762:	460c      	mov	r4, r1
 8006764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006768:	f000 f86c 	bl	8006844 <_read_r>
 800676c:	2800      	cmp	r0, #0
 800676e:	bfab      	itete	ge
 8006770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006772:	89a3      	ldrhlt	r3, [r4, #12]
 8006774:	181b      	addge	r3, r3, r0
 8006776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800677a:	bfac      	ite	ge
 800677c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800677e:	81a3      	strhlt	r3, [r4, #12]
 8006780:	bd10      	pop	{r4, pc}

08006782 <__swrite>:
 8006782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006786:	461f      	mov	r7, r3
 8006788:	898b      	ldrh	r3, [r1, #12]
 800678a:	4605      	mov	r5, r0
 800678c:	05db      	lsls	r3, r3, #23
 800678e:	460c      	mov	r4, r1
 8006790:	4616      	mov	r6, r2
 8006792:	d505      	bpl.n	80067a0 <__swrite+0x1e>
 8006794:	2302      	movs	r3, #2
 8006796:	2200      	movs	r2, #0
 8006798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800679c:	f000 f840 	bl	8006820 <_lseek_r>
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	4632      	mov	r2, r6
 80067a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	4628      	mov	r0, r5
 80067ac:	463b      	mov	r3, r7
 80067ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067b6:	f000 b857 	b.w	8006868 <_write_r>

080067ba <__sseek>:
 80067ba:	b510      	push	{r4, lr}
 80067bc:	460c      	mov	r4, r1
 80067be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c2:	f000 f82d 	bl	8006820 <_lseek_r>
 80067c6:	1c43      	adds	r3, r0, #1
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	bf15      	itete	ne
 80067cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80067ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80067d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80067d6:	81a3      	strheq	r3, [r4, #12]
 80067d8:	bf18      	it	ne
 80067da:	81a3      	strhne	r3, [r4, #12]
 80067dc:	bd10      	pop	{r4, pc}

080067de <__sclose>:
 80067de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e2:	f000 b80d 	b.w	8006800 <_close_r>

080067e6 <memset>:
 80067e6:	4603      	mov	r3, r0
 80067e8:	4402      	add	r2, r0
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d100      	bne.n	80067f0 <memset+0xa>
 80067ee:	4770      	bx	lr
 80067f0:	f803 1b01 	strb.w	r1, [r3], #1
 80067f4:	e7f9      	b.n	80067ea <memset+0x4>
	...

080067f8 <_localeconv_r>:
 80067f8:	4800      	ldr	r0, [pc, #0]	@ (80067fc <_localeconv_r+0x4>)
 80067fa:	4770      	bx	lr
 80067fc:	200001a4 	.word	0x200001a4

08006800 <_close_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	2300      	movs	r3, #0
 8006804:	4d05      	ldr	r5, [pc, #20]	@ (800681c <_close_r+0x1c>)
 8006806:	4604      	mov	r4, r0
 8006808:	4608      	mov	r0, r1
 800680a:	602b      	str	r3, [r5, #0]
 800680c:	f7fb fe99 	bl	8002542 <_close>
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	d102      	bne.n	800681a <_close_r+0x1a>
 8006814:	682b      	ldr	r3, [r5, #0]
 8006816:	b103      	cbz	r3, 800681a <_close_r+0x1a>
 8006818:	6023      	str	r3, [r4, #0]
 800681a:	bd38      	pop	{r3, r4, r5, pc}
 800681c:	200005fc 	.word	0x200005fc

08006820 <_lseek_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4604      	mov	r4, r0
 8006824:	4608      	mov	r0, r1
 8006826:	4611      	mov	r1, r2
 8006828:	2200      	movs	r2, #0
 800682a:	4d05      	ldr	r5, [pc, #20]	@ (8006840 <_lseek_r+0x20>)
 800682c:	602a      	str	r2, [r5, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	f7fb feab 	bl	800258a <_lseek>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d102      	bne.n	800683e <_lseek_r+0x1e>
 8006838:	682b      	ldr	r3, [r5, #0]
 800683a:	b103      	cbz	r3, 800683e <_lseek_r+0x1e>
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	bd38      	pop	{r3, r4, r5, pc}
 8006840:	200005fc 	.word	0x200005fc

08006844 <_read_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4604      	mov	r4, r0
 8006848:	4608      	mov	r0, r1
 800684a:	4611      	mov	r1, r2
 800684c:	2200      	movs	r2, #0
 800684e:	4d05      	ldr	r5, [pc, #20]	@ (8006864 <_read_r+0x20>)
 8006850:	602a      	str	r2, [r5, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	f7fb fe3c 	bl	80024d0 <_read>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_read_r+0x1e>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_read_r+0x1e>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	200005fc 	.word	0x200005fc

08006868 <_write_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4604      	mov	r4, r0
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	2200      	movs	r2, #0
 8006872:	4d05      	ldr	r5, [pc, #20]	@ (8006888 <_write_r+0x20>)
 8006874:	602a      	str	r2, [r5, #0]
 8006876:	461a      	mov	r2, r3
 8006878:	f7fb fe47 	bl	800250a <_write>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_write_r+0x1e>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b103      	cbz	r3, 8006886 <_write_r+0x1e>
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	200005fc 	.word	0x200005fc

0800688c <__errno>:
 800688c:	4b01      	ldr	r3, [pc, #4]	@ (8006894 <__errno+0x8>)
 800688e:	6818      	ldr	r0, [r3, #0]
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	20000064 	.word	0x20000064

08006898 <__libc_init_array>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	2600      	movs	r6, #0
 800689c:	4d0c      	ldr	r5, [pc, #48]	@ (80068d0 <__libc_init_array+0x38>)
 800689e:	4c0d      	ldr	r4, [pc, #52]	@ (80068d4 <__libc_init_array+0x3c>)
 80068a0:	1b64      	subs	r4, r4, r5
 80068a2:	10a4      	asrs	r4, r4, #2
 80068a4:	42a6      	cmp	r6, r4
 80068a6:	d109      	bne.n	80068bc <__libc_init_array+0x24>
 80068a8:	f003 fb6c 	bl	8009f84 <_init>
 80068ac:	2600      	movs	r6, #0
 80068ae:	4d0a      	ldr	r5, [pc, #40]	@ (80068d8 <__libc_init_array+0x40>)
 80068b0:	4c0a      	ldr	r4, [pc, #40]	@ (80068dc <__libc_init_array+0x44>)
 80068b2:	1b64      	subs	r4, r4, r5
 80068b4:	10a4      	asrs	r4, r4, #2
 80068b6:	42a6      	cmp	r6, r4
 80068b8:	d105      	bne.n	80068c6 <__libc_init_array+0x2e>
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
 80068bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80068c0:	4798      	blx	r3
 80068c2:	3601      	adds	r6, #1
 80068c4:	e7ee      	b.n	80068a4 <__libc_init_array+0xc>
 80068c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ca:	4798      	blx	r3
 80068cc:	3601      	adds	r6, #1
 80068ce:	e7f2      	b.n	80068b6 <__libc_init_array+0x1e>
 80068d0:	0800a444 	.word	0x0800a444
 80068d4:	0800a444 	.word	0x0800a444
 80068d8:	0800a444 	.word	0x0800a444
 80068dc:	0800a448 	.word	0x0800a448

080068e0 <__retarget_lock_init_recursive>:
 80068e0:	4770      	bx	lr

080068e2 <__retarget_lock_acquire_recursive>:
 80068e2:	4770      	bx	lr

080068e4 <__retarget_lock_release_recursive>:
 80068e4:	4770      	bx	lr

080068e6 <memchr>:
 80068e6:	4603      	mov	r3, r0
 80068e8:	b510      	push	{r4, lr}
 80068ea:	b2c9      	uxtb	r1, r1
 80068ec:	4402      	add	r2, r0
 80068ee:	4293      	cmp	r3, r2
 80068f0:	4618      	mov	r0, r3
 80068f2:	d101      	bne.n	80068f8 <memchr+0x12>
 80068f4:	2000      	movs	r0, #0
 80068f6:	e003      	b.n	8006900 <memchr+0x1a>
 80068f8:	7804      	ldrb	r4, [r0, #0]
 80068fa:	3301      	adds	r3, #1
 80068fc:	428c      	cmp	r4, r1
 80068fe:	d1f6      	bne.n	80068ee <memchr+0x8>
 8006900:	bd10      	pop	{r4, pc}
	...

08006904 <nanf>:
 8006904:	4800      	ldr	r0, [pc, #0]	@ (8006908 <nanf+0x4>)
 8006906:	4770      	bx	lr
 8006908:	7fc00000 	.word	0x7fc00000

0800690c <quorem>:
 800690c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006910:	6903      	ldr	r3, [r0, #16]
 8006912:	690c      	ldr	r4, [r1, #16]
 8006914:	4607      	mov	r7, r0
 8006916:	42a3      	cmp	r3, r4
 8006918:	db7e      	blt.n	8006a18 <quorem+0x10c>
 800691a:	3c01      	subs	r4, #1
 800691c:	00a3      	lsls	r3, r4, #2
 800691e:	f100 0514 	add.w	r5, r0, #20
 8006922:	f101 0814 	add.w	r8, r1, #20
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800692c:	9301      	str	r3, [sp, #4]
 800692e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006932:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006936:	3301      	adds	r3, #1
 8006938:	429a      	cmp	r2, r3
 800693a:	fbb2 f6f3 	udiv	r6, r2, r3
 800693e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006942:	d32e      	bcc.n	80069a2 <quorem+0x96>
 8006944:	f04f 0a00 	mov.w	sl, #0
 8006948:	46c4      	mov	ip, r8
 800694a:	46ae      	mov	lr, r5
 800694c:	46d3      	mov	fp, sl
 800694e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006952:	b298      	uxth	r0, r3
 8006954:	fb06 a000 	mla	r0, r6, r0, sl
 8006958:	0c1b      	lsrs	r3, r3, #16
 800695a:	0c02      	lsrs	r2, r0, #16
 800695c:	fb06 2303 	mla	r3, r6, r3, r2
 8006960:	f8de 2000 	ldr.w	r2, [lr]
 8006964:	b280      	uxth	r0, r0
 8006966:	b292      	uxth	r2, r2
 8006968:	1a12      	subs	r2, r2, r0
 800696a:	445a      	add	r2, fp
 800696c:	f8de 0000 	ldr.w	r0, [lr]
 8006970:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006974:	b29b      	uxth	r3, r3
 8006976:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800697a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800697e:	b292      	uxth	r2, r2
 8006980:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006984:	45e1      	cmp	r9, ip
 8006986:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800698a:	f84e 2b04 	str.w	r2, [lr], #4
 800698e:	d2de      	bcs.n	800694e <quorem+0x42>
 8006990:	9b00      	ldr	r3, [sp, #0]
 8006992:	58eb      	ldr	r3, [r5, r3]
 8006994:	b92b      	cbnz	r3, 80069a2 <quorem+0x96>
 8006996:	9b01      	ldr	r3, [sp, #4]
 8006998:	3b04      	subs	r3, #4
 800699a:	429d      	cmp	r5, r3
 800699c:	461a      	mov	r2, r3
 800699e:	d32f      	bcc.n	8006a00 <quorem+0xf4>
 80069a0:	613c      	str	r4, [r7, #16]
 80069a2:	4638      	mov	r0, r7
 80069a4:	f001 f9ca 	bl	8007d3c <__mcmp>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	db25      	blt.n	80069f8 <quorem+0xec>
 80069ac:	4629      	mov	r1, r5
 80069ae:	2000      	movs	r0, #0
 80069b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80069b4:	f8d1 c000 	ldr.w	ip, [r1]
 80069b8:	fa1f fe82 	uxth.w	lr, r2
 80069bc:	fa1f f38c 	uxth.w	r3, ip
 80069c0:	eba3 030e 	sub.w	r3, r3, lr
 80069c4:	4403      	add	r3, r0
 80069c6:	0c12      	lsrs	r2, r2, #16
 80069c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80069cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069d6:	45c1      	cmp	r9, r8
 80069d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80069dc:	f841 3b04 	str.w	r3, [r1], #4
 80069e0:	d2e6      	bcs.n	80069b0 <quorem+0xa4>
 80069e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ea:	b922      	cbnz	r2, 80069f6 <quorem+0xea>
 80069ec:	3b04      	subs	r3, #4
 80069ee:	429d      	cmp	r5, r3
 80069f0:	461a      	mov	r2, r3
 80069f2:	d30b      	bcc.n	8006a0c <quorem+0x100>
 80069f4:	613c      	str	r4, [r7, #16]
 80069f6:	3601      	adds	r6, #1
 80069f8:	4630      	mov	r0, r6
 80069fa:	b003      	add	sp, #12
 80069fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a00:	6812      	ldr	r2, [r2, #0]
 8006a02:	3b04      	subs	r3, #4
 8006a04:	2a00      	cmp	r2, #0
 8006a06:	d1cb      	bne.n	80069a0 <quorem+0x94>
 8006a08:	3c01      	subs	r4, #1
 8006a0a:	e7c6      	b.n	800699a <quorem+0x8e>
 8006a0c:	6812      	ldr	r2, [r2, #0]
 8006a0e:	3b04      	subs	r3, #4
 8006a10:	2a00      	cmp	r2, #0
 8006a12:	d1ef      	bne.n	80069f4 <quorem+0xe8>
 8006a14:	3c01      	subs	r4, #1
 8006a16:	e7ea      	b.n	80069ee <quorem+0xe2>
 8006a18:	2000      	movs	r0, #0
 8006a1a:	e7ee      	b.n	80069fa <quorem+0xee>
 8006a1c:	0000      	movs	r0, r0
	...

08006a20 <_dtoa_r>:
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	4614      	mov	r4, r2
 8006a26:	461d      	mov	r5, r3
 8006a28:	69c7      	ldr	r7, [r0, #28]
 8006a2a:	b097      	sub	sp, #92	@ 0x5c
 8006a2c:	4681      	mov	r9, r0
 8006a2e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006a32:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006a34:	b97f      	cbnz	r7, 8006a56 <_dtoa_r+0x36>
 8006a36:	2010      	movs	r0, #16
 8006a38:	f000 fe0e 	bl	8007658 <malloc>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006a42:	b920      	cbnz	r0, 8006a4e <_dtoa_r+0x2e>
 8006a44:	21ef      	movs	r1, #239	@ 0xef
 8006a46:	4bac      	ldr	r3, [pc, #688]	@ (8006cf8 <_dtoa_r+0x2d8>)
 8006a48:	48ac      	ldr	r0, [pc, #688]	@ (8006cfc <_dtoa_r+0x2dc>)
 8006a4a:	f002 fc27 	bl	800929c <__assert_func>
 8006a4e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a52:	6007      	str	r7, [r0, #0]
 8006a54:	60c7      	str	r7, [r0, #12]
 8006a56:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a5a:	6819      	ldr	r1, [r3, #0]
 8006a5c:	b159      	cbz	r1, 8006a76 <_dtoa_r+0x56>
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	2301      	movs	r3, #1
 8006a62:	4093      	lsls	r3, r2
 8006a64:	604a      	str	r2, [r1, #4]
 8006a66:	608b      	str	r3, [r1, #8]
 8006a68:	4648      	mov	r0, r9
 8006a6a:	f000 feeb 	bl	8007844 <_Bfree>
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a74:	601a      	str	r2, [r3, #0]
 8006a76:	1e2b      	subs	r3, r5, #0
 8006a78:	bfaf      	iteee	ge
 8006a7a:	2300      	movge	r3, #0
 8006a7c:	2201      	movlt	r2, #1
 8006a7e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a82:	9307      	strlt	r3, [sp, #28]
 8006a84:	bfa8      	it	ge
 8006a86:	6033      	strge	r3, [r6, #0]
 8006a88:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006a8c:	4b9c      	ldr	r3, [pc, #624]	@ (8006d00 <_dtoa_r+0x2e0>)
 8006a8e:	bfb8      	it	lt
 8006a90:	6032      	strlt	r2, [r6, #0]
 8006a92:	ea33 0308 	bics.w	r3, r3, r8
 8006a96:	d112      	bne.n	8006abe <_dtoa_r+0x9e>
 8006a98:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a9c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006aa4:	4323      	orrs	r3, r4
 8006aa6:	f000 855e 	beq.w	8007566 <_dtoa_r+0xb46>
 8006aaa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006aac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d04 <_dtoa_r+0x2e4>
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 8560 	beq.w	8007576 <_dtoa_r+0xb56>
 8006ab6:	f10a 0303 	add.w	r3, sl, #3
 8006aba:	f000 bd5a 	b.w	8007572 <_dtoa_r+0xb52>
 8006abe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ac2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006ac6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006aca:	2200      	movs	r2, #0
 8006acc:	2300      	movs	r3, #0
 8006ace:	f7f9 ff6b 	bl	80009a8 <__aeabi_dcmpeq>
 8006ad2:	4607      	mov	r7, r0
 8006ad4:	b158      	cbz	r0, 8006aee <_dtoa_r+0xce>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006ada:	6013      	str	r3, [r2, #0]
 8006adc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ade:	b113      	cbz	r3, 8006ae6 <_dtoa_r+0xc6>
 8006ae0:	4b89      	ldr	r3, [pc, #548]	@ (8006d08 <_dtoa_r+0x2e8>)
 8006ae2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006d0c <_dtoa_r+0x2ec>
 8006aea:	f000 bd44 	b.w	8007576 <_dtoa_r+0xb56>
 8006aee:	ab14      	add	r3, sp, #80	@ 0x50
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	ab15      	add	r3, sp, #84	@ 0x54
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	4648      	mov	r0, r9
 8006af8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006afc:	f001 fa36 	bl	8007f6c <__d2b>
 8006b00:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006b04:	9003      	str	r0, [sp, #12]
 8006b06:	2e00      	cmp	r6, #0
 8006b08:	d078      	beq.n	8006bfc <_dtoa_r+0x1dc>
 8006b0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b10:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b18:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b1c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b20:	9712      	str	r7, [sp, #72]	@ 0x48
 8006b22:	4619      	mov	r1, r3
 8006b24:	2200      	movs	r2, #0
 8006b26:	4b7a      	ldr	r3, [pc, #488]	@ (8006d10 <_dtoa_r+0x2f0>)
 8006b28:	f7f9 fb1e 	bl	8000168 <__aeabi_dsub>
 8006b2c:	a36c      	add	r3, pc, #432	@ (adr r3, 8006ce0 <_dtoa_r+0x2c0>)
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	f7f9 fcd1 	bl	80004d8 <__aeabi_dmul>
 8006b36:	a36c      	add	r3, pc, #432	@ (adr r3, 8006ce8 <_dtoa_r+0x2c8>)
 8006b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3c:	f7f9 fb16 	bl	800016c <__adddf3>
 8006b40:	4604      	mov	r4, r0
 8006b42:	4630      	mov	r0, r6
 8006b44:	460d      	mov	r5, r1
 8006b46:	f7f9 fc5d 	bl	8000404 <__aeabi_i2d>
 8006b4a:	a369      	add	r3, pc, #420	@ (adr r3, 8006cf0 <_dtoa_r+0x2d0>)
 8006b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b50:	f7f9 fcc2 	bl	80004d8 <__aeabi_dmul>
 8006b54:	4602      	mov	r2, r0
 8006b56:	460b      	mov	r3, r1
 8006b58:	4620      	mov	r0, r4
 8006b5a:	4629      	mov	r1, r5
 8006b5c:	f7f9 fb06 	bl	800016c <__adddf3>
 8006b60:	4604      	mov	r4, r0
 8006b62:	460d      	mov	r5, r1
 8006b64:	f7f9 ff68 	bl	8000a38 <__aeabi_d2iz>
 8006b68:	2200      	movs	r2, #0
 8006b6a:	4607      	mov	r7, r0
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	4620      	mov	r0, r4
 8006b70:	4629      	mov	r1, r5
 8006b72:	f7f9 ff23 	bl	80009bc <__aeabi_dcmplt>
 8006b76:	b140      	cbz	r0, 8006b8a <_dtoa_r+0x16a>
 8006b78:	4638      	mov	r0, r7
 8006b7a:	f7f9 fc43 	bl	8000404 <__aeabi_i2d>
 8006b7e:	4622      	mov	r2, r4
 8006b80:	462b      	mov	r3, r5
 8006b82:	f7f9 ff11 	bl	80009a8 <__aeabi_dcmpeq>
 8006b86:	b900      	cbnz	r0, 8006b8a <_dtoa_r+0x16a>
 8006b88:	3f01      	subs	r7, #1
 8006b8a:	2f16      	cmp	r7, #22
 8006b8c:	d854      	bhi.n	8006c38 <_dtoa_r+0x218>
 8006b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b92:	4b60      	ldr	r3, [pc, #384]	@ (8006d14 <_dtoa_r+0x2f4>)
 8006b94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9c:	f7f9 ff0e 	bl	80009bc <__aeabi_dcmplt>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d04b      	beq.n	8006c3c <_dtoa_r+0x21c>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	3f01      	subs	r7, #1
 8006ba8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006baa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bac:	1b9b      	subs	r3, r3, r6
 8006bae:	1e5a      	subs	r2, r3, #1
 8006bb0:	bf49      	itett	mi
 8006bb2:	f1c3 0301 	rsbmi	r3, r3, #1
 8006bb6:	2300      	movpl	r3, #0
 8006bb8:	9304      	strmi	r3, [sp, #16]
 8006bba:	2300      	movmi	r3, #0
 8006bbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bbe:	bf54      	ite	pl
 8006bc0:	9304      	strpl	r3, [sp, #16]
 8006bc2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006bc4:	2f00      	cmp	r7, #0
 8006bc6:	db3b      	blt.n	8006c40 <_dtoa_r+0x220>
 8006bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bca:	970e      	str	r7, [sp, #56]	@ 0x38
 8006bcc:	443b      	add	r3, r7
 8006bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006bd6:	2b09      	cmp	r3, #9
 8006bd8:	d865      	bhi.n	8006ca6 <_dtoa_r+0x286>
 8006bda:	2b05      	cmp	r3, #5
 8006bdc:	bfc4      	itt	gt
 8006bde:	3b04      	subgt	r3, #4
 8006be0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006be2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006be4:	bfc8      	it	gt
 8006be6:	2400      	movgt	r4, #0
 8006be8:	f1a3 0302 	sub.w	r3, r3, #2
 8006bec:	bfd8      	it	le
 8006bee:	2401      	movle	r4, #1
 8006bf0:	2b03      	cmp	r3, #3
 8006bf2:	d864      	bhi.n	8006cbe <_dtoa_r+0x29e>
 8006bf4:	e8df f003 	tbb	[pc, r3]
 8006bf8:	2c385553 	.word	0x2c385553
 8006bfc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006c00:	441e      	add	r6, r3
 8006c02:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	bfc1      	itttt	gt
 8006c0a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c0e:	fa08 f803 	lslgt.w	r8, r8, r3
 8006c12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c1a:	bfd6      	itet	le
 8006c1c:	f1c3 0320 	rsble	r3, r3, #32
 8006c20:	ea48 0003 	orrgt.w	r0, r8, r3
 8006c24:	fa04 f003 	lslle.w	r0, r4, r3
 8006c28:	f7f9 fbdc 	bl	80003e4 <__aeabi_ui2d>
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c32:	3e01      	subs	r6, #1
 8006c34:	9212      	str	r2, [sp, #72]	@ 0x48
 8006c36:	e774      	b.n	8006b22 <_dtoa_r+0x102>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e7b5      	b.n	8006ba8 <_dtoa_r+0x188>
 8006c3c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006c3e:	e7b4      	b.n	8006baa <_dtoa_r+0x18a>
 8006c40:	9b04      	ldr	r3, [sp, #16]
 8006c42:	1bdb      	subs	r3, r3, r7
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	427b      	negs	r3, r7
 8006c48:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c4e:	e7c1      	b.n	8006bd4 <_dtoa_r+0x1b4>
 8006c50:	2301      	movs	r3, #1
 8006c52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c56:	eb07 0b03 	add.w	fp, r7, r3
 8006c5a:	f10b 0301 	add.w	r3, fp, #1
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	9308      	str	r3, [sp, #32]
 8006c62:	bfb8      	it	lt
 8006c64:	2301      	movlt	r3, #1
 8006c66:	e006      	b.n	8006c76 <_dtoa_r+0x256>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	dd28      	ble.n	8006cc4 <_dtoa_r+0x2a4>
 8006c72:	469b      	mov	fp, r3
 8006c74:	9308      	str	r3, [sp, #32]
 8006c76:	2100      	movs	r1, #0
 8006c78:	2204      	movs	r2, #4
 8006c7a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006c7e:	f102 0514 	add.w	r5, r2, #20
 8006c82:	429d      	cmp	r5, r3
 8006c84:	d926      	bls.n	8006cd4 <_dtoa_r+0x2b4>
 8006c86:	6041      	str	r1, [r0, #4]
 8006c88:	4648      	mov	r0, r9
 8006c8a:	f000 fd9b 	bl	80077c4 <_Balloc>
 8006c8e:	4682      	mov	sl, r0
 8006c90:	2800      	cmp	r0, #0
 8006c92:	d143      	bne.n	8006d1c <_dtoa_r+0x2fc>
 8006c94:	4602      	mov	r2, r0
 8006c96:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8006d18 <_dtoa_r+0x2f8>)
 8006c9c:	e6d4      	b.n	8006a48 <_dtoa_r+0x28>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	e7e3      	b.n	8006c6a <_dtoa_r+0x24a>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	e7d5      	b.n	8006c52 <_dtoa_r+0x232>
 8006ca6:	2401      	movs	r4, #1
 8006ca8:	2300      	movs	r3, #0
 8006caa:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006cac:	9320      	str	r3, [sp, #128]	@ 0x80
 8006cae:	f04f 3bff 	mov.w	fp, #4294967295
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2312      	movs	r3, #18
 8006cb6:	f8cd b020 	str.w	fp, [sp, #32]
 8006cba:	9221      	str	r2, [sp, #132]	@ 0x84
 8006cbc:	e7db      	b.n	8006c76 <_dtoa_r+0x256>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cc2:	e7f4      	b.n	8006cae <_dtoa_r+0x28e>
 8006cc4:	f04f 0b01 	mov.w	fp, #1
 8006cc8:	465b      	mov	r3, fp
 8006cca:	f8cd b020 	str.w	fp, [sp, #32]
 8006cce:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006cd2:	e7d0      	b.n	8006c76 <_dtoa_r+0x256>
 8006cd4:	3101      	adds	r1, #1
 8006cd6:	0052      	lsls	r2, r2, #1
 8006cd8:	e7d1      	b.n	8006c7e <_dtoa_r+0x25e>
 8006cda:	bf00      	nop
 8006cdc:	f3af 8000 	nop.w
 8006ce0:	636f4361 	.word	0x636f4361
 8006ce4:	3fd287a7 	.word	0x3fd287a7
 8006ce8:	8b60c8b3 	.word	0x8b60c8b3
 8006cec:	3fc68a28 	.word	0x3fc68a28
 8006cf0:	509f79fb 	.word	0x509f79fb
 8006cf4:	3fd34413 	.word	0x3fd34413
 8006cf8:	0800a05c 	.word	0x0800a05c
 8006cfc:	0800a073 	.word	0x0800a073
 8006d00:	7ff00000 	.word	0x7ff00000
 8006d04:	0800a058 	.word	0x0800a058
 8006d08:	0800a027 	.word	0x0800a027
 8006d0c:	0800a026 	.word	0x0800a026
 8006d10:	3ff80000 	.word	0x3ff80000
 8006d14:	0800a220 	.word	0x0800a220
 8006d18:	0800a0cb 	.word	0x0800a0cb
 8006d1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d20:	6018      	str	r0, [r3, #0]
 8006d22:	9b08      	ldr	r3, [sp, #32]
 8006d24:	2b0e      	cmp	r3, #14
 8006d26:	f200 80a1 	bhi.w	8006e6c <_dtoa_r+0x44c>
 8006d2a:	2c00      	cmp	r4, #0
 8006d2c:	f000 809e 	beq.w	8006e6c <_dtoa_r+0x44c>
 8006d30:	2f00      	cmp	r7, #0
 8006d32:	dd33      	ble.n	8006d9c <_dtoa_r+0x37c>
 8006d34:	4b9c      	ldr	r3, [pc, #624]	@ (8006fa8 <_dtoa_r+0x588>)
 8006d36:	f007 020f 	and.w	r2, r7, #15
 8006d3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d3e:	05f8      	lsls	r0, r7, #23
 8006d40:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006d44:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006d48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d4c:	d516      	bpl.n	8006d7c <_dtoa_r+0x35c>
 8006d4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d52:	4b96      	ldr	r3, [pc, #600]	@ (8006fac <_dtoa_r+0x58c>)
 8006d54:	2603      	movs	r6, #3
 8006d56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d5a:	f7f9 fce7 	bl	800072c <__aeabi_ddiv>
 8006d5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d62:	f004 040f 	and.w	r4, r4, #15
 8006d66:	4d91      	ldr	r5, [pc, #580]	@ (8006fac <_dtoa_r+0x58c>)
 8006d68:	b954      	cbnz	r4, 8006d80 <_dtoa_r+0x360>
 8006d6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d72:	f7f9 fcdb 	bl	800072c <__aeabi_ddiv>
 8006d76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d7a:	e028      	b.n	8006dce <_dtoa_r+0x3ae>
 8006d7c:	2602      	movs	r6, #2
 8006d7e:	e7f2      	b.n	8006d66 <_dtoa_r+0x346>
 8006d80:	07e1      	lsls	r1, r4, #31
 8006d82:	d508      	bpl.n	8006d96 <_dtoa_r+0x376>
 8006d84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d8c:	f7f9 fba4 	bl	80004d8 <__aeabi_dmul>
 8006d90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d94:	3601      	adds	r6, #1
 8006d96:	1064      	asrs	r4, r4, #1
 8006d98:	3508      	adds	r5, #8
 8006d9a:	e7e5      	b.n	8006d68 <_dtoa_r+0x348>
 8006d9c:	f000 80af 	beq.w	8006efe <_dtoa_r+0x4de>
 8006da0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006da4:	427c      	negs	r4, r7
 8006da6:	4b80      	ldr	r3, [pc, #512]	@ (8006fa8 <_dtoa_r+0x588>)
 8006da8:	f004 020f 	and.w	r2, r4, #15
 8006dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db4:	f7f9 fb90 	bl	80004d8 <__aeabi_dmul>
 8006db8:	2602      	movs	r6, #2
 8006dba:	2300      	movs	r3, #0
 8006dbc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006dc0:	4d7a      	ldr	r5, [pc, #488]	@ (8006fac <_dtoa_r+0x58c>)
 8006dc2:	1124      	asrs	r4, r4, #4
 8006dc4:	2c00      	cmp	r4, #0
 8006dc6:	f040 808f 	bne.w	8006ee8 <_dtoa_r+0x4c8>
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1d3      	bne.n	8006d76 <_dtoa_r+0x356>
 8006dce:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006dd2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8094 	beq.w	8006f02 <_dtoa_r+0x4e2>
 8006dda:	2200      	movs	r2, #0
 8006ddc:	4620      	mov	r0, r4
 8006dde:	4629      	mov	r1, r5
 8006de0:	4b73      	ldr	r3, [pc, #460]	@ (8006fb0 <_dtoa_r+0x590>)
 8006de2:	f7f9 fdeb 	bl	80009bc <__aeabi_dcmplt>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	f000 808b 	beq.w	8006f02 <_dtoa_r+0x4e2>
 8006dec:	9b08      	ldr	r3, [sp, #32]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	f000 8087 	beq.w	8006f02 <_dtoa_r+0x4e2>
 8006df4:	f1bb 0f00 	cmp.w	fp, #0
 8006df8:	dd34      	ble.n	8006e64 <_dtoa_r+0x444>
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	4629      	mov	r1, r5
 8006e00:	4b6c      	ldr	r3, [pc, #432]	@ (8006fb4 <_dtoa_r+0x594>)
 8006e02:	f7f9 fb69 	bl	80004d8 <__aeabi_dmul>
 8006e06:	465c      	mov	r4, fp
 8006e08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e0c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e10:	3601      	adds	r6, #1
 8006e12:	4630      	mov	r0, r6
 8006e14:	f7f9 faf6 	bl	8000404 <__aeabi_i2d>
 8006e18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e1c:	f7f9 fb5c 	bl	80004d8 <__aeabi_dmul>
 8006e20:	2200      	movs	r2, #0
 8006e22:	4b65      	ldr	r3, [pc, #404]	@ (8006fb8 <_dtoa_r+0x598>)
 8006e24:	f7f9 f9a2 	bl	800016c <__adddf3>
 8006e28:	4605      	mov	r5, r0
 8006e2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e2e:	2c00      	cmp	r4, #0
 8006e30:	d16a      	bne.n	8006f08 <_dtoa_r+0x4e8>
 8006e32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e36:	2200      	movs	r2, #0
 8006e38:	4b60      	ldr	r3, [pc, #384]	@ (8006fbc <_dtoa_r+0x59c>)
 8006e3a:	f7f9 f995 	bl	8000168 <__aeabi_dsub>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e46:	462a      	mov	r2, r5
 8006e48:	4633      	mov	r3, r6
 8006e4a:	f7f9 fdd5 	bl	80009f8 <__aeabi_dcmpgt>
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	f040 8298 	bne.w	8007384 <_dtoa_r+0x964>
 8006e54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e58:	462a      	mov	r2, r5
 8006e5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e5e:	f7f9 fdad 	bl	80009bc <__aeabi_dcmplt>
 8006e62:	bb38      	cbnz	r0, 8006eb4 <_dtoa_r+0x494>
 8006e64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006e68:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006e6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f2c0 8157 	blt.w	8007122 <_dtoa_r+0x702>
 8006e74:	2f0e      	cmp	r7, #14
 8006e76:	f300 8154 	bgt.w	8007122 <_dtoa_r+0x702>
 8006e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8006fa8 <_dtoa_r+0x588>)
 8006e7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	f280 80e5 	bge.w	800705a <_dtoa_r+0x63a>
 8006e90:	9b08      	ldr	r3, [sp, #32]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f300 80e1 	bgt.w	800705a <_dtoa_r+0x63a>
 8006e98:	d10c      	bne.n	8006eb4 <_dtoa_r+0x494>
 8006e9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	4b46      	ldr	r3, [pc, #280]	@ (8006fbc <_dtoa_r+0x59c>)
 8006ea2:	f7f9 fb19 	bl	80004d8 <__aeabi_dmul>
 8006ea6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006eaa:	f7f9 fd9b 	bl	80009e4 <__aeabi_dcmpge>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f000 8266 	beq.w	8007380 <_dtoa_r+0x960>
 8006eb4:	2400      	movs	r4, #0
 8006eb6:	4625      	mov	r5, r4
 8006eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eba:	4656      	mov	r6, sl
 8006ebc:	ea6f 0803 	mvn.w	r8, r3
 8006ec0:	2700      	movs	r7, #0
 8006ec2:	4621      	mov	r1, r4
 8006ec4:	4648      	mov	r0, r9
 8006ec6:	f000 fcbd 	bl	8007844 <_Bfree>
 8006eca:	2d00      	cmp	r5, #0
 8006ecc:	f000 80bd 	beq.w	800704a <_dtoa_r+0x62a>
 8006ed0:	b12f      	cbz	r7, 8006ede <_dtoa_r+0x4be>
 8006ed2:	42af      	cmp	r7, r5
 8006ed4:	d003      	beq.n	8006ede <_dtoa_r+0x4be>
 8006ed6:	4639      	mov	r1, r7
 8006ed8:	4648      	mov	r0, r9
 8006eda:	f000 fcb3 	bl	8007844 <_Bfree>
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4648      	mov	r0, r9
 8006ee2:	f000 fcaf 	bl	8007844 <_Bfree>
 8006ee6:	e0b0      	b.n	800704a <_dtoa_r+0x62a>
 8006ee8:	07e2      	lsls	r2, r4, #31
 8006eea:	d505      	bpl.n	8006ef8 <_dtoa_r+0x4d8>
 8006eec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ef0:	f7f9 faf2 	bl	80004d8 <__aeabi_dmul>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	3601      	adds	r6, #1
 8006ef8:	1064      	asrs	r4, r4, #1
 8006efa:	3508      	adds	r5, #8
 8006efc:	e762      	b.n	8006dc4 <_dtoa_r+0x3a4>
 8006efe:	2602      	movs	r6, #2
 8006f00:	e765      	b.n	8006dce <_dtoa_r+0x3ae>
 8006f02:	46b8      	mov	r8, r7
 8006f04:	9c08      	ldr	r4, [sp, #32]
 8006f06:	e784      	b.n	8006e12 <_dtoa_r+0x3f2>
 8006f08:	4b27      	ldr	r3, [pc, #156]	@ (8006fa8 <_dtoa_r+0x588>)
 8006f0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f14:	4454      	add	r4, sl
 8006f16:	2900      	cmp	r1, #0
 8006f18:	d054      	beq.n	8006fc4 <_dtoa_r+0x5a4>
 8006f1a:	2000      	movs	r0, #0
 8006f1c:	4928      	ldr	r1, [pc, #160]	@ (8006fc0 <_dtoa_r+0x5a0>)
 8006f1e:	f7f9 fc05 	bl	800072c <__aeabi_ddiv>
 8006f22:	4633      	mov	r3, r6
 8006f24:	462a      	mov	r2, r5
 8006f26:	f7f9 f91f 	bl	8000168 <__aeabi_dsub>
 8006f2a:	4656      	mov	r6, sl
 8006f2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f34:	f7f9 fd80 	bl	8000a38 <__aeabi_d2iz>
 8006f38:	4605      	mov	r5, r0
 8006f3a:	f7f9 fa63 	bl	8000404 <__aeabi_i2d>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	460b      	mov	r3, r1
 8006f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f46:	f7f9 f90f 	bl	8000168 <__aeabi_dsub>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	3530      	adds	r5, #48	@ 0x30
 8006f50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f58:	f806 5b01 	strb.w	r5, [r6], #1
 8006f5c:	f7f9 fd2e 	bl	80009bc <__aeabi_dcmplt>
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d172      	bne.n	800704a <_dtoa_r+0x62a>
 8006f64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f68:	2000      	movs	r0, #0
 8006f6a:	4911      	ldr	r1, [pc, #68]	@ (8006fb0 <_dtoa_r+0x590>)
 8006f6c:	f7f9 f8fc 	bl	8000168 <__aeabi_dsub>
 8006f70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f74:	f7f9 fd22 	bl	80009bc <__aeabi_dcmplt>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	f040 80b4 	bne.w	80070e6 <_dtoa_r+0x6c6>
 8006f7e:	42a6      	cmp	r6, r4
 8006f80:	f43f af70 	beq.w	8006e64 <_dtoa_r+0x444>
 8006f84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f88:	2200      	movs	r2, #0
 8006f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb4 <_dtoa_r+0x594>)
 8006f8c:	f7f9 faa4 	bl	80004d8 <__aeabi_dmul>
 8006f90:	2200      	movs	r2, #0
 8006f92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f9a:	4b06      	ldr	r3, [pc, #24]	@ (8006fb4 <_dtoa_r+0x594>)
 8006f9c:	f7f9 fa9c 	bl	80004d8 <__aeabi_dmul>
 8006fa0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fa4:	e7c4      	b.n	8006f30 <_dtoa_r+0x510>
 8006fa6:	bf00      	nop
 8006fa8:	0800a220 	.word	0x0800a220
 8006fac:	0800a1f8 	.word	0x0800a1f8
 8006fb0:	3ff00000 	.word	0x3ff00000
 8006fb4:	40240000 	.word	0x40240000
 8006fb8:	401c0000 	.word	0x401c0000
 8006fbc:	40140000 	.word	0x40140000
 8006fc0:	3fe00000 	.word	0x3fe00000
 8006fc4:	4631      	mov	r1, r6
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f7f9 fa86 	bl	80004d8 <__aeabi_dmul>
 8006fcc:	4656      	mov	r6, sl
 8006fce:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fd2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006fd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fd8:	f7f9 fd2e 	bl	8000a38 <__aeabi_d2iz>
 8006fdc:	4605      	mov	r5, r0
 8006fde:	f7f9 fa11 	bl	8000404 <__aeabi_i2d>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fea:	f7f9 f8bd 	bl	8000168 <__aeabi_dsub>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	3530      	adds	r5, #48	@ 0x30
 8006ff4:	f806 5b01 	strb.w	r5, [r6], #1
 8006ff8:	42a6      	cmp	r6, r4
 8006ffa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ffe:	f04f 0200 	mov.w	r2, #0
 8007002:	d124      	bne.n	800704e <_dtoa_r+0x62e>
 8007004:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007008:	4bae      	ldr	r3, [pc, #696]	@ (80072c4 <_dtoa_r+0x8a4>)
 800700a:	f7f9 f8af 	bl	800016c <__adddf3>
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007016:	f7f9 fcef 	bl	80009f8 <__aeabi_dcmpgt>
 800701a:	2800      	cmp	r0, #0
 800701c:	d163      	bne.n	80070e6 <_dtoa_r+0x6c6>
 800701e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007022:	2000      	movs	r0, #0
 8007024:	49a7      	ldr	r1, [pc, #668]	@ (80072c4 <_dtoa_r+0x8a4>)
 8007026:	f7f9 f89f 	bl	8000168 <__aeabi_dsub>
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007032:	f7f9 fcc3 	bl	80009bc <__aeabi_dcmplt>
 8007036:	2800      	cmp	r0, #0
 8007038:	f43f af14 	beq.w	8006e64 <_dtoa_r+0x444>
 800703c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800703e:	1e73      	subs	r3, r6, #1
 8007040:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007042:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007046:	2b30      	cmp	r3, #48	@ 0x30
 8007048:	d0f8      	beq.n	800703c <_dtoa_r+0x61c>
 800704a:	4647      	mov	r7, r8
 800704c:	e03b      	b.n	80070c6 <_dtoa_r+0x6a6>
 800704e:	4b9e      	ldr	r3, [pc, #632]	@ (80072c8 <_dtoa_r+0x8a8>)
 8007050:	f7f9 fa42 	bl	80004d8 <__aeabi_dmul>
 8007054:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007058:	e7bc      	b.n	8006fd4 <_dtoa_r+0x5b4>
 800705a:	4656      	mov	r6, sl
 800705c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007064:	4620      	mov	r0, r4
 8007066:	4629      	mov	r1, r5
 8007068:	f7f9 fb60 	bl	800072c <__aeabi_ddiv>
 800706c:	f7f9 fce4 	bl	8000a38 <__aeabi_d2iz>
 8007070:	4680      	mov	r8, r0
 8007072:	f7f9 f9c7 	bl	8000404 <__aeabi_i2d>
 8007076:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800707a:	f7f9 fa2d 	bl	80004d8 <__aeabi_dmul>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4620      	mov	r0, r4
 8007084:	4629      	mov	r1, r5
 8007086:	f7f9 f86f 	bl	8000168 <__aeabi_dsub>
 800708a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800708e:	9d08      	ldr	r5, [sp, #32]
 8007090:	f806 4b01 	strb.w	r4, [r6], #1
 8007094:	eba6 040a 	sub.w	r4, r6, sl
 8007098:	42a5      	cmp	r5, r4
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	d133      	bne.n	8007108 <_dtoa_r+0x6e8>
 80070a0:	f7f9 f864 	bl	800016c <__adddf3>
 80070a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070a8:	4604      	mov	r4, r0
 80070aa:	460d      	mov	r5, r1
 80070ac:	f7f9 fca4 	bl	80009f8 <__aeabi_dcmpgt>
 80070b0:	b9c0      	cbnz	r0, 80070e4 <_dtoa_r+0x6c4>
 80070b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b6:	4620      	mov	r0, r4
 80070b8:	4629      	mov	r1, r5
 80070ba:	f7f9 fc75 	bl	80009a8 <__aeabi_dcmpeq>
 80070be:	b110      	cbz	r0, 80070c6 <_dtoa_r+0x6a6>
 80070c0:	f018 0f01 	tst.w	r8, #1
 80070c4:	d10e      	bne.n	80070e4 <_dtoa_r+0x6c4>
 80070c6:	4648      	mov	r0, r9
 80070c8:	9903      	ldr	r1, [sp, #12]
 80070ca:	f000 fbbb 	bl	8007844 <_Bfree>
 80070ce:	2300      	movs	r3, #0
 80070d0:	7033      	strb	r3, [r6, #0]
 80070d2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80070d4:	3701      	adds	r7, #1
 80070d6:	601f      	str	r7, [r3, #0]
 80070d8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 824b 	beq.w	8007576 <_dtoa_r+0xb56>
 80070e0:	601e      	str	r6, [r3, #0]
 80070e2:	e248      	b.n	8007576 <_dtoa_r+0xb56>
 80070e4:	46b8      	mov	r8, r7
 80070e6:	4633      	mov	r3, r6
 80070e8:	461e      	mov	r6, r3
 80070ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070ee:	2a39      	cmp	r2, #57	@ 0x39
 80070f0:	d106      	bne.n	8007100 <_dtoa_r+0x6e0>
 80070f2:	459a      	cmp	sl, r3
 80070f4:	d1f8      	bne.n	80070e8 <_dtoa_r+0x6c8>
 80070f6:	2230      	movs	r2, #48	@ 0x30
 80070f8:	f108 0801 	add.w	r8, r8, #1
 80070fc:	f88a 2000 	strb.w	r2, [sl]
 8007100:	781a      	ldrb	r2, [r3, #0]
 8007102:	3201      	adds	r2, #1
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	e7a0      	b.n	800704a <_dtoa_r+0x62a>
 8007108:	2200      	movs	r2, #0
 800710a:	4b6f      	ldr	r3, [pc, #444]	@ (80072c8 <_dtoa_r+0x8a8>)
 800710c:	f7f9 f9e4 	bl	80004d8 <__aeabi_dmul>
 8007110:	2200      	movs	r2, #0
 8007112:	2300      	movs	r3, #0
 8007114:	4604      	mov	r4, r0
 8007116:	460d      	mov	r5, r1
 8007118:	f7f9 fc46 	bl	80009a8 <__aeabi_dcmpeq>
 800711c:	2800      	cmp	r0, #0
 800711e:	d09f      	beq.n	8007060 <_dtoa_r+0x640>
 8007120:	e7d1      	b.n	80070c6 <_dtoa_r+0x6a6>
 8007122:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007124:	2a00      	cmp	r2, #0
 8007126:	f000 80ea 	beq.w	80072fe <_dtoa_r+0x8de>
 800712a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800712c:	2a01      	cmp	r2, #1
 800712e:	f300 80cd 	bgt.w	80072cc <_dtoa_r+0x8ac>
 8007132:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007134:	2a00      	cmp	r2, #0
 8007136:	f000 80c1 	beq.w	80072bc <_dtoa_r+0x89c>
 800713a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800713e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007140:	9e04      	ldr	r6, [sp, #16]
 8007142:	9a04      	ldr	r2, [sp, #16]
 8007144:	2101      	movs	r1, #1
 8007146:	441a      	add	r2, r3
 8007148:	9204      	str	r2, [sp, #16]
 800714a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800714c:	4648      	mov	r0, r9
 800714e:	441a      	add	r2, r3
 8007150:	9209      	str	r2, [sp, #36]	@ 0x24
 8007152:	f000 fc75 	bl	8007a40 <__i2b>
 8007156:	4605      	mov	r5, r0
 8007158:	b166      	cbz	r6, 8007174 <_dtoa_r+0x754>
 800715a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715c:	2b00      	cmp	r3, #0
 800715e:	dd09      	ble.n	8007174 <_dtoa_r+0x754>
 8007160:	42b3      	cmp	r3, r6
 8007162:	bfa8      	it	ge
 8007164:	4633      	movge	r3, r6
 8007166:	9a04      	ldr	r2, [sp, #16]
 8007168:	1af6      	subs	r6, r6, r3
 800716a:	1ad2      	subs	r2, r2, r3
 800716c:	9204      	str	r2, [sp, #16]
 800716e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	9309      	str	r3, [sp, #36]	@ 0x24
 8007174:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007176:	b30b      	cbz	r3, 80071bc <_dtoa_r+0x79c>
 8007178:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 80c6 	beq.w	800730c <_dtoa_r+0x8ec>
 8007180:	2c00      	cmp	r4, #0
 8007182:	f000 80c0 	beq.w	8007306 <_dtoa_r+0x8e6>
 8007186:	4629      	mov	r1, r5
 8007188:	4622      	mov	r2, r4
 800718a:	4648      	mov	r0, r9
 800718c:	f000 fd10 	bl	8007bb0 <__pow5mult>
 8007190:	9a03      	ldr	r2, [sp, #12]
 8007192:	4601      	mov	r1, r0
 8007194:	4605      	mov	r5, r0
 8007196:	4648      	mov	r0, r9
 8007198:	f000 fc68 	bl	8007a6c <__multiply>
 800719c:	9903      	ldr	r1, [sp, #12]
 800719e:	4680      	mov	r8, r0
 80071a0:	4648      	mov	r0, r9
 80071a2:	f000 fb4f 	bl	8007844 <_Bfree>
 80071a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071a8:	1b1b      	subs	r3, r3, r4
 80071aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ac:	f000 80b1 	beq.w	8007312 <_dtoa_r+0x8f2>
 80071b0:	4641      	mov	r1, r8
 80071b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071b4:	4648      	mov	r0, r9
 80071b6:	f000 fcfb 	bl	8007bb0 <__pow5mult>
 80071ba:	9003      	str	r0, [sp, #12]
 80071bc:	2101      	movs	r1, #1
 80071be:	4648      	mov	r0, r9
 80071c0:	f000 fc3e 	bl	8007a40 <__i2b>
 80071c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071c6:	4604      	mov	r4, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 81d8 	beq.w	800757e <_dtoa_r+0xb5e>
 80071ce:	461a      	mov	r2, r3
 80071d0:	4601      	mov	r1, r0
 80071d2:	4648      	mov	r0, r9
 80071d4:	f000 fcec 	bl	8007bb0 <__pow5mult>
 80071d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071da:	4604      	mov	r4, r0
 80071dc:	2b01      	cmp	r3, #1
 80071de:	f300 809f 	bgt.w	8007320 <_dtoa_r+0x900>
 80071e2:	9b06      	ldr	r3, [sp, #24]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f040 8097 	bne.w	8007318 <_dtoa_r+0x8f8>
 80071ea:	9b07      	ldr	r3, [sp, #28]
 80071ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f040 8093 	bne.w	800731c <_dtoa_r+0x8fc>
 80071f6:	9b07      	ldr	r3, [sp, #28]
 80071f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071fc:	0d1b      	lsrs	r3, r3, #20
 80071fe:	051b      	lsls	r3, r3, #20
 8007200:	b133      	cbz	r3, 8007210 <_dtoa_r+0x7f0>
 8007202:	9b04      	ldr	r3, [sp, #16]
 8007204:	3301      	adds	r3, #1
 8007206:	9304      	str	r3, [sp, #16]
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	3301      	adds	r3, #1
 800720c:	9309      	str	r3, [sp, #36]	@ 0x24
 800720e:	2301      	movs	r3, #1
 8007210:	930a      	str	r3, [sp, #40]	@ 0x28
 8007212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 81b8 	beq.w	800758a <_dtoa_r+0xb6a>
 800721a:	6923      	ldr	r3, [r4, #16]
 800721c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007220:	6918      	ldr	r0, [r3, #16]
 8007222:	f000 fbc1 	bl	80079a8 <__hi0bits>
 8007226:	f1c0 0020 	rsb	r0, r0, #32
 800722a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800722c:	4418      	add	r0, r3
 800722e:	f010 001f 	ands.w	r0, r0, #31
 8007232:	f000 8082 	beq.w	800733a <_dtoa_r+0x91a>
 8007236:	f1c0 0320 	rsb	r3, r0, #32
 800723a:	2b04      	cmp	r3, #4
 800723c:	dd73      	ble.n	8007326 <_dtoa_r+0x906>
 800723e:	9b04      	ldr	r3, [sp, #16]
 8007240:	f1c0 001c 	rsb	r0, r0, #28
 8007244:	4403      	add	r3, r0
 8007246:	9304      	str	r3, [sp, #16]
 8007248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724a:	4406      	add	r6, r0
 800724c:	4403      	add	r3, r0
 800724e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007250:	9b04      	ldr	r3, [sp, #16]
 8007252:	2b00      	cmp	r3, #0
 8007254:	dd05      	ble.n	8007262 <_dtoa_r+0x842>
 8007256:	461a      	mov	r2, r3
 8007258:	4648      	mov	r0, r9
 800725a:	9903      	ldr	r1, [sp, #12]
 800725c:	f000 fd02 	bl	8007c64 <__lshift>
 8007260:	9003      	str	r0, [sp, #12]
 8007262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007264:	2b00      	cmp	r3, #0
 8007266:	dd05      	ble.n	8007274 <_dtoa_r+0x854>
 8007268:	4621      	mov	r1, r4
 800726a:	461a      	mov	r2, r3
 800726c:	4648      	mov	r0, r9
 800726e:	f000 fcf9 	bl	8007c64 <__lshift>
 8007272:	4604      	mov	r4, r0
 8007274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d061      	beq.n	800733e <_dtoa_r+0x91e>
 800727a:	4621      	mov	r1, r4
 800727c:	9803      	ldr	r0, [sp, #12]
 800727e:	f000 fd5d 	bl	8007d3c <__mcmp>
 8007282:	2800      	cmp	r0, #0
 8007284:	da5b      	bge.n	800733e <_dtoa_r+0x91e>
 8007286:	2300      	movs	r3, #0
 8007288:	220a      	movs	r2, #10
 800728a:	4648      	mov	r0, r9
 800728c:	9903      	ldr	r1, [sp, #12]
 800728e:	f000 fafb 	bl	8007888 <__multadd>
 8007292:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007294:	f107 38ff 	add.w	r8, r7, #4294967295
 8007298:	9003      	str	r0, [sp, #12]
 800729a:	2b00      	cmp	r3, #0
 800729c:	f000 8177 	beq.w	800758e <_dtoa_r+0xb6e>
 80072a0:	4629      	mov	r1, r5
 80072a2:	2300      	movs	r3, #0
 80072a4:	220a      	movs	r2, #10
 80072a6:	4648      	mov	r0, r9
 80072a8:	f000 faee 	bl	8007888 <__multadd>
 80072ac:	f1bb 0f00 	cmp.w	fp, #0
 80072b0:	4605      	mov	r5, r0
 80072b2:	dc6f      	bgt.n	8007394 <_dtoa_r+0x974>
 80072b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	dc49      	bgt.n	800734e <_dtoa_r+0x92e>
 80072ba:	e06b      	b.n	8007394 <_dtoa_r+0x974>
 80072bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80072c2:	e73c      	b.n	800713e <_dtoa_r+0x71e>
 80072c4:	3fe00000 	.word	0x3fe00000
 80072c8:	40240000 	.word	0x40240000
 80072cc:	9b08      	ldr	r3, [sp, #32]
 80072ce:	1e5c      	subs	r4, r3, #1
 80072d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072d2:	42a3      	cmp	r3, r4
 80072d4:	db09      	blt.n	80072ea <_dtoa_r+0x8ca>
 80072d6:	1b1c      	subs	r4, r3, r4
 80072d8:	9b08      	ldr	r3, [sp, #32]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f6bf af30 	bge.w	8007140 <_dtoa_r+0x720>
 80072e0:	9b04      	ldr	r3, [sp, #16]
 80072e2:	9a08      	ldr	r2, [sp, #32]
 80072e4:	1a9e      	subs	r6, r3, r2
 80072e6:	2300      	movs	r3, #0
 80072e8:	e72b      	b.n	8007142 <_dtoa_r+0x722>
 80072ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072ee:	1ae3      	subs	r3, r4, r3
 80072f0:	441a      	add	r2, r3
 80072f2:	940a      	str	r4, [sp, #40]	@ 0x28
 80072f4:	9e04      	ldr	r6, [sp, #16]
 80072f6:	2400      	movs	r4, #0
 80072f8:	9b08      	ldr	r3, [sp, #32]
 80072fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80072fc:	e721      	b.n	8007142 <_dtoa_r+0x722>
 80072fe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007300:	9e04      	ldr	r6, [sp, #16]
 8007302:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007304:	e728      	b.n	8007158 <_dtoa_r+0x738>
 8007306:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800730a:	e751      	b.n	80071b0 <_dtoa_r+0x790>
 800730c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800730e:	9903      	ldr	r1, [sp, #12]
 8007310:	e750      	b.n	80071b4 <_dtoa_r+0x794>
 8007312:	f8cd 800c 	str.w	r8, [sp, #12]
 8007316:	e751      	b.n	80071bc <_dtoa_r+0x79c>
 8007318:	2300      	movs	r3, #0
 800731a:	e779      	b.n	8007210 <_dtoa_r+0x7f0>
 800731c:	9b06      	ldr	r3, [sp, #24]
 800731e:	e777      	b.n	8007210 <_dtoa_r+0x7f0>
 8007320:	2300      	movs	r3, #0
 8007322:	930a      	str	r3, [sp, #40]	@ 0x28
 8007324:	e779      	b.n	800721a <_dtoa_r+0x7fa>
 8007326:	d093      	beq.n	8007250 <_dtoa_r+0x830>
 8007328:	9a04      	ldr	r2, [sp, #16]
 800732a:	331c      	adds	r3, #28
 800732c:	441a      	add	r2, r3
 800732e:	9204      	str	r2, [sp, #16]
 8007330:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007332:	441e      	add	r6, r3
 8007334:	441a      	add	r2, r3
 8007336:	9209      	str	r2, [sp, #36]	@ 0x24
 8007338:	e78a      	b.n	8007250 <_dtoa_r+0x830>
 800733a:	4603      	mov	r3, r0
 800733c:	e7f4      	b.n	8007328 <_dtoa_r+0x908>
 800733e:	9b08      	ldr	r3, [sp, #32]
 8007340:	46b8      	mov	r8, r7
 8007342:	2b00      	cmp	r3, #0
 8007344:	dc20      	bgt.n	8007388 <_dtoa_r+0x968>
 8007346:	469b      	mov	fp, r3
 8007348:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800734a:	2b02      	cmp	r3, #2
 800734c:	dd1e      	ble.n	800738c <_dtoa_r+0x96c>
 800734e:	f1bb 0f00 	cmp.w	fp, #0
 8007352:	f47f adb1 	bne.w	8006eb8 <_dtoa_r+0x498>
 8007356:	4621      	mov	r1, r4
 8007358:	465b      	mov	r3, fp
 800735a:	2205      	movs	r2, #5
 800735c:	4648      	mov	r0, r9
 800735e:	f000 fa93 	bl	8007888 <__multadd>
 8007362:	4601      	mov	r1, r0
 8007364:	4604      	mov	r4, r0
 8007366:	9803      	ldr	r0, [sp, #12]
 8007368:	f000 fce8 	bl	8007d3c <__mcmp>
 800736c:	2800      	cmp	r0, #0
 800736e:	f77f ada3 	ble.w	8006eb8 <_dtoa_r+0x498>
 8007372:	4656      	mov	r6, sl
 8007374:	2331      	movs	r3, #49	@ 0x31
 8007376:	f108 0801 	add.w	r8, r8, #1
 800737a:	f806 3b01 	strb.w	r3, [r6], #1
 800737e:	e59f      	b.n	8006ec0 <_dtoa_r+0x4a0>
 8007380:	46b8      	mov	r8, r7
 8007382:	9c08      	ldr	r4, [sp, #32]
 8007384:	4625      	mov	r5, r4
 8007386:	e7f4      	b.n	8007372 <_dtoa_r+0x952>
 8007388:	f8dd b020 	ldr.w	fp, [sp, #32]
 800738c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800738e:	2b00      	cmp	r3, #0
 8007390:	f000 8101 	beq.w	8007596 <_dtoa_r+0xb76>
 8007394:	2e00      	cmp	r6, #0
 8007396:	dd05      	ble.n	80073a4 <_dtoa_r+0x984>
 8007398:	4629      	mov	r1, r5
 800739a:	4632      	mov	r2, r6
 800739c:	4648      	mov	r0, r9
 800739e:	f000 fc61 	bl	8007c64 <__lshift>
 80073a2:	4605      	mov	r5, r0
 80073a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d05c      	beq.n	8007464 <_dtoa_r+0xa44>
 80073aa:	4648      	mov	r0, r9
 80073ac:	6869      	ldr	r1, [r5, #4]
 80073ae:	f000 fa09 	bl	80077c4 <_Balloc>
 80073b2:	4606      	mov	r6, r0
 80073b4:	b928      	cbnz	r0, 80073c2 <_dtoa_r+0x9a2>
 80073b6:	4602      	mov	r2, r0
 80073b8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073bc:	4b80      	ldr	r3, [pc, #512]	@ (80075c0 <_dtoa_r+0xba0>)
 80073be:	f7ff bb43 	b.w	8006a48 <_dtoa_r+0x28>
 80073c2:	692a      	ldr	r2, [r5, #16]
 80073c4:	f105 010c 	add.w	r1, r5, #12
 80073c8:	3202      	adds	r2, #2
 80073ca:	0092      	lsls	r2, r2, #2
 80073cc:	300c      	adds	r0, #12
 80073ce:	f001 ff51 	bl	8009274 <memcpy>
 80073d2:	2201      	movs	r2, #1
 80073d4:	4631      	mov	r1, r6
 80073d6:	4648      	mov	r0, r9
 80073d8:	f000 fc44 	bl	8007c64 <__lshift>
 80073dc:	462f      	mov	r7, r5
 80073de:	4605      	mov	r5, r0
 80073e0:	f10a 0301 	add.w	r3, sl, #1
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	eb0a 030b 	add.w	r3, sl, fp
 80073ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80073ec:	9b06      	ldr	r3, [sp, #24]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	4621      	mov	r1, r4
 80073f8:	9803      	ldr	r0, [sp, #12]
 80073fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80073fe:	f7ff fa85 	bl	800690c <quorem>
 8007402:	4603      	mov	r3, r0
 8007404:	4639      	mov	r1, r7
 8007406:	3330      	adds	r3, #48	@ 0x30
 8007408:	9006      	str	r0, [sp, #24]
 800740a:	9803      	ldr	r0, [sp, #12]
 800740c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800740e:	f000 fc95 	bl	8007d3c <__mcmp>
 8007412:	462a      	mov	r2, r5
 8007414:	9008      	str	r0, [sp, #32]
 8007416:	4621      	mov	r1, r4
 8007418:	4648      	mov	r0, r9
 800741a:	f000 fcab 	bl	8007d74 <__mdiff>
 800741e:	68c2      	ldr	r2, [r0, #12]
 8007420:	4606      	mov	r6, r0
 8007422:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007424:	bb02      	cbnz	r2, 8007468 <_dtoa_r+0xa48>
 8007426:	4601      	mov	r1, r0
 8007428:	9803      	ldr	r0, [sp, #12]
 800742a:	f000 fc87 	bl	8007d3c <__mcmp>
 800742e:	4602      	mov	r2, r0
 8007430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007432:	4631      	mov	r1, r6
 8007434:	4648      	mov	r0, r9
 8007436:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800743a:	f000 fa03 	bl	8007844 <_Bfree>
 800743e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007440:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007442:	9e04      	ldr	r6, [sp, #16]
 8007444:	ea42 0103 	orr.w	r1, r2, r3
 8007448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800744a:	4319      	orrs	r1, r3
 800744c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800744e:	d10d      	bne.n	800746c <_dtoa_r+0xa4c>
 8007450:	2b39      	cmp	r3, #57	@ 0x39
 8007452:	d027      	beq.n	80074a4 <_dtoa_r+0xa84>
 8007454:	9a08      	ldr	r2, [sp, #32]
 8007456:	2a00      	cmp	r2, #0
 8007458:	dd01      	ble.n	800745e <_dtoa_r+0xa3e>
 800745a:	9b06      	ldr	r3, [sp, #24]
 800745c:	3331      	adds	r3, #49	@ 0x31
 800745e:	f88b 3000 	strb.w	r3, [fp]
 8007462:	e52e      	b.n	8006ec2 <_dtoa_r+0x4a2>
 8007464:	4628      	mov	r0, r5
 8007466:	e7b9      	b.n	80073dc <_dtoa_r+0x9bc>
 8007468:	2201      	movs	r2, #1
 800746a:	e7e2      	b.n	8007432 <_dtoa_r+0xa12>
 800746c:	9908      	ldr	r1, [sp, #32]
 800746e:	2900      	cmp	r1, #0
 8007470:	db04      	blt.n	800747c <_dtoa_r+0xa5c>
 8007472:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007474:	4301      	orrs	r1, r0
 8007476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007478:	4301      	orrs	r1, r0
 800747a:	d120      	bne.n	80074be <_dtoa_r+0xa9e>
 800747c:	2a00      	cmp	r2, #0
 800747e:	ddee      	ble.n	800745e <_dtoa_r+0xa3e>
 8007480:	2201      	movs	r2, #1
 8007482:	9903      	ldr	r1, [sp, #12]
 8007484:	4648      	mov	r0, r9
 8007486:	9304      	str	r3, [sp, #16]
 8007488:	f000 fbec 	bl	8007c64 <__lshift>
 800748c:	4621      	mov	r1, r4
 800748e:	9003      	str	r0, [sp, #12]
 8007490:	f000 fc54 	bl	8007d3c <__mcmp>
 8007494:	2800      	cmp	r0, #0
 8007496:	9b04      	ldr	r3, [sp, #16]
 8007498:	dc02      	bgt.n	80074a0 <_dtoa_r+0xa80>
 800749a:	d1e0      	bne.n	800745e <_dtoa_r+0xa3e>
 800749c:	07da      	lsls	r2, r3, #31
 800749e:	d5de      	bpl.n	800745e <_dtoa_r+0xa3e>
 80074a0:	2b39      	cmp	r3, #57	@ 0x39
 80074a2:	d1da      	bne.n	800745a <_dtoa_r+0xa3a>
 80074a4:	2339      	movs	r3, #57	@ 0x39
 80074a6:	f88b 3000 	strb.w	r3, [fp]
 80074aa:	4633      	mov	r3, r6
 80074ac:	461e      	mov	r6, r3
 80074ae:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074b2:	3b01      	subs	r3, #1
 80074b4:	2a39      	cmp	r2, #57	@ 0x39
 80074b6:	d04e      	beq.n	8007556 <_dtoa_r+0xb36>
 80074b8:	3201      	adds	r2, #1
 80074ba:	701a      	strb	r2, [r3, #0]
 80074bc:	e501      	b.n	8006ec2 <_dtoa_r+0x4a2>
 80074be:	2a00      	cmp	r2, #0
 80074c0:	dd03      	ble.n	80074ca <_dtoa_r+0xaaa>
 80074c2:	2b39      	cmp	r3, #57	@ 0x39
 80074c4:	d0ee      	beq.n	80074a4 <_dtoa_r+0xa84>
 80074c6:	3301      	adds	r3, #1
 80074c8:	e7c9      	b.n	800745e <_dtoa_r+0xa3e>
 80074ca:	9a04      	ldr	r2, [sp, #16]
 80074cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80074d2:	428a      	cmp	r2, r1
 80074d4:	d028      	beq.n	8007528 <_dtoa_r+0xb08>
 80074d6:	2300      	movs	r3, #0
 80074d8:	220a      	movs	r2, #10
 80074da:	9903      	ldr	r1, [sp, #12]
 80074dc:	4648      	mov	r0, r9
 80074de:	f000 f9d3 	bl	8007888 <__multadd>
 80074e2:	42af      	cmp	r7, r5
 80074e4:	9003      	str	r0, [sp, #12]
 80074e6:	f04f 0300 	mov.w	r3, #0
 80074ea:	f04f 020a 	mov.w	r2, #10
 80074ee:	4639      	mov	r1, r7
 80074f0:	4648      	mov	r0, r9
 80074f2:	d107      	bne.n	8007504 <_dtoa_r+0xae4>
 80074f4:	f000 f9c8 	bl	8007888 <__multadd>
 80074f8:	4607      	mov	r7, r0
 80074fa:	4605      	mov	r5, r0
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	3301      	adds	r3, #1
 8007500:	9304      	str	r3, [sp, #16]
 8007502:	e777      	b.n	80073f4 <_dtoa_r+0x9d4>
 8007504:	f000 f9c0 	bl	8007888 <__multadd>
 8007508:	4629      	mov	r1, r5
 800750a:	4607      	mov	r7, r0
 800750c:	2300      	movs	r3, #0
 800750e:	220a      	movs	r2, #10
 8007510:	4648      	mov	r0, r9
 8007512:	f000 f9b9 	bl	8007888 <__multadd>
 8007516:	4605      	mov	r5, r0
 8007518:	e7f0      	b.n	80074fc <_dtoa_r+0xadc>
 800751a:	f1bb 0f00 	cmp.w	fp, #0
 800751e:	bfcc      	ite	gt
 8007520:	465e      	movgt	r6, fp
 8007522:	2601      	movle	r6, #1
 8007524:	2700      	movs	r7, #0
 8007526:	4456      	add	r6, sl
 8007528:	2201      	movs	r2, #1
 800752a:	9903      	ldr	r1, [sp, #12]
 800752c:	4648      	mov	r0, r9
 800752e:	9304      	str	r3, [sp, #16]
 8007530:	f000 fb98 	bl	8007c64 <__lshift>
 8007534:	4621      	mov	r1, r4
 8007536:	9003      	str	r0, [sp, #12]
 8007538:	f000 fc00 	bl	8007d3c <__mcmp>
 800753c:	2800      	cmp	r0, #0
 800753e:	dcb4      	bgt.n	80074aa <_dtoa_r+0xa8a>
 8007540:	d102      	bne.n	8007548 <_dtoa_r+0xb28>
 8007542:	9b04      	ldr	r3, [sp, #16]
 8007544:	07db      	lsls	r3, r3, #31
 8007546:	d4b0      	bmi.n	80074aa <_dtoa_r+0xa8a>
 8007548:	4633      	mov	r3, r6
 800754a:	461e      	mov	r6, r3
 800754c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007550:	2a30      	cmp	r2, #48	@ 0x30
 8007552:	d0fa      	beq.n	800754a <_dtoa_r+0xb2a>
 8007554:	e4b5      	b.n	8006ec2 <_dtoa_r+0x4a2>
 8007556:	459a      	cmp	sl, r3
 8007558:	d1a8      	bne.n	80074ac <_dtoa_r+0xa8c>
 800755a:	2331      	movs	r3, #49	@ 0x31
 800755c:	f108 0801 	add.w	r8, r8, #1
 8007560:	f88a 3000 	strb.w	r3, [sl]
 8007564:	e4ad      	b.n	8006ec2 <_dtoa_r+0x4a2>
 8007566:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007568:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80075c4 <_dtoa_r+0xba4>
 800756c:	b11b      	cbz	r3, 8007576 <_dtoa_r+0xb56>
 800756e:	f10a 0308 	add.w	r3, sl, #8
 8007572:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	4650      	mov	r0, sl
 8007578:	b017      	add	sp, #92	@ 0x5c
 800757a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007580:	2b01      	cmp	r3, #1
 8007582:	f77f ae2e 	ble.w	80071e2 <_dtoa_r+0x7c2>
 8007586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007588:	930a      	str	r3, [sp, #40]	@ 0x28
 800758a:	2001      	movs	r0, #1
 800758c:	e64d      	b.n	800722a <_dtoa_r+0x80a>
 800758e:	f1bb 0f00 	cmp.w	fp, #0
 8007592:	f77f aed9 	ble.w	8007348 <_dtoa_r+0x928>
 8007596:	4656      	mov	r6, sl
 8007598:	4621      	mov	r1, r4
 800759a:	9803      	ldr	r0, [sp, #12]
 800759c:	f7ff f9b6 	bl	800690c <quorem>
 80075a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80075a4:	f806 3b01 	strb.w	r3, [r6], #1
 80075a8:	eba6 020a 	sub.w	r2, r6, sl
 80075ac:	4593      	cmp	fp, r2
 80075ae:	ddb4      	ble.n	800751a <_dtoa_r+0xafa>
 80075b0:	2300      	movs	r3, #0
 80075b2:	220a      	movs	r2, #10
 80075b4:	4648      	mov	r0, r9
 80075b6:	9903      	ldr	r1, [sp, #12]
 80075b8:	f000 f966 	bl	8007888 <__multadd>
 80075bc:	9003      	str	r0, [sp, #12]
 80075be:	e7eb      	b.n	8007598 <_dtoa_r+0xb78>
 80075c0:	0800a0cb 	.word	0x0800a0cb
 80075c4:	0800a04f 	.word	0x0800a04f

080075c8 <_free_r>:
 80075c8:	b538      	push	{r3, r4, r5, lr}
 80075ca:	4605      	mov	r5, r0
 80075cc:	2900      	cmp	r1, #0
 80075ce:	d040      	beq.n	8007652 <_free_r+0x8a>
 80075d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075d4:	1f0c      	subs	r4, r1, #4
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	bfb8      	it	lt
 80075da:	18e4      	addlt	r4, r4, r3
 80075dc:	f000 f8e6 	bl	80077ac <__malloc_lock>
 80075e0:	4a1c      	ldr	r2, [pc, #112]	@ (8007654 <_free_r+0x8c>)
 80075e2:	6813      	ldr	r3, [r2, #0]
 80075e4:	b933      	cbnz	r3, 80075f4 <_free_r+0x2c>
 80075e6:	6063      	str	r3, [r4, #4]
 80075e8:	6014      	str	r4, [r2, #0]
 80075ea:	4628      	mov	r0, r5
 80075ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075f0:	f000 b8e2 	b.w	80077b8 <__malloc_unlock>
 80075f4:	42a3      	cmp	r3, r4
 80075f6:	d908      	bls.n	800760a <_free_r+0x42>
 80075f8:	6820      	ldr	r0, [r4, #0]
 80075fa:	1821      	adds	r1, r4, r0
 80075fc:	428b      	cmp	r3, r1
 80075fe:	bf01      	itttt	eq
 8007600:	6819      	ldreq	r1, [r3, #0]
 8007602:	685b      	ldreq	r3, [r3, #4]
 8007604:	1809      	addeq	r1, r1, r0
 8007606:	6021      	streq	r1, [r4, #0]
 8007608:	e7ed      	b.n	80075e6 <_free_r+0x1e>
 800760a:	461a      	mov	r2, r3
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	b10b      	cbz	r3, 8007614 <_free_r+0x4c>
 8007610:	42a3      	cmp	r3, r4
 8007612:	d9fa      	bls.n	800760a <_free_r+0x42>
 8007614:	6811      	ldr	r1, [r2, #0]
 8007616:	1850      	adds	r0, r2, r1
 8007618:	42a0      	cmp	r0, r4
 800761a:	d10b      	bne.n	8007634 <_free_r+0x6c>
 800761c:	6820      	ldr	r0, [r4, #0]
 800761e:	4401      	add	r1, r0
 8007620:	1850      	adds	r0, r2, r1
 8007622:	4283      	cmp	r3, r0
 8007624:	6011      	str	r1, [r2, #0]
 8007626:	d1e0      	bne.n	80075ea <_free_r+0x22>
 8007628:	6818      	ldr	r0, [r3, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	4408      	add	r0, r1
 800762e:	6010      	str	r0, [r2, #0]
 8007630:	6053      	str	r3, [r2, #4]
 8007632:	e7da      	b.n	80075ea <_free_r+0x22>
 8007634:	d902      	bls.n	800763c <_free_r+0x74>
 8007636:	230c      	movs	r3, #12
 8007638:	602b      	str	r3, [r5, #0]
 800763a:	e7d6      	b.n	80075ea <_free_r+0x22>
 800763c:	6820      	ldr	r0, [r4, #0]
 800763e:	1821      	adds	r1, r4, r0
 8007640:	428b      	cmp	r3, r1
 8007642:	bf01      	itttt	eq
 8007644:	6819      	ldreq	r1, [r3, #0]
 8007646:	685b      	ldreq	r3, [r3, #4]
 8007648:	1809      	addeq	r1, r1, r0
 800764a:	6021      	streq	r1, [r4, #0]
 800764c:	6063      	str	r3, [r4, #4]
 800764e:	6054      	str	r4, [r2, #4]
 8007650:	e7cb      	b.n	80075ea <_free_r+0x22>
 8007652:	bd38      	pop	{r3, r4, r5, pc}
 8007654:	20000608 	.word	0x20000608

08007658 <malloc>:
 8007658:	4b02      	ldr	r3, [pc, #8]	@ (8007664 <malloc+0xc>)
 800765a:	4601      	mov	r1, r0
 800765c:	6818      	ldr	r0, [r3, #0]
 800765e:	f000 b825 	b.w	80076ac <_malloc_r>
 8007662:	bf00      	nop
 8007664:	20000064 	.word	0x20000064

08007668 <sbrk_aligned>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	4e0f      	ldr	r6, [pc, #60]	@ (80076a8 <sbrk_aligned+0x40>)
 800766c:	460c      	mov	r4, r1
 800766e:	6831      	ldr	r1, [r6, #0]
 8007670:	4605      	mov	r5, r0
 8007672:	b911      	cbnz	r1, 800767a <sbrk_aligned+0x12>
 8007674:	f001 fdee 	bl	8009254 <_sbrk_r>
 8007678:	6030      	str	r0, [r6, #0]
 800767a:	4621      	mov	r1, r4
 800767c:	4628      	mov	r0, r5
 800767e:	f001 fde9 	bl	8009254 <_sbrk_r>
 8007682:	1c43      	adds	r3, r0, #1
 8007684:	d103      	bne.n	800768e <sbrk_aligned+0x26>
 8007686:	f04f 34ff 	mov.w	r4, #4294967295
 800768a:	4620      	mov	r0, r4
 800768c:	bd70      	pop	{r4, r5, r6, pc}
 800768e:	1cc4      	adds	r4, r0, #3
 8007690:	f024 0403 	bic.w	r4, r4, #3
 8007694:	42a0      	cmp	r0, r4
 8007696:	d0f8      	beq.n	800768a <sbrk_aligned+0x22>
 8007698:	1a21      	subs	r1, r4, r0
 800769a:	4628      	mov	r0, r5
 800769c:	f001 fdda 	bl	8009254 <_sbrk_r>
 80076a0:	3001      	adds	r0, #1
 80076a2:	d1f2      	bne.n	800768a <sbrk_aligned+0x22>
 80076a4:	e7ef      	b.n	8007686 <sbrk_aligned+0x1e>
 80076a6:	bf00      	nop
 80076a8:	20000604 	.word	0x20000604

080076ac <_malloc_r>:
 80076ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076b0:	1ccd      	adds	r5, r1, #3
 80076b2:	f025 0503 	bic.w	r5, r5, #3
 80076b6:	3508      	adds	r5, #8
 80076b8:	2d0c      	cmp	r5, #12
 80076ba:	bf38      	it	cc
 80076bc:	250c      	movcc	r5, #12
 80076be:	2d00      	cmp	r5, #0
 80076c0:	4606      	mov	r6, r0
 80076c2:	db01      	blt.n	80076c8 <_malloc_r+0x1c>
 80076c4:	42a9      	cmp	r1, r5
 80076c6:	d904      	bls.n	80076d2 <_malloc_r+0x26>
 80076c8:	230c      	movs	r3, #12
 80076ca:	6033      	str	r3, [r6, #0]
 80076cc:	2000      	movs	r0, #0
 80076ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077a8 <_malloc_r+0xfc>
 80076d6:	f000 f869 	bl	80077ac <__malloc_lock>
 80076da:	f8d8 3000 	ldr.w	r3, [r8]
 80076de:	461c      	mov	r4, r3
 80076e0:	bb44      	cbnz	r4, 8007734 <_malloc_r+0x88>
 80076e2:	4629      	mov	r1, r5
 80076e4:	4630      	mov	r0, r6
 80076e6:	f7ff ffbf 	bl	8007668 <sbrk_aligned>
 80076ea:	1c43      	adds	r3, r0, #1
 80076ec:	4604      	mov	r4, r0
 80076ee:	d158      	bne.n	80077a2 <_malloc_r+0xf6>
 80076f0:	f8d8 4000 	ldr.w	r4, [r8]
 80076f4:	4627      	mov	r7, r4
 80076f6:	2f00      	cmp	r7, #0
 80076f8:	d143      	bne.n	8007782 <_malloc_r+0xd6>
 80076fa:	2c00      	cmp	r4, #0
 80076fc:	d04b      	beq.n	8007796 <_malloc_r+0xea>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	4639      	mov	r1, r7
 8007702:	4630      	mov	r0, r6
 8007704:	eb04 0903 	add.w	r9, r4, r3
 8007708:	f001 fda4 	bl	8009254 <_sbrk_r>
 800770c:	4581      	cmp	r9, r0
 800770e:	d142      	bne.n	8007796 <_malloc_r+0xea>
 8007710:	6821      	ldr	r1, [r4, #0]
 8007712:	4630      	mov	r0, r6
 8007714:	1a6d      	subs	r5, r5, r1
 8007716:	4629      	mov	r1, r5
 8007718:	f7ff ffa6 	bl	8007668 <sbrk_aligned>
 800771c:	3001      	adds	r0, #1
 800771e:	d03a      	beq.n	8007796 <_malloc_r+0xea>
 8007720:	6823      	ldr	r3, [r4, #0]
 8007722:	442b      	add	r3, r5
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	f8d8 3000 	ldr.w	r3, [r8]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	bb62      	cbnz	r2, 8007788 <_malloc_r+0xdc>
 800772e:	f8c8 7000 	str.w	r7, [r8]
 8007732:	e00f      	b.n	8007754 <_malloc_r+0xa8>
 8007734:	6822      	ldr	r2, [r4, #0]
 8007736:	1b52      	subs	r2, r2, r5
 8007738:	d420      	bmi.n	800777c <_malloc_r+0xd0>
 800773a:	2a0b      	cmp	r2, #11
 800773c:	d917      	bls.n	800776e <_malloc_r+0xc2>
 800773e:	1961      	adds	r1, r4, r5
 8007740:	42a3      	cmp	r3, r4
 8007742:	6025      	str	r5, [r4, #0]
 8007744:	bf18      	it	ne
 8007746:	6059      	strne	r1, [r3, #4]
 8007748:	6863      	ldr	r3, [r4, #4]
 800774a:	bf08      	it	eq
 800774c:	f8c8 1000 	streq.w	r1, [r8]
 8007750:	5162      	str	r2, [r4, r5]
 8007752:	604b      	str	r3, [r1, #4]
 8007754:	4630      	mov	r0, r6
 8007756:	f000 f82f 	bl	80077b8 <__malloc_unlock>
 800775a:	f104 000b 	add.w	r0, r4, #11
 800775e:	1d23      	adds	r3, r4, #4
 8007760:	f020 0007 	bic.w	r0, r0, #7
 8007764:	1ac2      	subs	r2, r0, r3
 8007766:	bf1c      	itt	ne
 8007768:	1a1b      	subne	r3, r3, r0
 800776a:	50a3      	strne	r3, [r4, r2]
 800776c:	e7af      	b.n	80076ce <_malloc_r+0x22>
 800776e:	6862      	ldr	r2, [r4, #4]
 8007770:	42a3      	cmp	r3, r4
 8007772:	bf0c      	ite	eq
 8007774:	f8c8 2000 	streq.w	r2, [r8]
 8007778:	605a      	strne	r2, [r3, #4]
 800777a:	e7eb      	b.n	8007754 <_malloc_r+0xa8>
 800777c:	4623      	mov	r3, r4
 800777e:	6864      	ldr	r4, [r4, #4]
 8007780:	e7ae      	b.n	80076e0 <_malloc_r+0x34>
 8007782:	463c      	mov	r4, r7
 8007784:	687f      	ldr	r7, [r7, #4]
 8007786:	e7b6      	b.n	80076f6 <_malloc_r+0x4a>
 8007788:	461a      	mov	r2, r3
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	42a3      	cmp	r3, r4
 800778e:	d1fb      	bne.n	8007788 <_malloc_r+0xdc>
 8007790:	2300      	movs	r3, #0
 8007792:	6053      	str	r3, [r2, #4]
 8007794:	e7de      	b.n	8007754 <_malloc_r+0xa8>
 8007796:	230c      	movs	r3, #12
 8007798:	4630      	mov	r0, r6
 800779a:	6033      	str	r3, [r6, #0]
 800779c:	f000 f80c 	bl	80077b8 <__malloc_unlock>
 80077a0:	e794      	b.n	80076cc <_malloc_r+0x20>
 80077a2:	6005      	str	r5, [r0, #0]
 80077a4:	e7d6      	b.n	8007754 <_malloc_r+0xa8>
 80077a6:	bf00      	nop
 80077a8:	20000608 	.word	0x20000608

080077ac <__malloc_lock>:
 80077ac:	4801      	ldr	r0, [pc, #4]	@ (80077b4 <__malloc_lock+0x8>)
 80077ae:	f7ff b898 	b.w	80068e2 <__retarget_lock_acquire_recursive>
 80077b2:	bf00      	nop
 80077b4:	20000600 	.word	0x20000600

080077b8 <__malloc_unlock>:
 80077b8:	4801      	ldr	r0, [pc, #4]	@ (80077c0 <__malloc_unlock+0x8>)
 80077ba:	f7ff b893 	b.w	80068e4 <__retarget_lock_release_recursive>
 80077be:	bf00      	nop
 80077c0:	20000600 	.word	0x20000600

080077c4 <_Balloc>:
 80077c4:	b570      	push	{r4, r5, r6, lr}
 80077c6:	69c6      	ldr	r6, [r0, #28]
 80077c8:	4604      	mov	r4, r0
 80077ca:	460d      	mov	r5, r1
 80077cc:	b976      	cbnz	r6, 80077ec <_Balloc+0x28>
 80077ce:	2010      	movs	r0, #16
 80077d0:	f7ff ff42 	bl	8007658 <malloc>
 80077d4:	4602      	mov	r2, r0
 80077d6:	61e0      	str	r0, [r4, #28]
 80077d8:	b920      	cbnz	r0, 80077e4 <_Balloc+0x20>
 80077da:	216b      	movs	r1, #107	@ 0x6b
 80077dc:	4b17      	ldr	r3, [pc, #92]	@ (800783c <_Balloc+0x78>)
 80077de:	4818      	ldr	r0, [pc, #96]	@ (8007840 <_Balloc+0x7c>)
 80077e0:	f001 fd5c 	bl	800929c <__assert_func>
 80077e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077e8:	6006      	str	r6, [r0, #0]
 80077ea:	60c6      	str	r6, [r0, #12]
 80077ec:	69e6      	ldr	r6, [r4, #28]
 80077ee:	68f3      	ldr	r3, [r6, #12]
 80077f0:	b183      	cbz	r3, 8007814 <_Balloc+0x50>
 80077f2:	69e3      	ldr	r3, [r4, #28]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077fa:	b9b8      	cbnz	r0, 800782c <_Balloc+0x68>
 80077fc:	2101      	movs	r1, #1
 80077fe:	fa01 f605 	lsl.w	r6, r1, r5
 8007802:	1d72      	adds	r2, r6, #5
 8007804:	4620      	mov	r0, r4
 8007806:	0092      	lsls	r2, r2, #2
 8007808:	f001 fd66 	bl	80092d8 <_calloc_r>
 800780c:	b160      	cbz	r0, 8007828 <_Balloc+0x64>
 800780e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007812:	e00e      	b.n	8007832 <_Balloc+0x6e>
 8007814:	2221      	movs	r2, #33	@ 0x21
 8007816:	2104      	movs	r1, #4
 8007818:	4620      	mov	r0, r4
 800781a:	f001 fd5d 	bl	80092d8 <_calloc_r>
 800781e:	69e3      	ldr	r3, [r4, #28]
 8007820:	60f0      	str	r0, [r6, #12]
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e4      	bne.n	80077f2 <_Balloc+0x2e>
 8007828:	2000      	movs	r0, #0
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	6802      	ldr	r2, [r0, #0]
 800782e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007832:	2300      	movs	r3, #0
 8007834:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007838:	e7f7      	b.n	800782a <_Balloc+0x66>
 800783a:	bf00      	nop
 800783c:	0800a05c 	.word	0x0800a05c
 8007840:	0800a0dc 	.word	0x0800a0dc

08007844 <_Bfree>:
 8007844:	b570      	push	{r4, r5, r6, lr}
 8007846:	69c6      	ldr	r6, [r0, #28]
 8007848:	4605      	mov	r5, r0
 800784a:	460c      	mov	r4, r1
 800784c:	b976      	cbnz	r6, 800786c <_Bfree+0x28>
 800784e:	2010      	movs	r0, #16
 8007850:	f7ff ff02 	bl	8007658 <malloc>
 8007854:	4602      	mov	r2, r0
 8007856:	61e8      	str	r0, [r5, #28]
 8007858:	b920      	cbnz	r0, 8007864 <_Bfree+0x20>
 800785a:	218f      	movs	r1, #143	@ 0x8f
 800785c:	4b08      	ldr	r3, [pc, #32]	@ (8007880 <_Bfree+0x3c>)
 800785e:	4809      	ldr	r0, [pc, #36]	@ (8007884 <_Bfree+0x40>)
 8007860:	f001 fd1c 	bl	800929c <__assert_func>
 8007864:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007868:	6006      	str	r6, [r0, #0]
 800786a:	60c6      	str	r6, [r0, #12]
 800786c:	b13c      	cbz	r4, 800787e <_Bfree+0x3a>
 800786e:	69eb      	ldr	r3, [r5, #28]
 8007870:	6862      	ldr	r2, [r4, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007878:	6021      	str	r1, [r4, #0]
 800787a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800787e:	bd70      	pop	{r4, r5, r6, pc}
 8007880:	0800a05c 	.word	0x0800a05c
 8007884:	0800a0dc 	.word	0x0800a0dc

08007888 <__multadd>:
 8007888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800788c:	4607      	mov	r7, r0
 800788e:	460c      	mov	r4, r1
 8007890:	461e      	mov	r6, r3
 8007892:	2000      	movs	r0, #0
 8007894:	690d      	ldr	r5, [r1, #16]
 8007896:	f101 0c14 	add.w	ip, r1, #20
 800789a:	f8dc 3000 	ldr.w	r3, [ip]
 800789e:	3001      	adds	r0, #1
 80078a0:	b299      	uxth	r1, r3
 80078a2:	fb02 6101 	mla	r1, r2, r1, r6
 80078a6:	0c1e      	lsrs	r6, r3, #16
 80078a8:	0c0b      	lsrs	r3, r1, #16
 80078aa:	fb02 3306 	mla	r3, r2, r6, r3
 80078ae:	b289      	uxth	r1, r1
 80078b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078b4:	4285      	cmp	r5, r0
 80078b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078ba:	f84c 1b04 	str.w	r1, [ip], #4
 80078be:	dcec      	bgt.n	800789a <__multadd+0x12>
 80078c0:	b30e      	cbz	r6, 8007906 <__multadd+0x7e>
 80078c2:	68a3      	ldr	r3, [r4, #8]
 80078c4:	42ab      	cmp	r3, r5
 80078c6:	dc19      	bgt.n	80078fc <__multadd+0x74>
 80078c8:	6861      	ldr	r1, [r4, #4]
 80078ca:	4638      	mov	r0, r7
 80078cc:	3101      	adds	r1, #1
 80078ce:	f7ff ff79 	bl	80077c4 <_Balloc>
 80078d2:	4680      	mov	r8, r0
 80078d4:	b928      	cbnz	r0, 80078e2 <__multadd+0x5a>
 80078d6:	4602      	mov	r2, r0
 80078d8:	21ba      	movs	r1, #186	@ 0xba
 80078da:	4b0c      	ldr	r3, [pc, #48]	@ (800790c <__multadd+0x84>)
 80078dc:	480c      	ldr	r0, [pc, #48]	@ (8007910 <__multadd+0x88>)
 80078de:	f001 fcdd 	bl	800929c <__assert_func>
 80078e2:	6922      	ldr	r2, [r4, #16]
 80078e4:	f104 010c 	add.w	r1, r4, #12
 80078e8:	3202      	adds	r2, #2
 80078ea:	0092      	lsls	r2, r2, #2
 80078ec:	300c      	adds	r0, #12
 80078ee:	f001 fcc1 	bl	8009274 <memcpy>
 80078f2:	4621      	mov	r1, r4
 80078f4:	4638      	mov	r0, r7
 80078f6:	f7ff ffa5 	bl	8007844 <_Bfree>
 80078fa:	4644      	mov	r4, r8
 80078fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007900:	3501      	adds	r5, #1
 8007902:	615e      	str	r6, [r3, #20]
 8007904:	6125      	str	r5, [r4, #16]
 8007906:	4620      	mov	r0, r4
 8007908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800790c:	0800a0cb 	.word	0x0800a0cb
 8007910:	0800a0dc 	.word	0x0800a0dc

08007914 <__s2b>:
 8007914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007918:	4615      	mov	r5, r2
 800791a:	2209      	movs	r2, #9
 800791c:	461f      	mov	r7, r3
 800791e:	3308      	adds	r3, #8
 8007920:	460c      	mov	r4, r1
 8007922:	fb93 f3f2 	sdiv	r3, r3, r2
 8007926:	4606      	mov	r6, r0
 8007928:	2201      	movs	r2, #1
 800792a:	2100      	movs	r1, #0
 800792c:	429a      	cmp	r2, r3
 800792e:	db09      	blt.n	8007944 <__s2b+0x30>
 8007930:	4630      	mov	r0, r6
 8007932:	f7ff ff47 	bl	80077c4 <_Balloc>
 8007936:	b940      	cbnz	r0, 800794a <__s2b+0x36>
 8007938:	4602      	mov	r2, r0
 800793a:	21d3      	movs	r1, #211	@ 0xd3
 800793c:	4b18      	ldr	r3, [pc, #96]	@ (80079a0 <__s2b+0x8c>)
 800793e:	4819      	ldr	r0, [pc, #100]	@ (80079a4 <__s2b+0x90>)
 8007940:	f001 fcac 	bl	800929c <__assert_func>
 8007944:	0052      	lsls	r2, r2, #1
 8007946:	3101      	adds	r1, #1
 8007948:	e7f0      	b.n	800792c <__s2b+0x18>
 800794a:	9b08      	ldr	r3, [sp, #32]
 800794c:	2d09      	cmp	r5, #9
 800794e:	6143      	str	r3, [r0, #20]
 8007950:	f04f 0301 	mov.w	r3, #1
 8007954:	6103      	str	r3, [r0, #16]
 8007956:	dd16      	ble.n	8007986 <__s2b+0x72>
 8007958:	f104 0909 	add.w	r9, r4, #9
 800795c:	46c8      	mov	r8, r9
 800795e:	442c      	add	r4, r5
 8007960:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007964:	4601      	mov	r1, r0
 8007966:	220a      	movs	r2, #10
 8007968:	4630      	mov	r0, r6
 800796a:	3b30      	subs	r3, #48	@ 0x30
 800796c:	f7ff ff8c 	bl	8007888 <__multadd>
 8007970:	45a0      	cmp	r8, r4
 8007972:	d1f5      	bne.n	8007960 <__s2b+0x4c>
 8007974:	f1a5 0408 	sub.w	r4, r5, #8
 8007978:	444c      	add	r4, r9
 800797a:	1b2d      	subs	r5, r5, r4
 800797c:	1963      	adds	r3, r4, r5
 800797e:	42bb      	cmp	r3, r7
 8007980:	db04      	blt.n	800798c <__s2b+0x78>
 8007982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007986:	2509      	movs	r5, #9
 8007988:	340a      	adds	r4, #10
 800798a:	e7f6      	b.n	800797a <__s2b+0x66>
 800798c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007990:	4601      	mov	r1, r0
 8007992:	220a      	movs	r2, #10
 8007994:	4630      	mov	r0, r6
 8007996:	3b30      	subs	r3, #48	@ 0x30
 8007998:	f7ff ff76 	bl	8007888 <__multadd>
 800799c:	e7ee      	b.n	800797c <__s2b+0x68>
 800799e:	bf00      	nop
 80079a0:	0800a0cb 	.word	0x0800a0cb
 80079a4:	0800a0dc 	.word	0x0800a0dc

080079a8 <__hi0bits>:
 80079a8:	4603      	mov	r3, r0
 80079aa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079ae:	bf3a      	itte	cc
 80079b0:	0403      	lslcc	r3, r0, #16
 80079b2:	2010      	movcc	r0, #16
 80079b4:	2000      	movcs	r0, #0
 80079b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079ba:	bf3c      	itt	cc
 80079bc:	021b      	lslcc	r3, r3, #8
 80079be:	3008      	addcc	r0, #8
 80079c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079c4:	bf3c      	itt	cc
 80079c6:	011b      	lslcc	r3, r3, #4
 80079c8:	3004      	addcc	r0, #4
 80079ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ce:	bf3c      	itt	cc
 80079d0:	009b      	lslcc	r3, r3, #2
 80079d2:	3002      	addcc	r0, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	db05      	blt.n	80079e4 <__hi0bits+0x3c>
 80079d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80079dc:	f100 0001 	add.w	r0, r0, #1
 80079e0:	bf08      	it	eq
 80079e2:	2020      	moveq	r0, #32
 80079e4:	4770      	bx	lr

080079e6 <__lo0bits>:
 80079e6:	6803      	ldr	r3, [r0, #0]
 80079e8:	4602      	mov	r2, r0
 80079ea:	f013 0007 	ands.w	r0, r3, #7
 80079ee:	d00b      	beq.n	8007a08 <__lo0bits+0x22>
 80079f0:	07d9      	lsls	r1, r3, #31
 80079f2:	d421      	bmi.n	8007a38 <__lo0bits+0x52>
 80079f4:	0798      	lsls	r0, r3, #30
 80079f6:	bf49      	itett	mi
 80079f8:	085b      	lsrmi	r3, r3, #1
 80079fa:	089b      	lsrpl	r3, r3, #2
 80079fc:	2001      	movmi	r0, #1
 80079fe:	6013      	strmi	r3, [r2, #0]
 8007a00:	bf5c      	itt	pl
 8007a02:	2002      	movpl	r0, #2
 8007a04:	6013      	strpl	r3, [r2, #0]
 8007a06:	4770      	bx	lr
 8007a08:	b299      	uxth	r1, r3
 8007a0a:	b909      	cbnz	r1, 8007a10 <__lo0bits+0x2a>
 8007a0c:	2010      	movs	r0, #16
 8007a0e:	0c1b      	lsrs	r3, r3, #16
 8007a10:	b2d9      	uxtb	r1, r3
 8007a12:	b909      	cbnz	r1, 8007a18 <__lo0bits+0x32>
 8007a14:	3008      	adds	r0, #8
 8007a16:	0a1b      	lsrs	r3, r3, #8
 8007a18:	0719      	lsls	r1, r3, #28
 8007a1a:	bf04      	itt	eq
 8007a1c:	091b      	lsreq	r3, r3, #4
 8007a1e:	3004      	addeq	r0, #4
 8007a20:	0799      	lsls	r1, r3, #30
 8007a22:	bf04      	itt	eq
 8007a24:	089b      	lsreq	r3, r3, #2
 8007a26:	3002      	addeq	r0, #2
 8007a28:	07d9      	lsls	r1, r3, #31
 8007a2a:	d403      	bmi.n	8007a34 <__lo0bits+0x4e>
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	f100 0001 	add.w	r0, r0, #1
 8007a32:	d003      	beq.n	8007a3c <__lo0bits+0x56>
 8007a34:	6013      	str	r3, [r2, #0]
 8007a36:	4770      	bx	lr
 8007a38:	2000      	movs	r0, #0
 8007a3a:	4770      	bx	lr
 8007a3c:	2020      	movs	r0, #32
 8007a3e:	4770      	bx	lr

08007a40 <__i2b>:
 8007a40:	b510      	push	{r4, lr}
 8007a42:	460c      	mov	r4, r1
 8007a44:	2101      	movs	r1, #1
 8007a46:	f7ff febd 	bl	80077c4 <_Balloc>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	b928      	cbnz	r0, 8007a5a <__i2b+0x1a>
 8007a4e:	f240 1145 	movw	r1, #325	@ 0x145
 8007a52:	4b04      	ldr	r3, [pc, #16]	@ (8007a64 <__i2b+0x24>)
 8007a54:	4804      	ldr	r0, [pc, #16]	@ (8007a68 <__i2b+0x28>)
 8007a56:	f001 fc21 	bl	800929c <__assert_func>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	6144      	str	r4, [r0, #20]
 8007a5e:	6103      	str	r3, [r0, #16]
 8007a60:	bd10      	pop	{r4, pc}
 8007a62:	bf00      	nop
 8007a64:	0800a0cb 	.word	0x0800a0cb
 8007a68:	0800a0dc 	.word	0x0800a0dc

08007a6c <__multiply>:
 8007a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a70:	4617      	mov	r7, r2
 8007a72:	690a      	ldr	r2, [r1, #16]
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	4689      	mov	r9, r1
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	bfa2      	ittt	ge
 8007a7c:	463b      	movge	r3, r7
 8007a7e:	460f      	movge	r7, r1
 8007a80:	4699      	movge	r9, r3
 8007a82:	693d      	ldr	r5, [r7, #16]
 8007a84:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	6879      	ldr	r1, [r7, #4]
 8007a8c:	eb05 060a 	add.w	r6, r5, sl
 8007a90:	42b3      	cmp	r3, r6
 8007a92:	b085      	sub	sp, #20
 8007a94:	bfb8      	it	lt
 8007a96:	3101      	addlt	r1, #1
 8007a98:	f7ff fe94 	bl	80077c4 <_Balloc>
 8007a9c:	b930      	cbnz	r0, 8007aac <__multiply+0x40>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007aa4:	4b40      	ldr	r3, [pc, #256]	@ (8007ba8 <__multiply+0x13c>)
 8007aa6:	4841      	ldr	r0, [pc, #260]	@ (8007bac <__multiply+0x140>)
 8007aa8:	f001 fbf8 	bl	800929c <__assert_func>
 8007aac:	f100 0414 	add.w	r4, r0, #20
 8007ab0:	4623      	mov	r3, r4
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007ab8:	4573      	cmp	r3, lr
 8007aba:	d320      	bcc.n	8007afe <__multiply+0x92>
 8007abc:	f107 0814 	add.w	r8, r7, #20
 8007ac0:	f109 0114 	add.w	r1, r9, #20
 8007ac4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007ac8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007acc:	9302      	str	r3, [sp, #8]
 8007ace:	1beb      	subs	r3, r5, r7
 8007ad0:	3b15      	subs	r3, #21
 8007ad2:	f023 0303 	bic.w	r3, r3, #3
 8007ad6:	3304      	adds	r3, #4
 8007ad8:	3715      	adds	r7, #21
 8007ada:	42bd      	cmp	r5, r7
 8007adc:	bf38      	it	cc
 8007ade:	2304      	movcc	r3, #4
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	9b02      	ldr	r3, [sp, #8]
 8007ae4:	9103      	str	r1, [sp, #12]
 8007ae6:	428b      	cmp	r3, r1
 8007ae8:	d80c      	bhi.n	8007b04 <__multiply+0x98>
 8007aea:	2e00      	cmp	r6, #0
 8007aec:	dd03      	ble.n	8007af6 <__multiply+0x8a>
 8007aee:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d055      	beq.n	8007ba2 <__multiply+0x136>
 8007af6:	6106      	str	r6, [r0, #16]
 8007af8:	b005      	add	sp, #20
 8007afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afe:	f843 2b04 	str.w	r2, [r3], #4
 8007b02:	e7d9      	b.n	8007ab8 <__multiply+0x4c>
 8007b04:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b08:	f1ba 0f00 	cmp.w	sl, #0
 8007b0c:	d01f      	beq.n	8007b4e <__multiply+0xe2>
 8007b0e:	46c4      	mov	ip, r8
 8007b10:	46a1      	mov	r9, r4
 8007b12:	2700      	movs	r7, #0
 8007b14:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b18:	f8d9 3000 	ldr.w	r3, [r9]
 8007b1c:	fa1f fb82 	uxth.w	fp, r2
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b26:	443b      	add	r3, r7
 8007b28:	f8d9 7000 	ldr.w	r7, [r9]
 8007b2c:	0c12      	lsrs	r2, r2, #16
 8007b2e:	0c3f      	lsrs	r7, r7, #16
 8007b30:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b34:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b3e:	4565      	cmp	r5, ip
 8007b40:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b44:	f849 3b04 	str.w	r3, [r9], #4
 8007b48:	d8e4      	bhi.n	8007b14 <__multiply+0xa8>
 8007b4a:	9b01      	ldr	r3, [sp, #4]
 8007b4c:	50e7      	str	r7, [r4, r3]
 8007b4e:	9b03      	ldr	r3, [sp, #12]
 8007b50:	3104      	adds	r1, #4
 8007b52:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b56:	f1b9 0f00 	cmp.w	r9, #0
 8007b5a:	d020      	beq.n	8007b9e <__multiply+0x132>
 8007b5c:	4647      	mov	r7, r8
 8007b5e:	46a4      	mov	ip, r4
 8007b60:	f04f 0a00 	mov.w	sl, #0
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	f8b7 b000 	ldrh.w	fp, [r7]
 8007b6a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	fb09 220b 	mla	r2, r9, fp, r2
 8007b74:	4452      	add	r2, sl
 8007b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b7a:	f84c 3b04 	str.w	r3, [ip], #4
 8007b7e:	f857 3b04 	ldr.w	r3, [r7], #4
 8007b82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b86:	f8bc 3000 	ldrh.w	r3, [ip]
 8007b8a:	42bd      	cmp	r5, r7
 8007b8c:	fb09 330a 	mla	r3, r9, sl, r3
 8007b90:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007b94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b98:	d8e5      	bhi.n	8007b66 <__multiply+0xfa>
 8007b9a:	9a01      	ldr	r2, [sp, #4]
 8007b9c:	50a3      	str	r3, [r4, r2]
 8007b9e:	3404      	adds	r4, #4
 8007ba0:	e79f      	b.n	8007ae2 <__multiply+0x76>
 8007ba2:	3e01      	subs	r6, #1
 8007ba4:	e7a1      	b.n	8007aea <__multiply+0x7e>
 8007ba6:	bf00      	nop
 8007ba8:	0800a0cb 	.word	0x0800a0cb
 8007bac:	0800a0dc 	.word	0x0800a0dc

08007bb0 <__pow5mult>:
 8007bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	4615      	mov	r5, r2
 8007bb6:	f012 0203 	ands.w	r2, r2, #3
 8007bba:	4607      	mov	r7, r0
 8007bbc:	460e      	mov	r6, r1
 8007bbe:	d007      	beq.n	8007bd0 <__pow5mult+0x20>
 8007bc0:	4c25      	ldr	r4, [pc, #148]	@ (8007c58 <__pow5mult+0xa8>)
 8007bc2:	3a01      	subs	r2, #1
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bca:	f7ff fe5d 	bl	8007888 <__multadd>
 8007bce:	4606      	mov	r6, r0
 8007bd0:	10ad      	asrs	r5, r5, #2
 8007bd2:	d03d      	beq.n	8007c50 <__pow5mult+0xa0>
 8007bd4:	69fc      	ldr	r4, [r7, #28]
 8007bd6:	b97c      	cbnz	r4, 8007bf8 <__pow5mult+0x48>
 8007bd8:	2010      	movs	r0, #16
 8007bda:	f7ff fd3d 	bl	8007658 <malloc>
 8007bde:	4602      	mov	r2, r0
 8007be0:	61f8      	str	r0, [r7, #28]
 8007be2:	b928      	cbnz	r0, 8007bf0 <__pow5mult+0x40>
 8007be4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007be8:	4b1c      	ldr	r3, [pc, #112]	@ (8007c5c <__pow5mult+0xac>)
 8007bea:	481d      	ldr	r0, [pc, #116]	@ (8007c60 <__pow5mult+0xb0>)
 8007bec:	f001 fb56 	bl	800929c <__assert_func>
 8007bf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bf4:	6004      	str	r4, [r0, #0]
 8007bf6:	60c4      	str	r4, [r0, #12]
 8007bf8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007bfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c00:	b94c      	cbnz	r4, 8007c16 <__pow5mult+0x66>
 8007c02:	f240 2171 	movw	r1, #625	@ 0x271
 8007c06:	4638      	mov	r0, r7
 8007c08:	f7ff ff1a 	bl	8007a40 <__i2b>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	4604      	mov	r4, r0
 8007c10:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c14:	6003      	str	r3, [r0, #0]
 8007c16:	f04f 0900 	mov.w	r9, #0
 8007c1a:	07eb      	lsls	r3, r5, #31
 8007c1c:	d50a      	bpl.n	8007c34 <__pow5mult+0x84>
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4622      	mov	r2, r4
 8007c22:	4638      	mov	r0, r7
 8007c24:	f7ff ff22 	bl	8007a6c <__multiply>
 8007c28:	4680      	mov	r8, r0
 8007c2a:	4631      	mov	r1, r6
 8007c2c:	4638      	mov	r0, r7
 8007c2e:	f7ff fe09 	bl	8007844 <_Bfree>
 8007c32:	4646      	mov	r6, r8
 8007c34:	106d      	asrs	r5, r5, #1
 8007c36:	d00b      	beq.n	8007c50 <__pow5mult+0xa0>
 8007c38:	6820      	ldr	r0, [r4, #0]
 8007c3a:	b938      	cbnz	r0, 8007c4c <__pow5mult+0x9c>
 8007c3c:	4622      	mov	r2, r4
 8007c3e:	4621      	mov	r1, r4
 8007c40:	4638      	mov	r0, r7
 8007c42:	f7ff ff13 	bl	8007a6c <__multiply>
 8007c46:	6020      	str	r0, [r4, #0]
 8007c48:	f8c0 9000 	str.w	r9, [r0]
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	e7e4      	b.n	8007c1a <__pow5mult+0x6a>
 8007c50:	4630      	mov	r0, r6
 8007c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c56:	bf00      	nop
 8007c58:	0800a1ec 	.word	0x0800a1ec
 8007c5c:	0800a05c 	.word	0x0800a05c
 8007c60:	0800a0dc 	.word	0x0800a0dc

08007c64 <__lshift>:
 8007c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c68:	460c      	mov	r4, r1
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	4691      	mov	r9, r2
 8007c6e:	6923      	ldr	r3, [r4, #16]
 8007c70:	6849      	ldr	r1, [r1, #4]
 8007c72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c76:	68a3      	ldr	r3, [r4, #8]
 8007c78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c7c:	f108 0601 	add.w	r6, r8, #1
 8007c80:	42b3      	cmp	r3, r6
 8007c82:	db0b      	blt.n	8007c9c <__lshift+0x38>
 8007c84:	4638      	mov	r0, r7
 8007c86:	f7ff fd9d 	bl	80077c4 <_Balloc>
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	b948      	cbnz	r0, 8007ca2 <__lshift+0x3e>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c94:	4b27      	ldr	r3, [pc, #156]	@ (8007d34 <__lshift+0xd0>)
 8007c96:	4828      	ldr	r0, [pc, #160]	@ (8007d38 <__lshift+0xd4>)
 8007c98:	f001 fb00 	bl	800929c <__assert_func>
 8007c9c:	3101      	adds	r1, #1
 8007c9e:	005b      	lsls	r3, r3, #1
 8007ca0:	e7ee      	b.n	8007c80 <__lshift+0x1c>
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	f100 0114 	add.w	r1, r0, #20
 8007ca8:	f100 0210 	add.w	r2, r0, #16
 8007cac:	4618      	mov	r0, r3
 8007cae:	4553      	cmp	r3, sl
 8007cb0:	db33      	blt.n	8007d1a <__lshift+0xb6>
 8007cb2:	6920      	ldr	r0, [r4, #16]
 8007cb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cb8:	f104 0314 	add.w	r3, r4, #20
 8007cbc:	f019 091f 	ands.w	r9, r9, #31
 8007cc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cc8:	d02b      	beq.n	8007d22 <__lshift+0xbe>
 8007cca:	468a      	mov	sl, r1
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f1c9 0e20 	rsb	lr, r9, #32
 8007cd2:	6818      	ldr	r0, [r3, #0]
 8007cd4:	fa00 f009 	lsl.w	r0, r0, r9
 8007cd8:	4310      	orrs	r0, r2
 8007cda:	f84a 0b04 	str.w	r0, [sl], #4
 8007cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ce2:	459c      	cmp	ip, r3
 8007ce4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ce8:	d8f3      	bhi.n	8007cd2 <__lshift+0x6e>
 8007cea:	ebac 0304 	sub.w	r3, ip, r4
 8007cee:	3b15      	subs	r3, #21
 8007cf0:	f023 0303 	bic.w	r3, r3, #3
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	f104 0015 	add.w	r0, r4, #21
 8007cfa:	4560      	cmp	r0, ip
 8007cfc:	bf88      	it	hi
 8007cfe:	2304      	movhi	r3, #4
 8007d00:	50ca      	str	r2, [r1, r3]
 8007d02:	b10a      	cbz	r2, 8007d08 <__lshift+0xa4>
 8007d04:	f108 0602 	add.w	r6, r8, #2
 8007d08:	3e01      	subs	r6, #1
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	612e      	str	r6, [r5, #16]
 8007d10:	f7ff fd98 	bl	8007844 <_Bfree>
 8007d14:	4628      	mov	r0, r5
 8007d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d1e:	3301      	adds	r3, #1
 8007d20:	e7c5      	b.n	8007cae <__lshift+0x4a>
 8007d22:	3904      	subs	r1, #4
 8007d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d28:	459c      	cmp	ip, r3
 8007d2a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d2e:	d8f9      	bhi.n	8007d24 <__lshift+0xc0>
 8007d30:	e7ea      	b.n	8007d08 <__lshift+0xa4>
 8007d32:	bf00      	nop
 8007d34:	0800a0cb 	.word	0x0800a0cb
 8007d38:	0800a0dc 	.word	0x0800a0dc

08007d3c <__mcmp>:
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	690a      	ldr	r2, [r1, #16]
 8007d40:	6900      	ldr	r0, [r0, #16]
 8007d42:	b530      	push	{r4, r5, lr}
 8007d44:	1a80      	subs	r0, r0, r2
 8007d46:	d10e      	bne.n	8007d66 <__mcmp+0x2a>
 8007d48:	3314      	adds	r3, #20
 8007d4a:	3114      	adds	r1, #20
 8007d4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d5c:	4295      	cmp	r5, r2
 8007d5e:	d003      	beq.n	8007d68 <__mcmp+0x2c>
 8007d60:	d205      	bcs.n	8007d6e <__mcmp+0x32>
 8007d62:	f04f 30ff 	mov.w	r0, #4294967295
 8007d66:	bd30      	pop	{r4, r5, pc}
 8007d68:	42a3      	cmp	r3, r4
 8007d6a:	d3f3      	bcc.n	8007d54 <__mcmp+0x18>
 8007d6c:	e7fb      	b.n	8007d66 <__mcmp+0x2a>
 8007d6e:	2001      	movs	r0, #1
 8007d70:	e7f9      	b.n	8007d66 <__mcmp+0x2a>
	...

08007d74 <__mdiff>:
 8007d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d78:	4689      	mov	r9, r1
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	4611      	mov	r1, r2
 8007d7e:	4648      	mov	r0, r9
 8007d80:	4614      	mov	r4, r2
 8007d82:	f7ff ffdb 	bl	8007d3c <__mcmp>
 8007d86:	1e05      	subs	r5, r0, #0
 8007d88:	d112      	bne.n	8007db0 <__mdiff+0x3c>
 8007d8a:	4629      	mov	r1, r5
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f7ff fd19 	bl	80077c4 <_Balloc>
 8007d92:	4602      	mov	r2, r0
 8007d94:	b928      	cbnz	r0, 8007da2 <__mdiff+0x2e>
 8007d96:	f240 2137 	movw	r1, #567	@ 0x237
 8007d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8007e94 <__mdiff+0x120>)
 8007d9c:	483e      	ldr	r0, [pc, #248]	@ (8007e98 <__mdiff+0x124>)
 8007d9e:	f001 fa7d 	bl	800929c <__assert_func>
 8007da2:	2301      	movs	r3, #1
 8007da4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007da8:	4610      	mov	r0, r2
 8007daa:	b003      	add	sp, #12
 8007dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db0:	bfbc      	itt	lt
 8007db2:	464b      	movlt	r3, r9
 8007db4:	46a1      	movlt	r9, r4
 8007db6:	4630      	mov	r0, r6
 8007db8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007dbc:	bfba      	itte	lt
 8007dbe:	461c      	movlt	r4, r3
 8007dc0:	2501      	movlt	r5, #1
 8007dc2:	2500      	movge	r5, #0
 8007dc4:	f7ff fcfe 	bl	80077c4 <_Balloc>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	b918      	cbnz	r0, 8007dd4 <__mdiff+0x60>
 8007dcc:	f240 2145 	movw	r1, #581	@ 0x245
 8007dd0:	4b30      	ldr	r3, [pc, #192]	@ (8007e94 <__mdiff+0x120>)
 8007dd2:	e7e3      	b.n	8007d9c <__mdiff+0x28>
 8007dd4:	f100 0b14 	add.w	fp, r0, #20
 8007dd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ddc:	f109 0310 	add.w	r3, r9, #16
 8007de0:	60c5      	str	r5, [r0, #12]
 8007de2:	f04f 0c00 	mov.w	ip, #0
 8007de6:	f109 0514 	add.w	r5, r9, #20
 8007dea:	46d9      	mov	r9, fp
 8007dec:	6926      	ldr	r6, [r4, #16]
 8007dee:	f104 0e14 	add.w	lr, r4, #20
 8007df2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007df6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007dfa:	9301      	str	r3, [sp, #4]
 8007dfc:	9b01      	ldr	r3, [sp, #4]
 8007dfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e06:	b281      	uxth	r1, r0
 8007e08:	9301      	str	r3, [sp, #4]
 8007e0a:	fa1f f38a 	uxth.w	r3, sl
 8007e0e:	1a5b      	subs	r3, r3, r1
 8007e10:	0c00      	lsrs	r0, r0, #16
 8007e12:	4463      	add	r3, ip
 8007e14:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e18:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e22:	4576      	cmp	r6, lr
 8007e24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e28:	f849 3b04 	str.w	r3, [r9], #4
 8007e2c:	d8e6      	bhi.n	8007dfc <__mdiff+0x88>
 8007e2e:	1b33      	subs	r3, r6, r4
 8007e30:	3b15      	subs	r3, #21
 8007e32:	f023 0303 	bic.w	r3, r3, #3
 8007e36:	3415      	adds	r4, #21
 8007e38:	3304      	adds	r3, #4
 8007e3a:	42a6      	cmp	r6, r4
 8007e3c:	bf38      	it	cc
 8007e3e:	2304      	movcc	r3, #4
 8007e40:	441d      	add	r5, r3
 8007e42:	445b      	add	r3, fp
 8007e44:	461e      	mov	r6, r3
 8007e46:	462c      	mov	r4, r5
 8007e48:	4544      	cmp	r4, r8
 8007e4a:	d30e      	bcc.n	8007e6a <__mdiff+0xf6>
 8007e4c:	f108 0103 	add.w	r1, r8, #3
 8007e50:	1b49      	subs	r1, r1, r5
 8007e52:	f021 0103 	bic.w	r1, r1, #3
 8007e56:	3d03      	subs	r5, #3
 8007e58:	45a8      	cmp	r8, r5
 8007e5a:	bf38      	it	cc
 8007e5c:	2100      	movcc	r1, #0
 8007e5e:	440b      	add	r3, r1
 8007e60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e64:	b199      	cbz	r1, 8007e8e <__mdiff+0x11a>
 8007e66:	6117      	str	r7, [r2, #16]
 8007e68:	e79e      	b.n	8007da8 <__mdiff+0x34>
 8007e6a:	46e6      	mov	lr, ip
 8007e6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e70:	fa1f fc81 	uxth.w	ip, r1
 8007e74:	44f4      	add	ip, lr
 8007e76:	0c08      	lsrs	r0, r1, #16
 8007e78:	4471      	add	r1, lr
 8007e7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e7e:	b289      	uxth	r1, r1
 8007e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e88:	f846 1b04 	str.w	r1, [r6], #4
 8007e8c:	e7dc      	b.n	8007e48 <__mdiff+0xd4>
 8007e8e:	3f01      	subs	r7, #1
 8007e90:	e7e6      	b.n	8007e60 <__mdiff+0xec>
 8007e92:	bf00      	nop
 8007e94:	0800a0cb 	.word	0x0800a0cb
 8007e98:	0800a0dc 	.word	0x0800a0dc

08007e9c <__ulp>:
 8007e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ed8 <__ulp+0x3c>)
 8007e9e:	400b      	ands	r3, r1
 8007ea0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	dc08      	bgt.n	8007eba <__ulp+0x1e>
 8007ea8:	425b      	negs	r3, r3
 8007eaa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007eae:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007eb2:	da04      	bge.n	8007ebe <__ulp+0x22>
 8007eb4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007eb8:	4113      	asrs	r3, r2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	e008      	b.n	8007ed0 <__ulp+0x34>
 8007ebe:	f1a2 0314 	sub.w	r3, r2, #20
 8007ec2:	2b1e      	cmp	r3, #30
 8007ec4:	bfd6      	itet	le
 8007ec6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007eca:	2201      	movgt	r2, #1
 8007ecc:	40da      	lsrle	r2, r3
 8007ece:	2300      	movs	r3, #0
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	4610      	mov	r0, r2
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	7ff00000 	.word	0x7ff00000

08007edc <__b2d>:
 8007edc:	6902      	ldr	r2, [r0, #16]
 8007ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee0:	f100 0614 	add.w	r6, r0, #20
 8007ee4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007ee8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007eec:	4f1e      	ldr	r7, [pc, #120]	@ (8007f68 <__b2d+0x8c>)
 8007eee:	4620      	mov	r0, r4
 8007ef0:	f7ff fd5a 	bl	80079a8 <__hi0bits>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	f1c0 0020 	rsb	r0, r0, #32
 8007efa:	2b0a      	cmp	r3, #10
 8007efc:	f1a2 0504 	sub.w	r5, r2, #4
 8007f00:	6008      	str	r0, [r1, #0]
 8007f02:	dc12      	bgt.n	8007f2a <__b2d+0x4e>
 8007f04:	42ae      	cmp	r6, r5
 8007f06:	bf2c      	ite	cs
 8007f08:	2200      	movcs	r2, #0
 8007f0a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f0e:	f1c3 0c0b 	rsb	ip, r3, #11
 8007f12:	3315      	adds	r3, #21
 8007f14:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007f18:	fa04 f303 	lsl.w	r3, r4, r3
 8007f1c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007f20:	ea4e 0107 	orr.w	r1, lr, r7
 8007f24:	431a      	orrs	r2, r3
 8007f26:	4610      	mov	r0, r2
 8007f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f2a:	42ae      	cmp	r6, r5
 8007f2c:	bf36      	itet	cc
 8007f2e:	f1a2 0508 	subcc.w	r5, r2, #8
 8007f32:	2200      	movcs	r2, #0
 8007f34:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f38:	3b0b      	subs	r3, #11
 8007f3a:	d012      	beq.n	8007f62 <__b2d+0x86>
 8007f3c:	f1c3 0720 	rsb	r7, r3, #32
 8007f40:	fa22 f107 	lsr.w	r1, r2, r7
 8007f44:	409c      	lsls	r4, r3
 8007f46:	430c      	orrs	r4, r1
 8007f48:	42b5      	cmp	r5, r6
 8007f4a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007f4e:	bf94      	ite	ls
 8007f50:	2400      	movls	r4, #0
 8007f52:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007f56:	409a      	lsls	r2, r3
 8007f58:	40fc      	lsrs	r4, r7
 8007f5a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007f5e:	4322      	orrs	r2, r4
 8007f60:	e7e1      	b.n	8007f26 <__b2d+0x4a>
 8007f62:	ea44 0107 	orr.w	r1, r4, r7
 8007f66:	e7de      	b.n	8007f26 <__b2d+0x4a>
 8007f68:	3ff00000 	.word	0x3ff00000

08007f6c <__d2b>:
 8007f6c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007f70:	2101      	movs	r1, #1
 8007f72:	4690      	mov	r8, r2
 8007f74:	4699      	mov	r9, r3
 8007f76:	9e08      	ldr	r6, [sp, #32]
 8007f78:	f7ff fc24 	bl	80077c4 <_Balloc>
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	b930      	cbnz	r0, 8007f8e <__d2b+0x22>
 8007f80:	4602      	mov	r2, r0
 8007f82:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f86:	4b23      	ldr	r3, [pc, #140]	@ (8008014 <__d2b+0xa8>)
 8007f88:	4823      	ldr	r0, [pc, #140]	@ (8008018 <__d2b+0xac>)
 8007f8a:	f001 f987 	bl	800929c <__assert_func>
 8007f8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f96:	b10d      	cbz	r5, 8007f9c <__d2b+0x30>
 8007f98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f9c:	9301      	str	r3, [sp, #4]
 8007f9e:	f1b8 0300 	subs.w	r3, r8, #0
 8007fa2:	d024      	beq.n	8007fee <__d2b+0x82>
 8007fa4:	4668      	mov	r0, sp
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	f7ff fd1d 	bl	80079e6 <__lo0bits>
 8007fac:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fb0:	b1d8      	cbz	r0, 8007fea <__d2b+0x7e>
 8007fb2:	f1c0 0320 	rsb	r3, r0, #32
 8007fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fba:	430b      	orrs	r3, r1
 8007fbc:	40c2      	lsrs	r2, r0
 8007fbe:	6163      	str	r3, [r4, #20]
 8007fc0:	9201      	str	r2, [sp, #4]
 8007fc2:	9b01      	ldr	r3, [sp, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	bf0c      	ite	eq
 8007fc8:	2201      	moveq	r2, #1
 8007fca:	2202      	movne	r2, #2
 8007fcc:	61a3      	str	r3, [r4, #24]
 8007fce:	6122      	str	r2, [r4, #16]
 8007fd0:	b1ad      	cbz	r5, 8007ffe <__d2b+0x92>
 8007fd2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007fd6:	4405      	add	r5, r0
 8007fd8:	6035      	str	r5, [r6, #0]
 8007fda:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	6018      	str	r0, [r3, #0]
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	b002      	add	sp, #8
 8007fe6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007fea:	6161      	str	r1, [r4, #20]
 8007fec:	e7e9      	b.n	8007fc2 <__d2b+0x56>
 8007fee:	a801      	add	r0, sp, #4
 8007ff0:	f7ff fcf9 	bl	80079e6 <__lo0bits>
 8007ff4:	9b01      	ldr	r3, [sp, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	6163      	str	r3, [r4, #20]
 8007ffa:	3020      	adds	r0, #32
 8007ffc:	e7e7      	b.n	8007fce <__d2b+0x62>
 8007ffe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008002:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008006:	6030      	str	r0, [r6, #0]
 8008008:	6918      	ldr	r0, [r3, #16]
 800800a:	f7ff fccd 	bl	80079a8 <__hi0bits>
 800800e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008012:	e7e4      	b.n	8007fde <__d2b+0x72>
 8008014:	0800a0cb 	.word	0x0800a0cb
 8008018:	0800a0dc 	.word	0x0800a0dc

0800801c <__ratio>:
 800801c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008020:	b085      	sub	sp, #20
 8008022:	e9cd 1000 	strd	r1, r0, [sp]
 8008026:	a902      	add	r1, sp, #8
 8008028:	f7ff ff58 	bl	8007edc <__b2d>
 800802c:	468b      	mov	fp, r1
 800802e:	4606      	mov	r6, r0
 8008030:	460f      	mov	r7, r1
 8008032:	9800      	ldr	r0, [sp, #0]
 8008034:	a903      	add	r1, sp, #12
 8008036:	f7ff ff51 	bl	8007edc <__b2d>
 800803a:	460d      	mov	r5, r1
 800803c:	9b01      	ldr	r3, [sp, #4]
 800803e:	4689      	mov	r9, r1
 8008040:	6919      	ldr	r1, [r3, #16]
 8008042:	9b00      	ldr	r3, [sp, #0]
 8008044:	4604      	mov	r4, r0
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	4630      	mov	r0, r6
 800804a:	1ac9      	subs	r1, r1, r3
 800804c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008050:	1a9b      	subs	r3, r3, r2
 8008052:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008056:	2b00      	cmp	r3, #0
 8008058:	bfcd      	iteet	gt
 800805a:	463a      	movgt	r2, r7
 800805c:	462a      	movle	r2, r5
 800805e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008062:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008066:	bfd8      	it	le
 8008068:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800806c:	464b      	mov	r3, r9
 800806e:	4622      	mov	r2, r4
 8008070:	4659      	mov	r1, fp
 8008072:	f7f8 fb5b 	bl	800072c <__aeabi_ddiv>
 8008076:	b005      	add	sp, #20
 8008078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800807c <__copybits>:
 800807c:	3901      	subs	r1, #1
 800807e:	b570      	push	{r4, r5, r6, lr}
 8008080:	1149      	asrs	r1, r1, #5
 8008082:	6914      	ldr	r4, [r2, #16]
 8008084:	3101      	adds	r1, #1
 8008086:	f102 0314 	add.w	r3, r2, #20
 800808a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800808e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008092:	1f05      	subs	r5, r0, #4
 8008094:	42a3      	cmp	r3, r4
 8008096:	d30c      	bcc.n	80080b2 <__copybits+0x36>
 8008098:	1aa3      	subs	r3, r4, r2
 800809a:	3b11      	subs	r3, #17
 800809c:	f023 0303 	bic.w	r3, r3, #3
 80080a0:	3211      	adds	r2, #17
 80080a2:	42a2      	cmp	r2, r4
 80080a4:	bf88      	it	hi
 80080a6:	2300      	movhi	r3, #0
 80080a8:	4418      	add	r0, r3
 80080aa:	2300      	movs	r3, #0
 80080ac:	4288      	cmp	r0, r1
 80080ae:	d305      	bcc.n	80080bc <__copybits+0x40>
 80080b0:	bd70      	pop	{r4, r5, r6, pc}
 80080b2:	f853 6b04 	ldr.w	r6, [r3], #4
 80080b6:	f845 6f04 	str.w	r6, [r5, #4]!
 80080ba:	e7eb      	b.n	8008094 <__copybits+0x18>
 80080bc:	f840 3b04 	str.w	r3, [r0], #4
 80080c0:	e7f4      	b.n	80080ac <__copybits+0x30>

080080c2 <__any_on>:
 80080c2:	f100 0214 	add.w	r2, r0, #20
 80080c6:	6900      	ldr	r0, [r0, #16]
 80080c8:	114b      	asrs	r3, r1, #5
 80080ca:	4298      	cmp	r0, r3
 80080cc:	b510      	push	{r4, lr}
 80080ce:	db11      	blt.n	80080f4 <__any_on+0x32>
 80080d0:	dd0a      	ble.n	80080e8 <__any_on+0x26>
 80080d2:	f011 011f 	ands.w	r1, r1, #31
 80080d6:	d007      	beq.n	80080e8 <__any_on+0x26>
 80080d8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80080dc:	fa24 f001 	lsr.w	r0, r4, r1
 80080e0:	fa00 f101 	lsl.w	r1, r0, r1
 80080e4:	428c      	cmp	r4, r1
 80080e6:	d10b      	bne.n	8008100 <__any_on+0x3e>
 80080e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d803      	bhi.n	80080f8 <__any_on+0x36>
 80080f0:	2000      	movs	r0, #0
 80080f2:	bd10      	pop	{r4, pc}
 80080f4:	4603      	mov	r3, r0
 80080f6:	e7f7      	b.n	80080e8 <__any_on+0x26>
 80080f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80080fc:	2900      	cmp	r1, #0
 80080fe:	d0f5      	beq.n	80080ec <__any_on+0x2a>
 8008100:	2001      	movs	r0, #1
 8008102:	e7f6      	b.n	80080f2 <__any_on+0x30>

08008104 <sulp>:
 8008104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008108:	460f      	mov	r7, r1
 800810a:	4690      	mov	r8, r2
 800810c:	f7ff fec6 	bl	8007e9c <__ulp>
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	f1b8 0f00 	cmp.w	r8, #0
 8008118:	d011      	beq.n	800813e <sulp+0x3a>
 800811a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800811e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008122:	2b00      	cmp	r3, #0
 8008124:	dd0b      	ble.n	800813e <sulp+0x3a>
 8008126:	2400      	movs	r4, #0
 8008128:	051b      	lsls	r3, r3, #20
 800812a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800812e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008132:	4622      	mov	r2, r4
 8008134:	462b      	mov	r3, r5
 8008136:	f7f8 f9cf 	bl	80004d8 <__aeabi_dmul>
 800813a:	4604      	mov	r4, r0
 800813c:	460d      	mov	r5, r1
 800813e:	4620      	mov	r0, r4
 8008140:	4629      	mov	r1, r5
 8008142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08008148 <_strtod_l>:
 8008148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814c:	b09f      	sub	sp, #124	@ 0x7c
 800814e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008150:	2200      	movs	r2, #0
 8008152:	460c      	mov	r4, r1
 8008154:	921a      	str	r2, [sp, #104]	@ 0x68
 8008156:	f04f 0a00 	mov.w	sl, #0
 800815a:	f04f 0b00 	mov.w	fp, #0
 800815e:	460a      	mov	r2, r1
 8008160:	9005      	str	r0, [sp, #20]
 8008162:	9219      	str	r2, [sp, #100]	@ 0x64
 8008164:	7811      	ldrb	r1, [r2, #0]
 8008166:	292b      	cmp	r1, #43	@ 0x2b
 8008168:	d048      	beq.n	80081fc <_strtod_l+0xb4>
 800816a:	d836      	bhi.n	80081da <_strtod_l+0x92>
 800816c:	290d      	cmp	r1, #13
 800816e:	d830      	bhi.n	80081d2 <_strtod_l+0x8a>
 8008170:	2908      	cmp	r1, #8
 8008172:	d830      	bhi.n	80081d6 <_strtod_l+0x8e>
 8008174:	2900      	cmp	r1, #0
 8008176:	d039      	beq.n	80081ec <_strtod_l+0xa4>
 8008178:	2200      	movs	r2, #0
 800817a:	920e      	str	r2, [sp, #56]	@ 0x38
 800817c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800817e:	782a      	ldrb	r2, [r5, #0]
 8008180:	2a30      	cmp	r2, #48	@ 0x30
 8008182:	f040 80b0 	bne.w	80082e6 <_strtod_l+0x19e>
 8008186:	786a      	ldrb	r2, [r5, #1]
 8008188:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800818c:	2a58      	cmp	r2, #88	@ 0x58
 800818e:	d16c      	bne.n	800826a <_strtod_l+0x122>
 8008190:	9302      	str	r3, [sp, #8]
 8008192:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008194:	4a8f      	ldr	r2, [pc, #572]	@ (80083d4 <_strtod_l+0x28c>)
 8008196:	9301      	str	r3, [sp, #4]
 8008198:	ab1a      	add	r3, sp, #104	@ 0x68
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	9805      	ldr	r0, [sp, #20]
 800819e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081a0:	a919      	add	r1, sp, #100	@ 0x64
 80081a2:	f001 f915 	bl	80093d0 <__gethex>
 80081a6:	f010 060f 	ands.w	r6, r0, #15
 80081aa:	4604      	mov	r4, r0
 80081ac:	d005      	beq.n	80081ba <_strtod_l+0x72>
 80081ae:	2e06      	cmp	r6, #6
 80081b0:	d126      	bne.n	8008200 <_strtod_l+0xb8>
 80081b2:	2300      	movs	r3, #0
 80081b4:	3501      	adds	r5, #1
 80081b6:	9519      	str	r5, [sp, #100]	@ 0x64
 80081b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80081ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f040 8582 	bne.w	8008cc6 <_strtod_l+0xb7e>
 80081c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081c4:	b1bb      	cbz	r3, 80081f6 <_strtod_l+0xae>
 80081c6:	4650      	mov	r0, sl
 80081c8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80081cc:	b01f      	add	sp, #124	@ 0x7c
 80081ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d2:	2920      	cmp	r1, #32
 80081d4:	d1d0      	bne.n	8008178 <_strtod_l+0x30>
 80081d6:	3201      	adds	r2, #1
 80081d8:	e7c3      	b.n	8008162 <_strtod_l+0x1a>
 80081da:	292d      	cmp	r1, #45	@ 0x2d
 80081dc:	d1cc      	bne.n	8008178 <_strtod_l+0x30>
 80081de:	2101      	movs	r1, #1
 80081e0:	910e      	str	r1, [sp, #56]	@ 0x38
 80081e2:	1c51      	adds	r1, r2, #1
 80081e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80081e6:	7852      	ldrb	r2, [r2, #1]
 80081e8:	2a00      	cmp	r2, #0
 80081ea:	d1c7      	bne.n	800817c <_strtod_l+0x34>
 80081ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081ee:	9419      	str	r4, [sp, #100]	@ 0x64
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f040 8566 	bne.w	8008cc2 <_strtod_l+0xb7a>
 80081f6:	4650      	mov	r0, sl
 80081f8:	4659      	mov	r1, fp
 80081fa:	e7e7      	b.n	80081cc <_strtod_l+0x84>
 80081fc:	2100      	movs	r1, #0
 80081fe:	e7ef      	b.n	80081e0 <_strtod_l+0x98>
 8008200:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008202:	b13a      	cbz	r2, 8008214 <_strtod_l+0xcc>
 8008204:	2135      	movs	r1, #53	@ 0x35
 8008206:	a81c      	add	r0, sp, #112	@ 0x70
 8008208:	f7ff ff38 	bl	800807c <__copybits>
 800820c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800820e:	9805      	ldr	r0, [sp, #20]
 8008210:	f7ff fb18 	bl	8007844 <_Bfree>
 8008214:	3e01      	subs	r6, #1
 8008216:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008218:	2e04      	cmp	r6, #4
 800821a:	d806      	bhi.n	800822a <_strtod_l+0xe2>
 800821c:	e8df f006 	tbb	[pc, r6]
 8008220:	201d0314 	.word	0x201d0314
 8008224:	14          	.byte	0x14
 8008225:	00          	.byte	0x00
 8008226:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800822a:	05e1      	lsls	r1, r4, #23
 800822c:	bf48      	it	mi
 800822e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008232:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008236:	0d1b      	lsrs	r3, r3, #20
 8008238:	051b      	lsls	r3, r3, #20
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1bd      	bne.n	80081ba <_strtod_l+0x72>
 800823e:	f7fe fb25 	bl	800688c <__errno>
 8008242:	2322      	movs	r3, #34	@ 0x22
 8008244:	6003      	str	r3, [r0, #0]
 8008246:	e7b8      	b.n	80081ba <_strtod_l+0x72>
 8008248:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800824c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008250:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008254:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008258:	e7e7      	b.n	800822a <_strtod_l+0xe2>
 800825a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80083d8 <_strtod_l+0x290>
 800825e:	e7e4      	b.n	800822a <_strtod_l+0xe2>
 8008260:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008264:	f04f 3aff 	mov.w	sl, #4294967295
 8008268:	e7df      	b.n	800822a <_strtod_l+0xe2>
 800826a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800826c:	1c5a      	adds	r2, r3, #1
 800826e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008270:	785b      	ldrb	r3, [r3, #1]
 8008272:	2b30      	cmp	r3, #48	@ 0x30
 8008274:	d0f9      	beq.n	800826a <_strtod_l+0x122>
 8008276:	2b00      	cmp	r3, #0
 8008278:	d09f      	beq.n	80081ba <_strtod_l+0x72>
 800827a:	2301      	movs	r3, #1
 800827c:	2700      	movs	r7, #0
 800827e:	220a      	movs	r2, #10
 8008280:	46b9      	mov	r9, r7
 8008282:	9308      	str	r3, [sp, #32]
 8008284:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008286:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008288:	930c      	str	r3, [sp, #48]	@ 0x30
 800828a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800828c:	7805      	ldrb	r5, [r0, #0]
 800828e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008292:	b2d9      	uxtb	r1, r3
 8008294:	2909      	cmp	r1, #9
 8008296:	d928      	bls.n	80082ea <_strtod_l+0x1a2>
 8008298:	2201      	movs	r2, #1
 800829a:	4950      	ldr	r1, [pc, #320]	@ (80083dc <_strtod_l+0x294>)
 800829c:	f000 ffc8 	bl	8009230 <strncmp>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	d032      	beq.n	800830a <_strtod_l+0x1c2>
 80082a4:	2000      	movs	r0, #0
 80082a6:	462a      	mov	r2, r5
 80082a8:	4603      	mov	r3, r0
 80082aa:	464d      	mov	r5, r9
 80082ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80082ae:	2a65      	cmp	r2, #101	@ 0x65
 80082b0:	d001      	beq.n	80082b6 <_strtod_l+0x16e>
 80082b2:	2a45      	cmp	r2, #69	@ 0x45
 80082b4:	d114      	bne.n	80082e0 <_strtod_l+0x198>
 80082b6:	b91d      	cbnz	r5, 80082c0 <_strtod_l+0x178>
 80082b8:	9a08      	ldr	r2, [sp, #32]
 80082ba:	4302      	orrs	r2, r0
 80082bc:	d096      	beq.n	80081ec <_strtod_l+0xa4>
 80082be:	2500      	movs	r5, #0
 80082c0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80082c2:	1c62      	adds	r2, r4, #1
 80082c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80082c6:	7862      	ldrb	r2, [r4, #1]
 80082c8:	2a2b      	cmp	r2, #43	@ 0x2b
 80082ca:	d07a      	beq.n	80083c2 <_strtod_l+0x27a>
 80082cc:	2a2d      	cmp	r2, #45	@ 0x2d
 80082ce:	d07e      	beq.n	80083ce <_strtod_l+0x286>
 80082d0:	f04f 0c00 	mov.w	ip, #0
 80082d4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80082d8:	2909      	cmp	r1, #9
 80082da:	f240 8085 	bls.w	80083e8 <_strtod_l+0x2a0>
 80082de:	9419      	str	r4, [sp, #100]	@ 0x64
 80082e0:	f04f 0800 	mov.w	r8, #0
 80082e4:	e0a5      	b.n	8008432 <_strtod_l+0x2ea>
 80082e6:	2300      	movs	r3, #0
 80082e8:	e7c8      	b.n	800827c <_strtod_l+0x134>
 80082ea:	f1b9 0f08 	cmp.w	r9, #8
 80082ee:	bfd8      	it	le
 80082f0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80082f2:	f100 0001 	add.w	r0, r0, #1
 80082f6:	bfd6      	itet	le
 80082f8:	fb02 3301 	mlale	r3, r2, r1, r3
 80082fc:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008300:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008302:	f109 0901 	add.w	r9, r9, #1
 8008306:	9019      	str	r0, [sp, #100]	@ 0x64
 8008308:	e7bf      	b.n	800828a <_strtod_l+0x142>
 800830a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800830c:	1c5a      	adds	r2, r3, #1
 800830e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008310:	785a      	ldrb	r2, [r3, #1]
 8008312:	f1b9 0f00 	cmp.w	r9, #0
 8008316:	d03b      	beq.n	8008390 <_strtod_l+0x248>
 8008318:	464d      	mov	r5, r9
 800831a:	900a      	str	r0, [sp, #40]	@ 0x28
 800831c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008320:	2b09      	cmp	r3, #9
 8008322:	d912      	bls.n	800834a <_strtod_l+0x202>
 8008324:	2301      	movs	r3, #1
 8008326:	e7c2      	b.n	80082ae <_strtod_l+0x166>
 8008328:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800832a:	3001      	adds	r0, #1
 800832c:	1c5a      	adds	r2, r3, #1
 800832e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008330:	785a      	ldrb	r2, [r3, #1]
 8008332:	2a30      	cmp	r2, #48	@ 0x30
 8008334:	d0f8      	beq.n	8008328 <_strtod_l+0x1e0>
 8008336:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800833a:	2b08      	cmp	r3, #8
 800833c:	f200 84c8 	bhi.w	8008cd0 <_strtod_l+0xb88>
 8008340:	900a      	str	r0, [sp, #40]	@ 0x28
 8008342:	2000      	movs	r0, #0
 8008344:	4605      	mov	r5, r0
 8008346:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008348:	930c      	str	r3, [sp, #48]	@ 0x30
 800834a:	3a30      	subs	r2, #48	@ 0x30
 800834c:	f100 0301 	add.w	r3, r0, #1
 8008350:	d018      	beq.n	8008384 <_strtod_l+0x23c>
 8008352:	462e      	mov	r6, r5
 8008354:	f04f 0e0a 	mov.w	lr, #10
 8008358:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800835a:	4419      	add	r1, r3
 800835c:	910a      	str	r1, [sp, #40]	@ 0x28
 800835e:	1c71      	adds	r1, r6, #1
 8008360:	eba1 0c05 	sub.w	ip, r1, r5
 8008364:	4563      	cmp	r3, ip
 8008366:	dc15      	bgt.n	8008394 <_strtod_l+0x24c>
 8008368:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800836c:	182b      	adds	r3, r5, r0
 800836e:	2b08      	cmp	r3, #8
 8008370:	f105 0501 	add.w	r5, r5, #1
 8008374:	4405      	add	r5, r0
 8008376:	dc1a      	bgt.n	80083ae <_strtod_l+0x266>
 8008378:	230a      	movs	r3, #10
 800837a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800837c:	fb03 2301 	mla	r3, r3, r1, r2
 8008380:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008382:	2300      	movs	r3, #0
 8008384:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008386:	4618      	mov	r0, r3
 8008388:	1c51      	adds	r1, r2, #1
 800838a:	9119      	str	r1, [sp, #100]	@ 0x64
 800838c:	7852      	ldrb	r2, [r2, #1]
 800838e:	e7c5      	b.n	800831c <_strtod_l+0x1d4>
 8008390:	4648      	mov	r0, r9
 8008392:	e7ce      	b.n	8008332 <_strtod_l+0x1ea>
 8008394:	2e08      	cmp	r6, #8
 8008396:	dc05      	bgt.n	80083a4 <_strtod_l+0x25c>
 8008398:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800839a:	fb0e f606 	mul.w	r6, lr, r6
 800839e:	960b      	str	r6, [sp, #44]	@ 0x2c
 80083a0:	460e      	mov	r6, r1
 80083a2:	e7dc      	b.n	800835e <_strtod_l+0x216>
 80083a4:	2910      	cmp	r1, #16
 80083a6:	bfd8      	it	le
 80083a8:	fb0e f707 	mulle.w	r7, lr, r7
 80083ac:	e7f8      	b.n	80083a0 <_strtod_l+0x258>
 80083ae:	2b0f      	cmp	r3, #15
 80083b0:	bfdc      	itt	le
 80083b2:	230a      	movle	r3, #10
 80083b4:	fb03 2707 	mlale	r7, r3, r7, r2
 80083b8:	e7e3      	b.n	8008382 <_strtod_l+0x23a>
 80083ba:	2300      	movs	r3, #0
 80083bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80083be:	2301      	movs	r3, #1
 80083c0:	e77a      	b.n	80082b8 <_strtod_l+0x170>
 80083c2:	f04f 0c00 	mov.w	ip, #0
 80083c6:	1ca2      	adds	r2, r4, #2
 80083c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80083ca:	78a2      	ldrb	r2, [r4, #2]
 80083cc:	e782      	b.n	80082d4 <_strtod_l+0x18c>
 80083ce:	f04f 0c01 	mov.w	ip, #1
 80083d2:	e7f8      	b.n	80083c6 <_strtod_l+0x27e>
 80083d4:	0800a2fc 	.word	0x0800a2fc
 80083d8:	7ff00000 	.word	0x7ff00000
 80083dc:	0800a135 	.word	0x0800a135
 80083e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80083e2:	1c51      	adds	r1, r2, #1
 80083e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80083e6:	7852      	ldrb	r2, [r2, #1]
 80083e8:	2a30      	cmp	r2, #48	@ 0x30
 80083ea:	d0f9      	beq.n	80083e0 <_strtod_l+0x298>
 80083ec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80083f0:	2908      	cmp	r1, #8
 80083f2:	f63f af75 	bhi.w	80082e0 <_strtod_l+0x198>
 80083f6:	f04f 080a 	mov.w	r8, #10
 80083fa:	3a30      	subs	r2, #48	@ 0x30
 80083fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80083fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008400:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008402:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008404:	1c56      	adds	r6, r2, #1
 8008406:	9619      	str	r6, [sp, #100]	@ 0x64
 8008408:	7852      	ldrb	r2, [r2, #1]
 800840a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800840e:	f1be 0f09 	cmp.w	lr, #9
 8008412:	d939      	bls.n	8008488 <_strtod_l+0x340>
 8008414:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008416:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800841a:	1a76      	subs	r6, r6, r1
 800841c:	2e08      	cmp	r6, #8
 800841e:	dc03      	bgt.n	8008428 <_strtod_l+0x2e0>
 8008420:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008422:	4588      	cmp	r8, r1
 8008424:	bfa8      	it	ge
 8008426:	4688      	movge	r8, r1
 8008428:	f1bc 0f00 	cmp.w	ip, #0
 800842c:	d001      	beq.n	8008432 <_strtod_l+0x2ea>
 800842e:	f1c8 0800 	rsb	r8, r8, #0
 8008432:	2d00      	cmp	r5, #0
 8008434:	d14e      	bne.n	80084d4 <_strtod_l+0x38c>
 8008436:	9908      	ldr	r1, [sp, #32]
 8008438:	4308      	orrs	r0, r1
 800843a:	f47f aebe 	bne.w	80081ba <_strtod_l+0x72>
 800843e:	2b00      	cmp	r3, #0
 8008440:	f47f aed4 	bne.w	80081ec <_strtod_l+0xa4>
 8008444:	2a69      	cmp	r2, #105	@ 0x69
 8008446:	d028      	beq.n	800849a <_strtod_l+0x352>
 8008448:	dc25      	bgt.n	8008496 <_strtod_l+0x34e>
 800844a:	2a49      	cmp	r2, #73	@ 0x49
 800844c:	d025      	beq.n	800849a <_strtod_l+0x352>
 800844e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008450:	f47f aecc 	bne.w	80081ec <_strtod_l+0xa4>
 8008454:	4999      	ldr	r1, [pc, #612]	@ (80086bc <_strtod_l+0x574>)
 8008456:	a819      	add	r0, sp, #100	@ 0x64
 8008458:	f001 f9dc 	bl	8009814 <__match>
 800845c:	2800      	cmp	r0, #0
 800845e:	f43f aec5 	beq.w	80081ec <_strtod_l+0xa4>
 8008462:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	2b28      	cmp	r3, #40	@ 0x28
 8008468:	d12e      	bne.n	80084c8 <_strtod_l+0x380>
 800846a:	4995      	ldr	r1, [pc, #596]	@ (80086c0 <_strtod_l+0x578>)
 800846c:	aa1c      	add	r2, sp, #112	@ 0x70
 800846e:	a819      	add	r0, sp, #100	@ 0x64
 8008470:	f001 f9e4 	bl	800983c <__hexnan>
 8008474:	2805      	cmp	r0, #5
 8008476:	d127      	bne.n	80084c8 <_strtod_l+0x380>
 8008478:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800847a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800847e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008482:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008486:	e698      	b.n	80081ba <_strtod_l+0x72>
 8008488:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800848a:	fb08 2101 	mla	r1, r8, r1, r2
 800848e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008492:	9209      	str	r2, [sp, #36]	@ 0x24
 8008494:	e7b5      	b.n	8008402 <_strtod_l+0x2ba>
 8008496:	2a6e      	cmp	r2, #110	@ 0x6e
 8008498:	e7da      	b.n	8008450 <_strtod_l+0x308>
 800849a:	498a      	ldr	r1, [pc, #552]	@ (80086c4 <_strtod_l+0x57c>)
 800849c:	a819      	add	r0, sp, #100	@ 0x64
 800849e:	f001 f9b9 	bl	8009814 <__match>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	f43f aea2 	beq.w	80081ec <_strtod_l+0xa4>
 80084a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084aa:	4987      	ldr	r1, [pc, #540]	@ (80086c8 <_strtod_l+0x580>)
 80084ac:	3b01      	subs	r3, #1
 80084ae:	a819      	add	r0, sp, #100	@ 0x64
 80084b0:	9319      	str	r3, [sp, #100]	@ 0x64
 80084b2:	f001 f9af 	bl	8009814 <__match>
 80084b6:	b910      	cbnz	r0, 80084be <_strtod_l+0x376>
 80084b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084ba:	3301      	adds	r3, #1
 80084bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80084be:	f04f 0a00 	mov.w	sl, #0
 80084c2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80086cc <_strtod_l+0x584>
 80084c6:	e678      	b.n	80081ba <_strtod_l+0x72>
 80084c8:	4881      	ldr	r0, [pc, #516]	@ (80086d0 <_strtod_l+0x588>)
 80084ca:	f000 fee1 	bl	8009290 <nan>
 80084ce:	4682      	mov	sl, r0
 80084d0:	468b      	mov	fp, r1
 80084d2:	e672      	b.n	80081ba <_strtod_l+0x72>
 80084d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084d6:	f1b9 0f00 	cmp.w	r9, #0
 80084da:	bf08      	it	eq
 80084dc:	46a9      	moveq	r9, r5
 80084de:	eba8 0303 	sub.w	r3, r8, r3
 80084e2:	2d10      	cmp	r5, #16
 80084e4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80084e6:	462c      	mov	r4, r5
 80084e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ea:	bfa8      	it	ge
 80084ec:	2410      	movge	r4, #16
 80084ee:	f7f7 ff79 	bl	80003e4 <__aeabi_ui2d>
 80084f2:	2d09      	cmp	r5, #9
 80084f4:	4682      	mov	sl, r0
 80084f6:	468b      	mov	fp, r1
 80084f8:	dc11      	bgt.n	800851e <_strtod_l+0x3d6>
 80084fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f43f ae5c 	beq.w	80081ba <_strtod_l+0x72>
 8008502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008504:	dd76      	ble.n	80085f4 <_strtod_l+0x4ac>
 8008506:	2b16      	cmp	r3, #22
 8008508:	dc5d      	bgt.n	80085c6 <_strtod_l+0x47e>
 800850a:	4972      	ldr	r1, [pc, #456]	@ (80086d4 <_strtod_l+0x58c>)
 800850c:	4652      	mov	r2, sl
 800850e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008512:	465b      	mov	r3, fp
 8008514:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008518:	f7f7 ffde 	bl	80004d8 <__aeabi_dmul>
 800851c:	e7d7      	b.n	80084ce <_strtod_l+0x386>
 800851e:	4b6d      	ldr	r3, [pc, #436]	@ (80086d4 <_strtod_l+0x58c>)
 8008520:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008524:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008528:	f7f7 ffd6 	bl	80004d8 <__aeabi_dmul>
 800852c:	4682      	mov	sl, r0
 800852e:	4638      	mov	r0, r7
 8008530:	468b      	mov	fp, r1
 8008532:	f7f7 ff57 	bl	80003e4 <__aeabi_ui2d>
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	4650      	mov	r0, sl
 800853c:	4659      	mov	r1, fp
 800853e:	f7f7 fe15 	bl	800016c <__adddf3>
 8008542:	2d0f      	cmp	r5, #15
 8008544:	4682      	mov	sl, r0
 8008546:	468b      	mov	fp, r1
 8008548:	ddd7      	ble.n	80084fa <_strtod_l+0x3b2>
 800854a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800854c:	1b2c      	subs	r4, r5, r4
 800854e:	441c      	add	r4, r3
 8008550:	2c00      	cmp	r4, #0
 8008552:	f340 8093 	ble.w	800867c <_strtod_l+0x534>
 8008556:	f014 030f 	ands.w	r3, r4, #15
 800855a:	d00a      	beq.n	8008572 <_strtod_l+0x42a>
 800855c:	495d      	ldr	r1, [pc, #372]	@ (80086d4 <_strtod_l+0x58c>)
 800855e:	4652      	mov	r2, sl
 8008560:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008568:	465b      	mov	r3, fp
 800856a:	f7f7 ffb5 	bl	80004d8 <__aeabi_dmul>
 800856e:	4682      	mov	sl, r0
 8008570:	468b      	mov	fp, r1
 8008572:	f034 040f 	bics.w	r4, r4, #15
 8008576:	d073      	beq.n	8008660 <_strtod_l+0x518>
 8008578:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800857c:	dd49      	ble.n	8008612 <_strtod_l+0x4ca>
 800857e:	2400      	movs	r4, #0
 8008580:	46a0      	mov	r8, r4
 8008582:	46a1      	mov	r9, r4
 8008584:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008586:	2322      	movs	r3, #34	@ 0x22
 8008588:	f04f 0a00 	mov.w	sl, #0
 800858c:	9a05      	ldr	r2, [sp, #20]
 800858e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80086cc <_strtod_l+0x584>
 8008592:	6013      	str	r3, [r2, #0]
 8008594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008596:	2b00      	cmp	r3, #0
 8008598:	f43f ae0f 	beq.w	80081ba <_strtod_l+0x72>
 800859c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800859e:	9805      	ldr	r0, [sp, #20]
 80085a0:	f7ff f950 	bl	8007844 <_Bfree>
 80085a4:	4649      	mov	r1, r9
 80085a6:	9805      	ldr	r0, [sp, #20]
 80085a8:	f7ff f94c 	bl	8007844 <_Bfree>
 80085ac:	4641      	mov	r1, r8
 80085ae:	9805      	ldr	r0, [sp, #20]
 80085b0:	f7ff f948 	bl	8007844 <_Bfree>
 80085b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085b6:	9805      	ldr	r0, [sp, #20]
 80085b8:	f7ff f944 	bl	8007844 <_Bfree>
 80085bc:	4621      	mov	r1, r4
 80085be:	9805      	ldr	r0, [sp, #20]
 80085c0:	f7ff f940 	bl	8007844 <_Bfree>
 80085c4:	e5f9      	b.n	80081ba <_strtod_l+0x72>
 80085c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80085cc:	4293      	cmp	r3, r2
 80085ce:	dbbc      	blt.n	800854a <_strtod_l+0x402>
 80085d0:	4c40      	ldr	r4, [pc, #256]	@ (80086d4 <_strtod_l+0x58c>)
 80085d2:	f1c5 050f 	rsb	r5, r5, #15
 80085d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80085da:	4652      	mov	r2, sl
 80085dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085e0:	465b      	mov	r3, fp
 80085e2:	f7f7 ff79 	bl	80004d8 <__aeabi_dmul>
 80085e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e8:	1b5d      	subs	r5, r3, r5
 80085ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80085ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80085f2:	e791      	b.n	8008518 <_strtod_l+0x3d0>
 80085f4:	3316      	adds	r3, #22
 80085f6:	dba8      	blt.n	800854a <_strtod_l+0x402>
 80085f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085fa:	4650      	mov	r0, sl
 80085fc:	eba3 0808 	sub.w	r8, r3, r8
 8008600:	4b34      	ldr	r3, [pc, #208]	@ (80086d4 <_strtod_l+0x58c>)
 8008602:	4659      	mov	r1, fp
 8008604:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008608:	e9d8 2300 	ldrd	r2, r3, [r8]
 800860c:	f7f8 f88e 	bl	800072c <__aeabi_ddiv>
 8008610:	e75d      	b.n	80084ce <_strtod_l+0x386>
 8008612:	2300      	movs	r3, #0
 8008614:	4650      	mov	r0, sl
 8008616:	4659      	mov	r1, fp
 8008618:	461e      	mov	r6, r3
 800861a:	4f2f      	ldr	r7, [pc, #188]	@ (80086d8 <_strtod_l+0x590>)
 800861c:	1124      	asrs	r4, r4, #4
 800861e:	2c01      	cmp	r4, #1
 8008620:	dc21      	bgt.n	8008666 <_strtod_l+0x51e>
 8008622:	b10b      	cbz	r3, 8008628 <_strtod_l+0x4e0>
 8008624:	4682      	mov	sl, r0
 8008626:	468b      	mov	fp, r1
 8008628:	492b      	ldr	r1, [pc, #172]	@ (80086d8 <_strtod_l+0x590>)
 800862a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800862e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008632:	4652      	mov	r2, sl
 8008634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008638:	465b      	mov	r3, fp
 800863a:	f7f7 ff4d 	bl	80004d8 <__aeabi_dmul>
 800863e:	4b23      	ldr	r3, [pc, #140]	@ (80086cc <_strtod_l+0x584>)
 8008640:	460a      	mov	r2, r1
 8008642:	400b      	ands	r3, r1
 8008644:	4925      	ldr	r1, [pc, #148]	@ (80086dc <_strtod_l+0x594>)
 8008646:	4682      	mov	sl, r0
 8008648:	428b      	cmp	r3, r1
 800864a:	d898      	bhi.n	800857e <_strtod_l+0x436>
 800864c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008650:	428b      	cmp	r3, r1
 8008652:	bf86      	itte	hi
 8008654:	f04f 3aff 	movhi.w	sl, #4294967295
 8008658:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80086e0 <_strtod_l+0x598>
 800865c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008660:	2300      	movs	r3, #0
 8008662:	9308      	str	r3, [sp, #32]
 8008664:	e076      	b.n	8008754 <_strtod_l+0x60c>
 8008666:	07e2      	lsls	r2, r4, #31
 8008668:	d504      	bpl.n	8008674 <_strtod_l+0x52c>
 800866a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800866e:	f7f7 ff33 	bl	80004d8 <__aeabi_dmul>
 8008672:	2301      	movs	r3, #1
 8008674:	3601      	adds	r6, #1
 8008676:	1064      	asrs	r4, r4, #1
 8008678:	3708      	adds	r7, #8
 800867a:	e7d0      	b.n	800861e <_strtod_l+0x4d6>
 800867c:	d0f0      	beq.n	8008660 <_strtod_l+0x518>
 800867e:	4264      	negs	r4, r4
 8008680:	f014 020f 	ands.w	r2, r4, #15
 8008684:	d00a      	beq.n	800869c <_strtod_l+0x554>
 8008686:	4b13      	ldr	r3, [pc, #76]	@ (80086d4 <_strtod_l+0x58c>)
 8008688:	4650      	mov	r0, sl
 800868a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800868e:	4659      	mov	r1, fp
 8008690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008694:	f7f8 f84a 	bl	800072c <__aeabi_ddiv>
 8008698:	4682      	mov	sl, r0
 800869a:	468b      	mov	fp, r1
 800869c:	1124      	asrs	r4, r4, #4
 800869e:	d0df      	beq.n	8008660 <_strtod_l+0x518>
 80086a0:	2c1f      	cmp	r4, #31
 80086a2:	dd1f      	ble.n	80086e4 <_strtod_l+0x59c>
 80086a4:	2400      	movs	r4, #0
 80086a6:	46a0      	mov	r8, r4
 80086a8:	46a1      	mov	r9, r4
 80086aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086ac:	2322      	movs	r3, #34	@ 0x22
 80086ae:	9a05      	ldr	r2, [sp, #20]
 80086b0:	f04f 0a00 	mov.w	sl, #0
 80086b4:	f04f 0b00 	mov.w	fp, #0
 80086b8:	6013      	str	r3, [r2, #0]
 80086ba:	e76b      	b.n	8008594 <_strtod_l+0x44c>
 80086bc:	0800a023 	.word	0x0800a023
 80086c0:	0800a2e8 	.word	0x0800a2e8
 80086c4:	0800a01b 	.word	0x0800a01b
 80086c8:	0800a052 	.word	0x0800a052
 80086cc:	7ff00000 	.word	0x7ff00000
 80086d0:	0800a18b 	.word	0x0800a18b
 80086d4:	0800a220 	.word	0x0800a220
 80086d8:	0800a1f8 	.word	0x0800a1f8
 80086dc:	7ca00000 	.word	0x7ca00000
 80086e0:	7fefffff 	.word	0x7fefffff
 80086e4:	f014 0310 	ands.w	r3, r4, #16
 80086e8:	bf18      	it	ne
 80086ea:	236a      	movne	r3, #106	@ 0x6a
 80086ec:	4650      	mov	r0, sl
 80086ee:	9308      	str	r3, [sp, #32]
 80086f0:	4659      	mov	r1, fp
 80086f2:	2300      	movs	r3, #0
 80086f4:	4e77      	ldr	r6, [pc, #476]	@ (80088d4 <_strtod_l+0x78c>)
 80086f6:	07e7      	lsls	r7, r4, #31
 80086f8:	d504      	bpl.n	8008704 <_strtod_l+0x5bc>
 80086fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086fe:	f7f7 feeb 	bl	80004d8 <__aeabi_dmul>
 8008702:	2301      	movs	r3, #1
 8008704:	1064      	asrs	r4, r4, #1
 8008706:	f106 0608 	add.w	r6, r6, #8
 800870a:	d1f4      	bne.n	80086f6 <_strtod_l+0x5ae>
 800870c:	b10b      	cbz	r3, 8008712 <_strtod_l+0x5ca>
 800870e:	4682      	mov	sl, r0
 8008710:	468b      	mov	fp, r1
 8008712:	9b08      	ldr	r3, [sp, #32]
 8008714:	b1b3      	cbz	r3, 8008744 <_strtod_l+0x5fc>
 8008716:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800871a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800871e:	2b00      	cmp	r3, #0
 8008720:	4659      	mov	r1, fp
 8008722:	dd0f      	ble.n	8008744 <_strtod_l+0x5fc>
 8008724:	2b1f      	cmp	r3, #31
 8008726:	dd58      	ble.n	80087da <_strtod_l+0x692>
 8008728:	2b34      	cmp	r3, #52	@ 0x34
 800872a:	bfd8      	it	le
 800872c:	f04f 33ff 	movle.w	r3, #4294967295
 8008730:	f04f 0a00 	mov.w	sl, #0
 8008734:	bfcf      	iteee	gt
 8008736:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800873a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800873e:	4093      	lslle	r3, r2
 8008740:	ea03 0b01 	andle.w	fp, r3, r1
 8008744:	2200      	movs	r2, #0
 8008746:	2300      	movs	r3, #0
 8008748:	4650      	mov	r0, sl
 800874a:	4659      	mov	r1, fp
 800874c:	f7f8 f92c 	bl	80009a8 <__aeabi_dcmpeq>
 8008750:	2800      	cmp	r0, #0
 8008752:	d1a7      	bne.n	80086a4 <_strtod_l+0x55c>
 8008754:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008756:	464a      	mov	r2, r9
 8008758:	9300      	str	r3, [sp, #0]
 800875a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800875c:	462b      	mov	r3, r5
 800875e:	9805      	ldr	r0, [sp, #20]
 8008760:	f7ff f8d8 	bl	8007914 <__s2b>
 8008764:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008766:	2800      	cmp	r0, #0
 8008768:	f43f af09 	beq.w	800857e <_strtod_l+0x436>
 800876c:	2400      	movs	r4, #0
 800876e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008772:	2a00      	cmp	r2, #0
 8008774:	eba3 0308 	sub.w	r3, r3, r8
 8008778:	bfa8      	it	ge
 800877a:	2300      	movge	r3, #0
 800877c:	46a0      	mov	r8, r4
 800877e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008780:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008784:	9316      	str	r3, [sp, #88]	@ 0x58
 8008786:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008788:	9805      	ldr	r0, [sp, #20]
 800878a:	6859      	ldr	r1, [r3, #4]
 800878c:	f7ff f81a 	bl	80077c4 <_Balloc>
 8008790:	4681      	mov	r9, r0
 8008792:	2800      	cmp	r0, #0
 8008794:	f43f aef7 	beq.w	8008586 <_strtod_l+0x43e>
 8008798:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800879a:	300c      	adds	r0, #12
 800879c:	691a      	ldr	r2, [r3, #16]
 800879e:	f103 010c 	add.w	r1, r3, #12
 80087a2:	3202      	adds	r2, #2
 80087a4:	0092      	lsls	r2, r2, #2
 80087a6:	f000 fd65 	bl	8009274 <memcpy>
 80087aa:	ab1c      	add	r3, sp, #112	@ 0x70
 80087ac:	9301      	str	r3, [sp, #4]
 80087ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	4652      	mov	r2, sl
 80087b4:	465b      	mov	r3, fp
 80087b6:	9805      	ldr	r0, [sp, #20]
 80087b8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80087bc:	f7ff fbd6 	bl	8007f6c <__d2b>
 80087c0:	901a      	str	r0, [sp, #104]	@ 0x68
 80087c2:	2800      	cmp	r0, #0
 80087c4:	f43f aedf 	beq.w	8008586 <_strtod_l+0x43e>
 80087c8:	2101      	movs	r1, #1
 80087ca:	9805      	ldr	r0, [sp, #20]
 80087cc:	f7ff f938 	bl	8007a40 <__i2b>
 80087d0:	4680      	mov	r8, r0
 80087d2:	b948      	cbnz	r0, 80087e8 <_strtod_l+0x6a0>
 80087d4:	f04f 0800 	mov.w	r8, #0
 80087d8:	e6d5      	b.n	8008586 <_strtod_l+0x43e>
 80087da:	f04f 32ff 	mov.w	r2, #4294967295
 80087de:	fa02 f303 	lsl.w	r3, r2, r3
 80087e2:	ea03 0a0a 	and.w	sl, r3, sl
 80087e6:	e7ad      	b.n	8008744 <_strtod_l+0x5fc>
 80087e8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80087ea:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80087ec:	2d00      	cmp	r5, #0
 80087ee:	bfab      	itete	ge
 80087f0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80087f2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80087f4:	18ef      	addge	r7, r5, r3
 80087f6:	1b5e      	sublt	r6, r3, r5
 80087f8:	9b08      	ldr	r3, [sp, #32]
 80087fa:	bfa8      	it	ge
 80087fc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80087fe:	eba5 0503 	sub.w	r5, r5, r3
 8008802:	4415      	add	r5, r2
 8008804:	4b34      	ldr	r3, [pc, #208]	@ (80088d8 <_strtod_l+0x790>)
 8008806:	f105 35ff 	add.w	r5, r5, #4294967295
 800880a:	bfb8      	it	lt
 800880c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800880e:	429d      	cmp	r5, r3
 8008810:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008814:	da50      	bge.n	80088b8 <_strtod_l+0x770>
 8008816:	1b5b      	subs	r3, r3, r5
 8008818:	2b1f      	cmp	r3, #31
 800881a:	f04f 0101 	mov.w	r1, #1
 800881e:	eba2 0203 	sub.w	r2, r2, r3
 8008822:	dc3d      	bgt.n	80088a0 <_strtod_l+0x758>
 8008824:	fa01 f303 	lsl.w	r3, r1, r3
 8008828:	9313      	str	r3, [sp, #76]	@ 0x4c
 800882a:	2300      	movs	r3, #0
 800882c:	9310      	str	r3, [sp, #64]	@ 0x40
 800882e:	18bd      	adds	r5, r7, r2
 8008830:	9b08      	ldr	r3, [sp, #32]
 8008832:	42af      	cmp	r7, r5
 8008834:	4416      	add	r6, r2
 8008836:	441e      	add	r6, r3
 8008838:	463b      	mov	r3, r7
 800883a:	bfa8      	it	ge
 800883c:	462b      	movge	r3, r5
 800883e:	42b3      	cmp	r3, r6
 8008840:	bfa8      	it	ge
 8008842:	4633      	movge	r3, r6
 8008844:	2b00      	cmp	r3, #0
 8008846:	bfc2      	ittt	gt
 8008848:	1aed      	subgt	r5, r5, r3
 800884a:	1af6      	subgt	r6, r6, r3
 800884c:	1aff      	subgt	r7, r7, r3
 800884e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008850:	2b00      	cmp	r3, #0
 8008852:	dd16      	ble.n	8008882 <_strtod_l+0x73a>
 8008854:	4641      	mov	r1, r8
 8008856:	461a      	mov	r2, r3
 8008858:	9805      	ldr	r0, [sp, #20]
 800885a:	f7ff f9a9 	bl	8007bb0 <__pow5mult>
 800885e:	4680      	mov	r8, r0
 8008860:	2800      	cmp	r0, #0
 8008862:	d0b7      	beq.n	80087d4 <_strtod_l+0x68c>
 8008864:	4601      	mov	r1, r0
 8008866:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008868:	9805      	ldr	r0, [sp, #20]
 800886a:	f7ff f8ff 	bl	8007a6c <__multiply>
 800886e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008870:	2800      	cmp	r0, #0
 8008872:	f43f ae88 	beq.w	8008586 <_strtod_l+0x43e>
 8008876:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008878:	9805      	ldr	r0, [sp, #20]
 800887a:	f7fe ffe3 	bl	8007844 <_Bfree>
 800887e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008880:	931a      	str	r3, [sp, #104]	@ 0x68
 8008882:	2d00      	cmp	r5, #0
 8008884:	dc1d      	bgt.n	80088c2 <_strtod_l+0x77a>
 8008886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008888:	2b00      	cmp	r3, #0
 800888a:	dd27      	ble.n	80088dc <_strtod_l+0x794>
 800888c:	4649      	mov	r1, r9
 800888e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008890:	9805      	ldr	r0, [sp, #20]
 8008892:	f7ff f98d 	bl	8007bb0 <__pow5mult>
 8008896:	4681      	mov	r9, r0
 8008898:	bb00      	cbnz	r0, 80088dc <_strtod_l+0x794>
 800889a:	f04f 0900 	mov.w	r9, #0
 800889e:	e672      	b.n	8008586 <_strtod_l+0x43e>
 80088a0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80088a4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80088a8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80088ac:	35e2      	adds	r5, #226	@ 0xe2
 80088ae:	fa01 f305 	lsl.w	r3, r1, r5
 80088b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80088b4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80088b6:	e7ba      	b.n	800882e <_strtod_l+0x6e6>
 80088b8:	2300      	movs	r3, #0
 80088ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80088bc:	2301      	movs	r3, #1
 80088be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088c0:	e7b5      	b.n	800882e <_strtod_l+0x6e6>
 80088c2:	462a      	mov	r2, r5
 80088c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088c6:	9805      	ldr	r0, [sp, #20]
 80088c8:	f7ff f9cc 	bl	8007c64 <__lshift>
 80088cc:	901a      	str	r0, [sp, #104]	@ 0x68
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d1d9      	bne.n	8008886 <_strtod_l+0x73e>
 80088d2:	e658      	b.n	8008586 <_strtod_l+0x43e>
 80088d4:	0800a310 	.word	0x0800a310
 80088d8:	fffffc02 	.word	0xfffffc02
 80088dc:	2e00      	cmp	r6, #0
 80088de:	dd07      	ble.n	80088f0 <_strtod_l+0x7a8>
 80088e0:	4649      	mov	r1, r9
 80088e2:	4632      	mov	r2, r6
 80088e4:	9805      	ldr	r0, [sp, #20]
 80088e6:	f7ff f9bd 	bl	8007c64 <__lshift>
 80088ea:	4681      	mov	r9, r0
 80088ec:	2800      	cmp	r0, #0
 80088ee:	d0d4      	beq.n	800889a <_strtod_l+0x752>
 80088f0:	2f00      	cmp	r7, #0
 80088f2:	dd08      	ble.n	8008906 <_strtod_l+0x7be>
 80088f4:	4641      	mov	r1, r8
 80088f6:	463a      	mov	r2, r7
 80088f8:	9805      	ldr	r0, [sp, #20]
 80088fa:	f7ff f9b3 	bl	8007c64 <__lshift>
 80088fe:	4680      	mov	r8, r0
 8008900:	2800      	cmp	r0, #0
 8008902:	f43f ae40 	beq.w	8008586 <_strtod_l+0x43e>
 8008906:	464a      	mov	r2, r9
 8008908:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800890a:	9805      	ldr	r0, [sp, #20]
 800890c:	f7ff fa32 	bl	8007d74 <__mdiff>
 8008910:	4604      	mov	r4, r0
 8008912:	2800      	cmp	r0, #0
 8008914:	f43f ae37 	beq.w	8008586 <_strtod_l+0x43e>
 8008918:	68c3      	ldr	r3, [r0, #12]
 800891a:	4641      	mov	r1, r8
 800891c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800891e:	2300      	movs	r3, #0
 8008920:	60c3      	str	r3, [r0, #12]
 8008922:	f7ff fa0b 	bl	8007d3c <__mcmp>
 8008926:	2800      	cmp	r0, #0
 8008928:	da3d      	bge.n	80089a6 <_strtod_l+0x85e>
 800892a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800892c:	ea53 030a 	orrs.w	r3, r3, sl
 8008930:	d163      	bne.n	80089fa <_strtod_l+0x8b2>
 8008932:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008936:	2b00      	cmp	r3, #0
 8008938:	d15f      	bne.n	80089fa <_strtod_l+0x8b2>
 800893a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800893e:	0d1b      	lsrs	r3, r3, #20
 8008940:	051b      	lsls	r3, r3, #20
 8008942:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008946:	d958      	bls.n	80089fa <_strtod_l+0x8b2>
 8008948:	6963      	ldr	r3, [r4, #20]
 800894a:	b913      	cbnz	r3, 8008952 <_strtod_l+0x80a>
 800894c:	6923      	ldr	r3, [r4, #16]
 800894e:	2b01      	cmp	r3, #1
 8008950:	dd53      	ble.n	80089fa <_strtod_l+0x8b2>
 8008952:	4621      	mov	r1, r4
 8008954:	2201      	movs	r2, #1
 8008956:	9805      	ldr	r0, [sp, #20]
 8008958:	f7ff f984 	bl	8007c64 <__lshift>
 800895c:	4641      	mov	r1, r8
 800895e:	4604      	mov	r4, r0
 8008960:	f7ff f9ec 	bl	8007d3c <__mcmp>
 8008964:	2800      	cmp	r0, #0
 8008966:	dd48      	ble.n	80089fa <_strtod_l+0x8b2>
 8008968:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800896c:	9a08      	ldr	r2, [sp, #32]
 800896e:	0d1b      	lsrs	r3, r3, #20
 8008970:	051b      	lsls	r3, r3, #20
 8008972:	2a00      	cmp	r2, #0
 8008974:	d062      	beq.n	8008a3c <_strtod_l+0x8f4>
 8008976:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800897a:	d85f      	bhi.n	8008a3c <_strtod_l+0x8f4>
 800897c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008980:	f67f ae94 	bls.w	80086ac <_strtod_l+0x564>
 8008984:	4650      	mov	r0, sl
 8008986:	4659      	mov	r1, fp
 8008988:	4ba3      	ldr	r3, [pc, #652]	@ (8008c18 <_strtod_l+0xad0>)
 800898a:	2200      	movs	r2, #0
 800898c:	f7f7 fda4 	bl	80004d8 <__aeabi_dmul>
 8008990:	4ba2      	ldr	r3, [pc, #648]	@ (8008c1c <_strtod_l+0xad4>)
 8008992:	4682      	mov	sl, r0
 8008994:	400b      	ands	r3, r1
 8008996:	468b      	mov	fp, r1
 8008998:	2b00      	cmp	r3, #0
 800899a:	f47f adff 	bne.w	800859c <_strtod_l+0x454>
 800899e:	2322      	movs	r3, #34	@ 0x22
 80089a0:	9a05      	ldr	r2, [sp, #20]
 80089a2:	6013      	str	r3, [r2, #0]
 80089a4:	e5fa      	b.n	800859c <_strtod_l+0x454>
 80089a6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80089aa:	d165      	bne.n	8008a78 <_strtod_l+0x930>
 80089ac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80089ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089b2:	b35a      	cbz	r2, 8008a0c <_strtod_l+0x8c4>
 80089b4:	4a9a      	ldr	r2, [pc, #616]	@ (8008c20 <_strtod_l+0xad8>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d12b      	bne.n	8008a12 <_strtod_l+0x8ca>
 80089ba:	9b08      	ldr	r3, [sp, #32]
 80089bc:	4651      	mov	r1, sl
 80089be:	b303      	cbz	r3, 8008a02 <_strtod_l+0x8ba>
 80089c0:	465a      	mov	r2, fp
 80089c2:	4b96      	ldr	r3, [pc, #600]	@ (8008c1c <_strtod_l+0xad4>)
 80089c4:	4013      	ands	r3, r2
 80089c6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80089ca:	f04f 32ff 	mov.w	r2, #4294967295
 80089ce:	d81b      	bhi.n	8008a08 <_strtod_l+0x8c0>
 80089d0:	0d1b      	lsrs	r3, r3, #20
 80089d2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80089d6:	fa02 f303 	lsl.w	r3, r2, r3
 80089da:	4299      	cmp	r1, r3
 80089dc:	d119      	bne.n	8008a12 <_strtod_l+0x8ca>
 80089de:	4b91      	ldr	r3, [pc, #580]	@ (8008c24 <_strtod_l+0xadc>)
 80089e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d102      	bne.n	80089ec <_strtod_l+0x8a4>
 80089e6:	3101      	adds	r1, #1
 80089e8:	f43f adcd 	beq.w	8008586 <_strtod_l+0x43e>
 80089ec:	f04f 0a00 	mov.w	sl, #0
 80089f0:	4b8a      	ldr	r3, [pc, #552]	@ (8008c1c <_strtod_l+0xad4>)
 80089f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089f4:	401a      	ands	r2, r3
 80089f6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80089fa:	9b08      	ldr	r3, [sp, #32]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1c1      	bne.n	8008984 <_strtod_l+0x83c>
 8008a00:	e5cc      	b.n	800859c <_strtod_l+0x454>
 8008a02:	f04f 33ff 	mov.w	r3, #4294967295
 8008a06:	e7e8      	b.n	80089da <_strtod_l+0x892>
 8008a08:	4613      	mov	r3, r2
 8008a0a:	e7e6      	b.n	80089da <_strtod_l+0x892>
 8008a0c:	ea53 030a 	orrs.w	r3, r3, sl
 8008a10:	d0aa      	beq.n	8008968 <_strtod_l+0x820>
 8008a12:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a14:	b1db      	cbz	r3, 8008a4e <_strtod_l+0x906>
 8008a16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a18:	4213      	tst	r3, r2
 8008a1a:	d0ee      	beq.n	80089fa <_strtod_l+0x8b2>
 8008a1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a1e:	4650      	mov	r0, sl
 8008a20:	4659      	mov	r1, fp
 8008a22:	9a08      	ldr	r2, [sp, #32]
 8008a24:	b1bb      	cbz	r3, 8008a56 <_strtod_l+0x90e>
 8008a26:	f7ff fb6d 	bl	8008104 <sulp>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a32:	f7f7 fb9b 	bl	800016c <__adddf3>
 8008a36:	4682      	mov	sl, r0
 8008a38:	468b      	mov	fp, r1
 8008a3a:	e7de      	b.n	80089fa <_strtod_l+0x8b2>
 8008a3c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008a40:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a44:	f04f 3aff 	mov.w	sl, #4294967295
 8008a48:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a4c:	e7d5      	b.n	80089fa <_strtod_l+0x8b2>
 8008a4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a50:	ea13 0f0a 	tst.w	r3, sl
 8008a54:	e7e1      	b.n	8008a1a <_strtod_l+0x8d2>
 8008a56:	f7ff fb55 	bl	8008104 <sulp>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a62:	f7f7 fb81 	bl	8000168 <__aeabi_dsub>
 8008a66:	2200      	movs	r2, #0
 8008a68:	2300      	movs	r3, #0
 8008a6a:	4682      	mov	sl, r0
 8008a6c:	468b      	mov	fp, r1
 8008a6e:	f7f7 ff9b 	bl	80009a8 <__aeabi_dcmpeq>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d0c1      	beq.n	80089fa <_strtod_l+0x8b2>
 8008a76:	e619      	b.n	80086ac <_strtod_l+0x564>
 8008a78:	4641      	mov	r1, r8
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f7ff face 	bl	800801c <__ratio>
 8008a80:	2200      	movs	r2, #0
 8008a82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a86:	4606      	mov	r6, r0
 8008a88:	460f      	mov	r7, r1
 8008a8a:	f7f7 ffa1 	bl	80009d0 <__aeabi_dcmple>
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	d06d      	beq.n	8008b6e <_strtod_l+0xa26>
 8008a92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d178      	bne.n	8008b8a <_strtod_l+0xa42>
 8008a98:	f1ba 0f00 	cmp.w	sl, #0
 8008a9c:	d156      	bne.n	8008b4c <_strtod_l+0xa04>
 8008a9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d158      	bne.n	8008b5a <_strtod_l+0xa12>
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	4630      	mov	r0, r6
 8008aac:	4639      	mov	r1, r7
 8008aae:	4b5e      	ldr	r3, [pc, #376]	@ (8008c28 <_strtod_l+0xae0>)
 8008ab0:	f7f7 ff84 	bl	80009bc <__aeabi_dcmplt>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d157      	bne.n	8008b68 <_strtod_l+0xa20>
 8008ab8:	4630      	mov	r0, r6
 8008aba:	4639      	mov	r1, r7
 8008abc:	2200      	movs	r2, #0
 8008abe:	4b5b      	ldr	r3, [pc, #364]	@ (8008c2c <_strtod_l+0xae4>)
 8008ac0:	f7f7 fd0a 	bl	80004d8 <__aeabi_dmul>
 8008ac4:	4606      	mov	r6, r0
 8008ac6:	460f      	mov	r7, r1
 8008ac8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008acc:	9606      	str	r6, [sp, #24]
 8008ace:	9307      	str	r3, [sp, #28]
 8008ad0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ad4:	4d51      	ldr	r5, [pc, #324]	@ (8008c1c <_strtod_l+0xad4>)
 8008ad6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008ada:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008adc:	401d      	ands	r5, r3
 8008ade:	4b54      	ldr	r3, [pc, #336]	@ (8008c30 <_strtod_l+0xae8>)
 8008ae0:	429d      	cmp	r5, r3
 8008ae2:	f040 80ab 	bne.w	8008c3c <_strtod_l+0xaf4>
 8008ae6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ae8:	4650      	mov	r0, sl
 8008aea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008aee:	4659      	mov	r1, fp
 8008af0:	f7ff f9d4 	bl	8007e9c <__ulp>
 8008af4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008af8:	f7f7 fcee 	bl	80004d8 <__aeabi_dmul>
 8008afc:	4652      	mov	r2, sl
 8008afe:	465b      	mov	r3, fp
 8008b00:	f7f7 fb34 	bl	800016c <__adddf3>
 8008b04:	460b      	mov	r3, r1
 8008b06:	4945      	ldr	r1, [pc, #276]	@ (8008c1c <_strtod_l+0xad4>)
 8008b08:	4a4a      	ldr	r2, [pc, #296]	@ (8008c34 <_strtod_l+0xaec>)
 8008b0a:	4019      	ands	r1, r3
 8008b0c:	4291      	cmp	r1, r2
 8008b0e:	4682      	mov	sl, r0
 8008b10:	d942      	bls.n	8008b98 <_strtod_l+0xa50>
 8008b12:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b14:	4b43      	ldr	r3, [pc, #268]	@ (8008c24 <_strtod_l+0xadc>)
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d103      	bne.n	8008b22 <_strtod_l+0x9da>
 8008b1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	f43f ad32 	beq.w	8008586 <_strtod_l+0x43e>
 8008b22:	f04f 3aff 	mov.w	sl, #4294967295
 8008b26:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008c24 <_strtod_l+0xadc>
 8008b2a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b2c:	9805      	ldr	r0, [sp, #20]
 8008b2e:	f7fe fe89 	bl	8007844 <_Bfree>
 8008b32:	4649      	mov	r1, r9
 8008b34:	9805      	ldr	r0, [sp, #20]
 8008b36:	f7fe fe85 	bl	8007844 <_Bfree>
 8008b3a:	4641      	mov	r1, r8
 8008b3c:	9805      	ldr	r0, [sp, #20]
 8008b3e:	f7fe fe81 	bl	8007844 <_Bfree>
 8008b42:	4621      	mov	r1, r4
 8008b44:	9805      	ldr	r0, [sp, #20]
 8008b46:	f7fe fe7d 	bl	8007844 <_Bfree>
 8008b4a:	e61c      	b.n	8008786 <_strtod_l+0x63e>
 8008b4c:	f1ba 0f01 	cmp.w	sl, #1
 8008b50:	d103      	bne.n	8008b5a <_strtod_l+0xa12>
 8008b52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f43f ada9 	beq.w	80086ac <_strtod_l+0x564>
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	4b36      	ldr	r3, [pc, #216]	@ (8008c38 <_strtod_l+0xaf0>)
 8008b5e:	2600      	movs	r6, #0
 8008b60:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008b64:	4f30      	ldr	r7, [pc, #192]	@ (8008c28 <_strtod_l+0xae0>)
 8008b66:	e7b3      	b.n	8008ad0 <_strtod_l+0x988>
 8008b68:	2600      	movs	r6, #0
 8008b6a:	4f30      	ldr	r7, [pc, #192]	@ (8008c2c <_strtod_l+0xae4>)
 8008b6c:	e7ac      	b.n	8008ac8 <_strtod_l+0x980>
 8008b6e:	4630      	mov	r0, r6
 8008b70:	4639      	mov	r1, r7
 8008b72:	4b2e      	ldr	r3, [pc, #184]	@ (8008c2c <_strtod_l+0xae4>)
 8008b74:	2200      	movs	r2, #0
 8008b76:	f7f7 fcaf 	bl	80004d8 <__aeabi_dmul>
 8008b7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b7c:	4606      	mov	r6, r0
 8008b7e:	460f      	mov	r7, r1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d0a1      	beq.n	8008ac8 <_strtod_l+0x980>
 8008b84:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008b88:	e7a2      	b.n	8008ad0 <_strtod_l+0x988>
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	4b26      	ldr	r3, [pc, #152]	@ (8008c28 <_strtod_l+0xae0>)
 8008b8e:	4616      	mov	r6, r2
 8008b90:	461f      	mov	r7, r3
 8008b92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008b96:	e79b      	b.n	8008ad0 <_strtod_l+0x988>
 8008b98:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008b9c:	9b08      	ldr	r3, [sp, #32]
 8008b9e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1c1      	bne.n	8008b2a <_strtod_l+0x9e2>
 8008ba6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008baa:	0d1b      	lsrs	r3, r3, #20
 8008bac:	051b      	lsls	r3, r3, #20
 8008bae:	429d      	cmp	r5, r3
 8008bb0:	d1bb      	bne.n	8008b2a <_strtod_l+0x9e2>
 8008bb2:	4630      	mov	r0, r6
 8008bb4:	4639      	mov	r1, r7
 8008bb6:	f7f8 facb 	bl	8001150 <__aeabi_d2lz>
 8008bba:	f7f7 fc5f 	bl	800047c <__aeabi_l2d>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	f7f7 facf 	bl	8000168 <__aeabi_dsub>
 8008bca:	460b      	mov	r3, r1
 8008bcc:	4602      	mov	r2, r0
 8008bce:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008bd2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008bd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bd8:	ea46 060a 	orr.w	r6, r6, sl
 8008bdc:	431e      	orrs	r6, r3
 8008bde:	d06a      	beq.n	8008cb6 <_strtod_l+0xb6e>
 8008be0:	a309      	add	r3, pc, #36	@ (adr r3, 8008c08 <_strtod_l+0xac0>)
 8008be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be6:	f7f7 fee9 	bl	80009bc <__aeabi_dcmplt>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	f47f acd6 	bne.w	800859c <_strtod_l+0x454>
 8008bf0:	a307      	add	r3, pc, #28	@ (adr r3, 8008c10 <_strtod_l+0xac8>)
 8008bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bfa:	f7f7 fefd 	bl	80009f8 <__aeabi_dcmpgt>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d093      	beq.n	8008b2a <_strtod_l+0x9e2>
 8008c02:	e4cb      	b.n	800859c <_strtod_l+0x454>
 8008c04:	f3af 8000 	nop.w
 8008c08:	94a03595 	.word	0x94a03595
 8008c0c:	3fdfffff 	.word	0x3fdfffff
 8008c10:	35afe535 	.word	0x35afe535
 8008c14:	3fe00000 	.word	0x3fe00000
 8008c18:	39500000 	.word	0x39500000
 8008c1c:	7ff00000 	.word	0x7ff00000
 8008c20:	000fffff 	.word	0x000fffff
 8008c24:	7fefffff 	.word	0x7fefffff
 8008c28:	3ff00000 	.word	0x3ff00000
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	7fe00000 	.word	0x7fe00000
 8008c34:	7c9fffff 	.word	0x7c9fffff
 8008c38:	bff00000 	.word	0xbff00000
 8008c3c:	9b08      	ldr	r3, [sp, #32]
 8008c3e:	b323      	cbz	r3, 8008c8a <_strtod_l+0xb42>
 8008c40:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008c44:	d821      	bhi.n	8008c8a <_strtod_l+0xb42>
 8008c46:	a328      	add	r3, pc, #160	@ (adr r3, 8008ce8 <_strtod_l+0xba0>)
 8008c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4c:	4630      	mov	r0, r6
 8008c4e:	4639      	mov	r1, r7
 8008c50:	f7f7 febe 	bl	80009d0 <__aeabi_dcmple>
 8008c54:	b1a0      	cbz	r0, 8008c80 <_strtod_l+0xb38>
 8008c56:	4639      	mov	r1, r7
 8008c58:	4630      	mov	r0, r6
 8008c5a:	f7f7 ff15 	bl	8000a88 <__aeabi_d2uiz>
 8008c5e:	2801      	cmp	r0, #1
 8008c60:	bf38      	it	cc
 8008c62:	2001      	movcc	r0, #1
 8008c64:	f7f7 fbbe 	bl	80003e4 <__aeabi_ui2d>
 8008c68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c6a:	4606      	mov	r6, r0
 8008c6c:	460f      	mov	r7, r1
 8008c6e:	b9fb      	cbnz	r3, 8008cb0 <_strtod_l+0xb68>
 8008c70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008c74:	9014      	str	r0, [sp, #80]	@ 0x50
 8008c76:	9315      	str	r3, [sp, #84]	@ 0x54
 8008c78:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008c7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c82:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008c86:	1b5b      	subs	r3, r3, r5
 8008c88:	9311      	str	r3, [sp, #68]	@ 0x44
 8008c8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c8e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008c92:	f7ff f903 	bl	8007e9c <__ulp>
 8008c96:	4602      	mov	r2, r0
 8008c98:	460b      	mov	r3, r1
 8008c9a:	4650      	mov	r0, sl
 8008c9c:	4659      	mov	r1, fp
 8008c9e:	f7f7 fc1b 	bl	80004d8 <__aeabi_dmul>
 8008ca2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008ca6:	f7f7 fa61 	bl	800016c <__adddf3>
 8008caa:	4682      	mov	sl, r0
 8008cac:	468b      	mov	fp, r1
 8008cae:	e775      	b.n	8008b9c <_strtod_l+0xa54>
 8008cb0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008cb4:	e7e0      	b.n	8008c78 <_strtod_l+0xb30>
 8008cb6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cf0 <_strtod_l+0xba8>)
 8008cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbc:	f7f7 fe7e 	bl	80009bc <__aeabi_dcmplt>
 8008cc0:	e79d      	b.n	8008bfe <_strtod_l+0xab6>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008cc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cc8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008cca:	6013      	str	r3, [r2, #0]
 8008ccc:	f7ff ba79 	b.w	80081c2 <_strtod_l+0x7a>
 8008cd0:	2a65      	cmp	r2, #101	@ 0x65
 8008cd2:	f43f ab72 	beq.w	80083ba <_strtod_l+0x272>
 8008cd6:	2a45      	cmp	r2, #69	@ 0x45
 8008cd8:	f43f ab6f 	beq.w	80083ba <_strtod_l+0x272>
 8008cdc:	2301      	movs	r3, #1
 8008cde:	f7ff bbaa 	b.w	8008436 <_strtod_l+0x2ee>
 8008ce2:	bf00      	nop
 8008ce4:	f3af 8000 	nop.w
 8008ce8:	ffc00000 	.word	0xffc00000
 8008cec:	41dfffff 	.word	0x41dfffff
 8008cf0:	94a03595 	.word	0x94a03595
 8008cf4:	3fcfffff 	.word	0x3fcfffff

08008cf8 <_strtod_r>:
 8008cf8:	4b01      	ldr	r3, [pc, #4]	@ (8008d00 <_strtod_r+0x8>)
 8008cfa:	f7ff ba25 	b.w	8008148 <_strtod_l>
 8008cfe:	bf00      	nop
 8008d00:	200000b4 	.word	0x200000b4

08008d04 <_strtol_l.isra.0>:
 8008d04:	2b24      	cmp	r3, #36	@ 0x24
 8008d06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d0a:	4686      	mov	lr, r0
 8008d0c:	4690      	mov	r8, r2
 8008d0e:	d801      	bhi.n	8008d14 <_strtol_l.isra.0+0x10>
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d106      	bne.n	8008d22 <_strtol_l.isra.0+0x1e>
 8008d14:	f7fd fdba 	bl	800688c <__errno>
 8008d18:	2316      	movs	r3, #22
 8008d1a:	6003      	str	r3, [r0, #0]
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d22:	460d      	mov	r5, r1
 8008d24:	4833      	ldr	r0, [pc, #204]	@ (8008df4 <_strtol_l.isra.0+0xf0>)
 8008d26:	462a      	mov	r2, r5
 8008d28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d2c:	5d06      	ldrb	r6, [r0, r4]
 8008d2e:	f016 0608 	ands.w	r6, r6, #8
 8008d32:	d1f8      	bne.n	8008d26 <_strtol_l.isra.0+0x22>
 8008d34:	2c2d      	cmp	r4, #45	@ 0x2d
 8008d36:	d110      	bne.n	8008d5a <_strtol_l.isra.0+0x56>
 8008d38:	2601      	movs	r6, #1
 8008d3a:	782c      	ldrb	r4, [r5, #0]
 8008d3c:	1c95      	adds	r5, r2, #2
 8008d3e:	f033 0210 	bics.w	r2, r3, #16
 8008d42:	d115      	bne.n	8008d70 <_strtol_l.isra.0+0x6c>
 8008d44:	2c30      	cmp	r4, #48	@ 0x30
 8008d46:	d10d      	bne.n	8008d64 <_strtol_l.isra.0+0x60>
 8008d48:	782a      	ldrb	r2, [r5, #0]
 8008d4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d4e:	2a58      	cmp	r2, #88	@ 0x58
 8008d50:	d108      	bne.n	8008d64 <_strtol_l.isra.0+0x60>
 8008d52:	786c      	ldrb	r4, [r5, #1]
 8008d54:	3502      	adds	r5, #2
 8008d56:	2310      	movs	r3, #16
 8008d58:	e00a      	b.n	8008d70 <_strtol_l.isra.0+0x6c>
 8008d5a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d5c:	bf04      	itt	eq
 8008d5e:	782c      	ldrbeq	r4, [r5, #0]
 8008d60:	1c95      	addeq	r5, r2, #2
 8008d62:	e7ec      	b.n	8008d3e <_strtol_l.isra.0+0x3a>
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1f6      	bne.n	8008d56 <_strtol_l.isra.0+0x52>
 8008d68:	2c30      	cmp	r4, #48	@ 0x30
 8008d6a:	bf14      	ite	ne
 8008d6c:	230a      	movne	r3, #10
 8008d6e:	2308      	moveq	r3, #8
 8008d70:	2200      	movs	r2, #0
 8008d72:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008d76:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008d7a:	fbbc f9f3 	udiv	r9, ip, r3
 8008d7e:	4610      	mov	r0, r2
 8008d80:	fb03 ca19 	mls	sl, r3, r9, ip
 8008d84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008d88:	2f09      	cmp	r7, #9
 8008d8a:	d80f      	bhi.n	8008dac <_strtol_l.isra.0+0xa8>
 8008d8c:	463c      	mov	r4, r7
 8008d8e:	42a3      	cmp	r3, r4
 8008d90:	dd1b      	ble.n	8008dca <_strtol_l.isra.0+0xc6>
 8008d92:	1c57      	adds	r7, r2, #1
 8008d94:	d007      	beq.n	8008da6 <_strtol_l.isra.0+0xa2>
 8008d96:	4581      	cmp	r9, r0
 8008d98:	d314      	bcc.n	8008dc4 <_strtol_l.isra.0+0xc0>
 8008d9a:	d101      	bne.n	8008da0 <_strtol_l.isra.0+0x9c>
 8008d9c:	45a2      	cmp	sl, r4
 8008d9e:	db11      	blt.n	8008dc4 <_strtol_l.isra.0+0xc0>
 8008da0:	2201      	movs	r2, #1
 8008da2:	fb00 4003 	mla	r0, r0, r3, r4
 8008da6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008daa:	e7eb      	b.n	8008d84 <_strtol_l.isra.0+0x80>
 8008dac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008db0:	2f19      	cmp	r7, #25
 8008db2:	d801      	bhi.n	8008db8 <_strtol_l.isra.0+0xb4>
 8008db4:	3c37      	subs	r4, #55	@ 0x37
 8008db6:	e7ea      	b.n	8008d8e <_strtol_l.isra.0+0x8a>
 8008db8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008dbc:	2f19      	cmp	r7, #25
 8008dbe:	d804      	bhi.n	8008dca <_strtol_l.isra.0+0xc6>
 8008dc0:	3c57      	subs	r4, #87	@ 0x57
 8008dc2:	e7e4      	b.n	8008d8e <_strtol_l.isra.0+0x8a>
 8008dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc8:	e7ed      	b.n	8008da6 <_strtol_l.isra.0+0xa2>
 8008dca:	1c53      	adds	r3, r2, #1
 8008dcc:	d108      	bne.n	8008de0 <_strtol_l.isra.0+0xdc>
 8008dce:	2322      	movs	r3, #34	@ 0x22
 8008dd0:	4660      	mov	r0, ip
 8008dd2:	f8ce 3000 	str.w	r3, [lr]
 8008dd6:	f1b8 0f00 	cmp.w	r8, #0
 8008dda:	d0a0      	beq.n	8008d1e <_strtol_l.isra.0+0x1a>
 8008ddc:	1e69      	subs	r1, r5, #1
 8008dde:	e006      	b.n	8008dee <_strtol_l.isra.0+0xea>
 8008de0:	b106      	cbz	r6, 8008de4 <_strtol_l.isra.0+0xe0>
 8008de2:	4240      	negs	r0, r0
 8008de4:	f1b8 0f00 	cmp.w	r8, #0
 8008de8:	d099      	beq.n	8008d1e <_strtol_l.isra.0+0x1a>
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	d1f6      	bne.n	8008ddc <_strtol_l.isra.0+0xd8>
 8008dee:	f8c8 1000 	str.w	r1, [r8]
 8008df2:	e794      	b.n	8008d1e <_strtol_l.isra.0+0x1a>
 8008df4:	0800a339 	.word	0x0800a339

08008df8 <_strtol_r>:
 8008df8:	f7ff bf84 	b.w	8008d04 <_strtol_l.isra.0>

08008dfc <__ssputs_r>:
 8008dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e00:	461f      	mov	r7, r3
 8008e02:	688e      	ldr	r6, [r1, #8]
 8008e04:	4682      	mov	sl, r0
 8008e06:	42be      	cmp	r6, r7
 8008e08:	460c      	mov	r4, r1
 8008e0a:	4690      	mov	r8, r2
 8008e0c:	680b      	ldr	r3, [r1, #0]
 8008e0e:	d82d      	bhi.n	8008e6c <__ssputs_r+0x70>
 8008e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e18:	d026      	beq.n	8008e68 <__ssputs_r+0x6c>
 8008e1a:	6965      	ldr	r5, [r4, #20]
 8008e1c:	6909      	ldr	r1, [r1, #16]
 8008e1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e22:	eba3 0901 	sub.w	r9, r3, r1
 8008e26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e2a:	1c7b      	adds	r3, r7, #1
 8008e2c:	444b      	add	r3, r9
 8008e2e:	106d      	asrs	r5, r5, #1
 8008e30:	429d      	cmp	r5, r3
 8008e32:	bf38      	it	cc
 8008e34:	461d      	movcc	r5, r3
 8008e36:	0553      	lsls	r3, r2, #21
 8008e38:	d527      	bpl.n	8008e8a <__ssputs_r+0x8e>
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	f7fe fc36 	bl	80076ac <_malloc_r>
 8008e40:	4606      	mov	r6, r0
 8008e42:	b360      	cbz	r0, 8008e9e <__ssputs_r+0xa2>
 8008e44:	464a      	mov	r2, r9
 8008e46:	6921      	ldr	r1, [r4, #16]
 8008e48:	f000 fa14 	bl	8009274 <memcpy>
 8008e4c:	89a3      	ldrh	r3, [r4, #12]
 8008e4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e56:	81a3      	strh	r3, [r4, #12]
 8008e58:	6126      	str	r6, [r4, #16]
 8008e5a:	444e      	add	r6, r9
 8008e5c:	6026      	str	r6, [r4, #0]
 8008e5e:	463e      	mov	r6, r7
 8008e60:	6165      	str	r5, [r4, #20]
 8008e62:	eba5 0509 	sub.w	r5, r5, r9
 8008e66:	60a5      	str	r5, [r4, #8]
 8008e68:	42be      	cmp	r6, r7
 8008e6a:	d900      	bls.n	8008e6e <__ssputs_r+0x72>
 8008e6c:	463e      	mov	r6, r7
 8008e6e:	4632      	mov	r2, r6
 8008e70:	4641      	mov	r1, r8
 8008e72:	6820      	ldr	r0, [r4, #0]
 8008e74:	f000 f9c2 	bl	80091fc <memmove>
 8008e78:	2000      	movs	r0, #0
 8008e7a:	68a3      	ldr	r3, [r4, #8]
 8008e7c:	1b9b      	subs	r3, r3, r6
 8008e7e:	60a3      	str	r3, [r4, #8]
 8008e80:	6823      	ldr	r3, [r4, #0]
 8008e82:	4433      	add	r3, r6
 8008e84:	6023      	str	r3, [r4, #0]
 8008e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e8a:	462a      	mov	r2, r5
 8008e8c:	f000 fd83 	bl	8009996 <_realloc_r>
 8008e90:	4606      	mov	r6, r0
 8008e92:	2800      	cmp	r0, #0
 8008e94:	d1e0      	bne.n	8008e58 <__ssputs_r+0x5c>
 8008e96:	4650      	mov	r0, sl
 8008e98:	6921      	ldr	r1, [r4, #16]
 8008e9a:	f7fe fb95 	bl	80075c8 <_free_r>
 8008e9e:	230c      	movs	r3, #12
 8008ea0:	f8ca 3000 	str.w	r3, [sl]
 8008ea4:	89a3      	ldrh	r3, [r4, #12]
 8008ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008eae:	81a3      	strh	r3, [r4, #12]
 8008eb0:	e7e9      	b.n	8008e86 <__ssputs_r+0x8a>
	...

08008eb4 <_svfiprintf_r>:
 8008eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb8:	4698      	mov	r8, r3
 8008eba:	898b      	ldrh	r3, [r1, #12]
 8008ebc:	4607      	mov	r7, r0
 8008ebe:	061b      	lsls	r3, r3, #24
 8008ec0:	460d      	mov	r5, r1
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	b09d      	sub	sp, #116	@ 0x74
 8008ec6:	d510      	bpl.n	8008eea <_svfiprintf_r+0x36>
 8008ec8:	690b      	ldr	r3, [r1, #16]
 8008eca:	b973      	cbnz	r3, 8008eea <_svfiprintf_r+0x36>
 8008ecc:	2140      	movs	r1, #64	@ 0x40
 8008ece:	f7fe fbed 	bl	80076ac <_malloc_r>
 8008ed2:	6028      	str	r0, [r5, #0]
 8008ed4:	6128      	str	r0, [r5, #16]
 8008ed6:	b930      	cbnz	r0, 8008ee6 <_svfiprintf_r+0x32>
 8008ed8:	230c      	movs	r3, #12
 8008eda:	603b      	str	r3, [r7, #0]
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	b01d      	add	sp, #116	@ 0x74
 8008ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee6:	2340      	movs	r3, #64	@ 0x40
 8008ee8:	616b      	str	r3, [r5, #20]
 8008eea:	2300      	movs	r3, #0
 8008eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eee:	2320      	movs	r3, #32
 8008ef0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ef4:	2330      	movs	r3, #48	@ 0x30
 8008ef6:	f04f 0901 	mov.w	r9, #1
 8008efa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008efe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009098 <_svfiprintf_r+0x1e4>
 8008f02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f06:	4623      	mov	r3, r4
 8008f08:	469a      	mov	sl, r3
 8008f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f0e:	b10a      	cbz	r2, 8008f14 <_svfiprintf_r+0x60>
 8008f10:	2a25      	cmp	r2, #37	@ 0x25
 8008f12:	d1f9      	bne.n	8008f08 <_svfiprintf_r+0x54>
 8008f14:	ebba 0b04 	subs.w	fp, sl, r4
 8008f18:	d00b      	beq.n	8008f32 <_svfiprintf_r+0x7e>
 8008f1a:	465b      	mov	r3, fp
 8008f1c:	4622      	mov	r2, r4
 8008f1e:	4629      	mov	r1, r5
 8008f20:	4638      	mov	r0, r7
 8008f22:	f7ff ff6b 	bl	8008dfc <__ssputs_r>
 8008f26:	3001      	adds	r0, #1
 8008f28:	f000 80a7 	beq.w	800907a <_svfiprintf_r+0x1c6>
 8008f2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f2e:	445a      	add	r2, fp
 8008f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f32:	f89a 3000 	ldrb.w	r3, [sl]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f000 809f 	beq.w	800907a <_svfiprintf_r+0x1c6>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f46:	f10a 0a01 	add.w	sl, sl, #1
 8008f4a:	9304      	str	r3, [sp, #16]
 8008f4c:	9307      	str	r3, [sp, #28]
 8008f4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f52:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f54:	4654      	mov	r4, sl
 8008f56:	2205      	movs	r2, #5
 8008f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f5c:	484e      	ldr	r0, [pc, #312]	@ (8009098 <_svfiprintf_r+0x1e4>)
 8008f5e:	f7fd fcc2 	bl	80068e6 <memchr>
 8008f62:	9a04      	ldr	r2, [sp, #16]
 8008f64:	b9d8      	cbnz	r0, 8008f9e <_svfiprintf_r+0xea>
 8008f66:	06d0      	lsls	r0, r2, #27
 8008f68:	bf44      	itt	mi
 8008f6a:	2320      	movmi	r3, #32
 8008f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f70:	0711      	lsls	r1, r2, #28
 8008f72:	bf44      	itt	mi
 8008f74:	232b      	movmi	r3, #43	@ 0x2b
 8008f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f80:	d015      	beq.n	8008fae <_svfiprintf_r+0xfa>
 8008f82:	4654      	mov	r4, sl
 8008f84:	2000      	movs	r0, #0
 8008f86:	f04f 0c0a 	mov.w	ip, #10
 8008f8a:	9a07      	ldr	r2, [sp, #28]
 8008f8c:	4621      	mov	r1, r4
 8008f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f92:	3b30      	subs	r3, #48	@ 0x30
 8008f94:	2b09      	cmp	r3, #9
 8008f96:	d94b      	bls.n	8009030 <_svfiprintf_r+0x17c>
 8008f98:	b1b0      	cbz	r0, 8008fc8 <_svfiprintf_r+0x114>
 8008f9a:	9207      	str	r2, [sp, #28]
 8008f9c:	e014      	b.n	8008fc8 <_svfiprintf_r+0x114>
 8008f9e:	eba0 0308 	sub.w	r3, r0, r8
 8008fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	46a2      	mov	sl, r4
 8008faa:	9304      	str	r3, [sp, #16]
 8008fac:	e7d2      	b.n	8008f54 <_svfiprintf_r+0xa0>
 8008fae:	9b03      	ldr	r3, [sp, #12]
 8008fb0:	1d19      	adds	r1, r3, #4
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	9103      	str	r1, [sp, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	bfbb      	ittet	lt
 8008fba:	425b      	neglt	r3, r3
 8008fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8008fc0:	9307      	strge	r3, [sp, #28]
 8008fc2:	9307      	strlt	r3, [sp, #28]
 8008fc4:	bfb8      	it	lt
 8008fc6:	9204      	strlt	r2, [sp, #16]
 8008fc8:	7823      	ldrb	r3, [r4, #0]
 8008fca:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fcc:	d10a      	bne.n	8008fe4 <_svfiprintf_r+0x130>
 8008fce:	7863      	ldrb	r3, [r4, #1]
 8008fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fd2:	d132      	bne.n	800903a <_svfiprintf_r+0x186>
 8008fd4:	9b03      	ldr	r3, [sp, #12]
 8008fd6:	3402      	adds	r4, #2
 8008fd8:	1d1a      	adds	r2, r3, #4
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	9203      	str	r2, [sp, #12]
 8008fde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fe2:	9305      	str	r3, [sp, #20]
 8008fe4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800909c <_svfiprintf_r+0x1e8>
 8008fe8:	2203      	movs	r2, #3
 8008fea:	4650      	mov	r0, sl
 8008fec:	7821      	ldrb	r1, [r4, #0]
 8008fee:	f7fd fc7a 	bl	80068e6 <memchr>
 8008ff2:	b138      	cbz	r0, 8009004 <_svfiprintf_r+0x150>
 8008ff4:	2240      	movs	r2, #64	@ 0x40
 8008ff6:	9b04      	ldr	r3, [sp, #16]
 8008ff8:	eba0 000a 	sub.w	r0, r0, sl
 8008ffc:	4082      	lsls	r2, r0
 8008ffe:	4313      	orrs	r3, r2
 8009000:	3401      	adds	r4, #1
 8009002:	9304      	str	r3, [sp, #16]
 8009004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009008:	2206      	movs	r2, #6
 800900a:	4825      	ldr	r0, [pc, #148]	@ (80090a0 <_svfiprintf_r+0x1ec>)
 800900c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009010:	f7fd fc69 	bl	80068e6 <memchr>
 8009014:	2800      	cmp	r0, #0
 8009016:	d036      	beq.n	8009086 <_svfiprintf_r+0x1d2>
 8009018:	4b22      	ldr	r3, [pc, #136]	@ (80090a4 <_svfiprintf_r+0x1f0>)
 800901a:	bb1b      	cbnz	r3, 8009064 <_svfiprintf_r+0x1b0>
 800901c:	9b03      	ldr	r3, [sp, #12]
 800901e:	3307      	adds	r3, #7
 8009020:	f023 0307 	bic.w	r3, r3, #7
 8009024:	3308      	adds	r3, #8
 8009026:	9303      	str	r3, [sp, #12]
 8009028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800902a:	4433      	add	r3, r6
 800902c:	9309      	str	r3, [sp, #36]	@ 0x24
 800902e:	e76a      	b.n	8008f06 <_svfiprintf_r+0x52>
 8009030:	460c      	mov	r4, r1
 8009032:	2001      	movs	r0, #1
 8009034:	fb0c 3202 	mla	r2, ip, r2, r3
 8009038:	e7a8      	b.n	8008f8c <_svfiprintf_r+0xd8>
 800903a:	2300      	movs	r3, #0
 800903c:	f04f 0c0a 	mov.w	ip, #10
 8009040:	4619      	mov	r1, r3
 8009042:	3401      	adds	r4, #1
 8009044:	9305      	str	r3, [sp, #20]
 8009046:	4620      	mov	r0, r4
 8009048:	f810 2b01 	ldrb.w	r2, [r0], #1
 800904c:	3a30      	subs	r2, #48	@ 0x30
 800904e:	2a09      	cmp	r2, #9
 8009050:	d903      	bls.n	800905a <_svfiprintf_r+0x1a6>
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0c6      	beq.n	8008fe4 <_svfiprintf_r+0x130>
 8009056:	9105      	str	r1, [sp, #20]
 8009058:	e7c4      	b.n	8008fe4 <_svfiprintf_r+0x130>
 800905a:	4604      	mov	r4, r0
 800905c:	2301      	movs	r3, #1
 800905e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009062:	e7f0      	b.n	8009046 <_svfiprintf_r+0x192>
 8009064:	ab03      	add	r3, sp, #12
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	462a      	mov	r2, r5
 800906a:	4638      	mov	r0, r7
 800906c:	4b0e      	ldr	r3, [pc, #56]	@ (80090a8 <_svfiprintf_r+0x1f4>)
 800906e:	a904      	add	r1, sp, #16
 8009070:	f7fc fc96 	bl	80059a0 <_printf_float>
 8009074:	1c42      	adds	r2, r0, #1
 8009076:	4606      	mov	r6, r0
 8009078:	d1d6      	bne.n	8009028 <_svfiprintf_r+0x174>
 800907a:	89ab      	ldrh	r3, [r5, #12]
 800907c:	065b      	lsls	r3, r3, #25
 800907e:	f53f af2d 	bmi.w	8008edc <_svfiprintf_r+0x28>
 8009082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009084:	e72c      	b.n	8008ee0 <_svfiprintf_r+0x2c>
 8009086:	ab03      	add	r3, sp, #12
 8009088:	9300      	str	r3, [sp, #0]
 800908a:	462a      	mov	r2, r5
 800908c:	4638      	mov	r0, r7
 800908e:	4b06      	ldr	r3, [pc, #24]	@ (80090a8 <_svfiprintf_r+0x1f4>)
 8009090:	a904      	add	r1, sp, #16
 8009092:	f7fc ff23 	bl	8005edc <_printf_i>
 8009096:	e7ed      	b.n	8009074 <_svfiprintf_r+0x1c0>
 8009098:	0800a137 	.word	0x0800a137
 800909c:	0800a13d 	.word	0x0800a13d
 80090a0:	0800a141 	.word	0x0800a141
 80090a4:	080059a1 	.word	0x080059a1
 80090a8:	08008dfd 	.word	0x08008dfd

080090ac <__sflush_r>:
 80090ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	0716      	lsls	r6, r2, #28
 80090b4:	4605      	mov	r5, r0
 80090b6:	460c      	mov	r4, r1
 80090b8:	d454      	bmi.n	8009164 <__sflush_r+0xb8>
 80090ba:	684b      	ldr	r3, [r1, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	dc02      	bgt.n	80090c6 <__sflush_r+0x1a>
 80090c0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	dd48      	ble.n	8009158 <__sflush_r+0xac>
 80090c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090c8:	2e00      	cmp	r6, #0
 80090ca:	d045      	beq.n	8009158 <__sflush_r+0xac>
 80090cc:	2300      	movs	r3, #0
 80090ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090d2:	682f      	ldr	r7, [r5, #0]
 80090d4:	6a21      	ldr	r1, [r4, #32]
 80090d6:	602b      	str	r3, [r5, #0]
 80090d8:	d030      	beq.n	800913c <__sflush_r+0x90>
 80090da:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090dc:	89a3      	ldrh	r3, [r4, #12]
 80090de:	0759      	lsls	r1, r3, #29
 80090e0:	d505      	bpl.n	80090ee <__sflush_r+0x42>
 80090e2:	6863      	ldr	r3, [r4, #4]
 80090e4:	1ad2      	subs	r2, r2, r3
 80090e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090e8:	b10b      	cbz	r3, 80090ee <__sflush_r+0x42>
 80090ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090ec:	1ad2      	subs	r2, r2, r3
 80090ee:	2300      	movs	r3, #0
 80090f0:	4628      	mov	r0, r5
 80090f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090f4:	6a21      	ldr	r1, [r4, #32]
 80090f6:	47b0      	blx	r6
 80090f8:	1c43      	adds	r3, r0, #1
 80090fa:	89a3      	ldrh	r3, [r4, #12]
 80090fc:	d106      	bne.n	800910c <__sflush_r+0x60>
 80090fe:	6829      	ldr	r1, [r5, #0]
 8009100:	291d      	cmp	r1, #29
 8009102:	d82b      	bhi.n	800915c <__sflush_r+0xb0>
 8009104:	4a28      	ldr	r2, [pc, #160]	@ (80091a8 <__sflush_r+0xfc>)
 8009106:	40ca      	lsrs	r2, r1
 8009108:	07d6      	lsls	r6, r2, #31
 800910a:	d527      	bpl.n	800915c <__sflush_r+0xb0>
 800910c:	2200      	movs	r2, #0
 800910e:	6062      	str	r2, [r4, #4]
 8009110:	6922      	ldr	r2, [r4, #16]
 8009112:	04d9      	lsls	r1, r3, #19
 8009114:	6022      	str	r2, [r4, #0]
 8009116:	d504      	bpl.n	8009122 <__sflush_r+0x76>
 8009118:	1c42      	adds	r2, r0, #1
 800911a:	d101      	bne.n	8009120 <__sflush_r+0x74>
 800911c:	682b      	ldr	r3, [r5, #0]
 800911e:	b903      	cbnz	r3, 8009122 <__sflush_r+0x76>
 8009120:	6560      	str	r0, [r4, #84]	@ 0x54
 8009122:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009124:	602f      	str	r7, [r5, #0]
 8009126:	b1b9      	cbz	r1, 8009158 <__sflush_r+0xac>
 8009128:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800912c:	4299      	cmp	r1, r3
 800912e:	d002      	beq.n	8009136 <__sflush_r+0x8a>
 8009130:	4628      	mov	r0, r5
 8009132:	f7fe fa49 	bl	80075c8 <_free_r>
 8009136:	2300      	movs	r3, #0
 8009138:	6363      	str	r3, [r4, #52]	@ 0x34
 800913a:	e00d      	b.n	8009158 <__sflush_r+0xac>
 800913c:	2301      	movs	r3, #1
 800913e:	4628      	mov	r0, r5
 8009140:	47b0      	blx	r6
 8009142:	4602      	mov	r2, r0
 8009144:	1c50      	adds	r0, r2, #1
 8009146:	d1c9      	bne.n	80090dc <__sflush_r+0x30>
 8009148:	682b      	ldr	r3, [r5, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0c6      	beq.n	80090dc <__sflush_r+0x30>
 800914e:	2b1d      	cmp	r3, #29
 8009150:	d001      	beq.n	8009156 <__sflush_r+0xaa>
 8009152:	2b16      	cmp	r3, #22
 8009154:	d11d      	bne.n	8009192 <__sflush_r+0xe6>
 8009156:	602f      	str	r7, [r5, #0]
 8009158:	2000      	movs	r0, #0
 800915a:	e021      	b.n	80091a0 <__sflush_r+0xf4>
 800915c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009160:	b21b      	sxth	r3, r3
 8009162:	e01a      	b.n	800919a <__sflush_r+0xee>
 8009164:	690f      	ldr	r7, [r1, #16]
 8009166:	2f00      	cmp	r7, #0
 8009168:	d0f6      	beq.n	8009158 <__sflush_r+0xac>
 800916a:	0793      	lsls	r3, r2, #30
 800916c:	bf18      	it	ne
 800916e:	2300      	movne	r3, #0
 8009170:	680e      	ldr	r6, [r1, #0]
 8009172:	bf08      	it	eq
 8009174:	694b      	ldreq	r3, [r1, #20]
 8009176:	1bf6      	subs	r6, r6, r7
 8009178:	600f      	str	r7, [r1, #0]
 800917a:	608b      	str	r3, [r1, #8]
 800917c:	2e00      	cmp	r6, #0
 800917e:	ddeb      	ble.n	8009158 <__sflush_r+0xac>
 8009180:	4633      	mov	r3, r6
 8009182:	463a      	mov	r2, r7
 8009184:	4628      	mov	r0, r5
 8009186:	6a21      	ldr	r1, [r4, #32]
 8009188:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800918c:	47e0      	blx	ip
 800918e:	2800      	cmp	r0, #0
 8009190:	dc07      	bgt.n	80091a2 <__sflush_r+0xf6>
 8009192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800919a:	f04f 30ff 	mov.w	r0, #4294967295
 800919e:	81a3      	strh	r3, [r4, #12]
 80091a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091a2:	4407      	add	r7, r0
 80091a4:	1a36      	subs	r6, r6, r0
 80091a6:	e7e9      	b.n	800917c <__sflush_r+0xd0>
 80091a8:	20400001 	.word	0x20400001

080091ac <_fflush_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	690b      	ldr	r3, [r1, #16]
 80091b0:	4605      	mov	r5, r0
 80091b2:	460c      	mov	r4, r1
 80091b4:	b913      	cbnz	r3, 80091bc <_fflush_r+0x10>
 80091b6:	2500      	movs	r5, #0
 80091b8:	4628      	mov	r0, r5
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	b118      	cbz	r0, 80091c6 <_fflush_r+0x1a>
 80091be:	6a03      	ldr	r3, [r0, #32]
 80091c0:	b90b      	cbnz	r3, 80091c6 <_fflush_r+0x1a>
 80091c2:	f7fd fa3f 	bl	8006644 <__sinit>
 80091c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d0f3      	beq.n	80091b6 <_fflush_r+0xa>
 80091ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091d0:	07d0      	lsls	r0, r2, #31
 80091d2:	d404      	bmi.n	80091de <_fflush_r+0x32>
 80091d4:	0599      	lsls	r1, r3, #22
 80091d6:	d402      	bmi.n	80091de <_fflush_r+0x32>
 80091d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091da:	f7fd fb82 	bl	80068e2 <__retarget_lock_acquire_recursive>
 80091de:	4628      	mov	r0, r5
 80091e0:	4621      	mov	r1, r4
 80091e2:	f7ff ff63 	bl	80090ac <__sflush_r>
 80091e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091e8:	4605      	mov	r5, r0
 80091ea:	07da      	lsls	r2, r3, #31
 80091ec:	d4e4      	bmi.n	80091b8 <_fflush_r+0xc>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	059b      	lsls	r3, r3, #22
 80091f2:	d4e1      	bmi.n	80091b8 <_fflush_r+0xc>
 80091f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091f6:	f7fd fb75 	bl	80068e4 <__retarget_lock_release_recursive>
 80091fa:	e7dd      	b.n	80091b8 <_fflush_r+0xc>

080091fc <memmove>:
 80091fc:	4288      	cmp	r0, r1
 80091fe:	b510      	push	{r4, lr}
 8009200:	eb01 0402 	add.w	r4, r1, r2
 8009204:	d902      	bls.n	800920c <memmove+0x10>
 8009206:	4284      	cmp	r4, r0
 8009208:	4623      	mov	r3, r4
 800920a:	d807      	bhi.n	800921c <memmove+0x20>
 800920c:	1e43      	subs	r3, r0, #1
 800920e:	42a1      	cmp	r1, r4
 8009210:	d008      	beq.n	8009224 <memmove+0x28>
 8009212:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800921a:	e7f8      	b.n	800920e <memmove+0x12>
 800921c:	4601      	mov	r1, r0
 800921e:	4402      	add	r2, r0
 8009220:	428a      	cmp	r2, r1
 8009222:	d100      	bne.n	8009226 <memmove+0x2a>
 8009224:	bd10      	pop	{r4, pc}
 8009226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800922a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800922e:	e7f7      	b.n	8009220 <memmove+0x24>

08009230 <strncmp>:
 8009230:	b510      	push	{r4, lr}
 8009232:	b16a      	cbz	r2, 8009250 <strncmp+0x20>
 8009234:	3901      	subs	r1, #1
 8009236:	1884      	adds	r4, r0, r2
 8009238:	f810 2b01 	ldrb.w	r2, [r0], #1
 800923c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009240:	429a      	cmp	r2, r3
 8009242:	d103      	bne.n	800924c <strncmp+0x1c>
 8009244:	42a0      	cmp	r0, r4
 8009246:	d001      	beq.n	800924c <strncmp+0x1c>
 8009248:	2a00      	cmp	r2, #0
 800924a:	d1f5      	bne.n	8009238 <strncmp+0x8>
 800924c:	1ad0      	subs	r0, r2, r3
 800924e:	bd10      	pop	{r4, pc}
 8009250:	4610      	mov	r0, r2
 8009252:	e7fc      	b.n	800924e <strncmp+0x1e>

08009254 <_sbrk_r>:
 8009254:	b538      	push	{r3, r4, r5, lr}
 8009256:	2300      	movs	r3, #0
 8009258:	4d05      	ldr	r5, [pc, #20]	@ (8009270 <_sbrk_r+0x1c>)
 800925a:	4604      	mov	r4, r0
 800925c:	4608      	mov	r0, r1
 800925e:	602b      	str	r3, [r5, #0]
 8009260:	f7f9 f9a0 	bl	80025a4 <_sbrk>
 8009264:	1c43      	adds	r3, r0, #1
 8009266:	d102      	bne.n	800926e <_sbrk_r+0x1a>
 8009268:	682b      	ldr	r3, [r5, #0]
 800926a:	b103      	cbz	r3, 800926e <_sbrk_r+0x1a>
 800926c:	6023      	str	r3, [r4, #0]
 800926e:	bd38      	pop	{r3, r4, r5, pc}
 8009270:	200005fc 	.word	0x200005fc

08009274 <memcpy>:
 8009274:	440a      	add	r2, r1
 8009276:	4291      	cmp	r1, r2
 8009278:	f100 33ff 	add.w	r3, r0, #4294967295
 800927c:	d100      	bne.n	8009280 <memcpy+0xc>
 800927e:	4770      	bx	lr
 8009280:	b510      	push	{r4, lr}
 8009282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009286:	4291      	cmp	r1, r2
 8009288:	f803 4f01 	strb.w	r4, [r3, #1]!
 800928c:	d1f9      	bne.n	8009282 <memcpy+0xe>
 800928e:	bd10      	pop	{r4, pc}

08009290 <nan>:
 8009290:	2000      	movs	r0, #0
 8009292:	4901      	ldr	r1, [pc, #4]	@ (8009298 <nan+0x8>)
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	7ff80000 	.word	0x7ff80000

0800929c <__assert_func>:
 800929c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800929e:	4614      	mov	r4, r2
 80092a0:	461a      	mov	r2, r3
 80092a2:	4b09      	ldr	r3, [pc, #36]	@ (80092c8 <__assert_func+0x2c>)
 80092a4:	4605      	mov	r5, r0
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68d8      	ldr	r0, [r3, #12]
 80092aa:	b14c      	cbz	r4, 80092c0 <__assert_func+0x24>
 80092ac:	4b07      	ldr	r3, [pc, #28]	@ (80092cc <__assert_func+0x30>)
 80092ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80092b2:	9100      	str	r1, [sp, #0]
 80092b4:	462b      	mov	r3, r5
 80092b6:	4906      	ldr	r1, [pc, #24]	@ (80092d0 <__assert_func+0x34>)
 80092b8:	f000 fba8 	bl	8009a0c <fiprintf>
 80092bc:	f000 fbb8 	bl	8009a30 <abort>
 80092c0:	4b04      	ldr	r3, [pc, #16]	@ (80092d4 <__assert_func+0x38>)
 80092c2:	461c      	mov	r4, r3
 80092c4:	e7f3      	b.n	80092ae <__assert_func+0x12>
 80092c6:	bf00      	nop
 80092c8:	20000064 	.word	0x20000064
 80092cc:	0800a150 	.word	0x0800a150
 80092d0:	0800a15d 	.word	0x0800a15d
 80092d4:	0800a18b 	.word	0x0800a18b

080092d8 <_calloc_r>:
 80092d8:	b570      	push	{r4, r5, r6, lr}
 80092da:	fba1 5402 	umull	r5, r4, r1, r2
 80092de:	b934      	cbnz	r4, 80092ee <_calloc_r+0x16>
 80092e0:	4629      	mov	r1, r5
 80092e2:	f7fe f9e3 	bl	80076ac <_malloc_r>
 80092e6:	4606      	mov	r6, r0
 80092e8:	b928      	cbnz	r0, 80092f6 <_calloc_r+0x1e>
 80092ea:	4630      	mov	r0, r6
 80092ec:	bd70      	pop	{r4, r5, r6, pc}
 80092ee:	220c      	movs	r2, #12
 80092f0:	2600      	movs	r6, #0
 80092f2:	6002      	str	r2, [r0, #0]
 80092f4:	e7f9      	b.n	80092ea <_calloc_r+0x12>
 80092f6:	462a      	mov	r2, r5
 80092f8:	4621      	mov	r1, r4
 80092fa:	f7fd fa74 	bl	80067e6 <memset>
 80092fe:	e7f4      	b.n	80092ea <_calloc_r+0x12>

08009300 <rshift>:
 8009300:	6903      	ldr	r3, [r0, #16]
 8009302:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009306:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800930a:	f100 0414 	add.w	r4, r0, #20
 800930e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009312:	dd46      	ble.n	80093a2 <rshift+0xa2>
 8009314:	f011 011f 	ands.w	r1, r1, #31
 8009318:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800931c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009320:	d10c      	bne.n	800933c <rshift+0x3c>
 8009322:	4629      	mov	r1, r5
 8009324:	f100 0710 	add.w	r7, r0, #16
 8009328:	42b1      	cmp	r1, r6
 800932a:	d335      	bcc.n	8009398 <rshift+0x98>
 800932c:	1a9b      	subs	r3, r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	1eea      	subs	r2, r5, #3
 8009332:	4296      	cmp	r6, r2
 8009334:	bf38      	it	cc
 8009336:	2300      	movcc	r3, #0
 8009338:	4423      	add	r3, r4
 800933a:	e015      	b.n	8009368 <rshift+0x68>
 800933c:	46a1      	mov	r9, r4
 800933e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009342:	f1c1 0820 	rsb	r8, r1, #32
 8009346:	40cf      	lsrs	r7, r1
 8009348:	f105 0e04 	add.w	lr, r5, #4
 800934c:	4576      	cmp	r6, lr
 800934e:	46f4      	mov	ip, lr
 8009350:	d816      	bhi.n	8009380 <rshift+0x80>
 8009352:	1a9a      	subs	r2, r3, r2
 8009354:	0092      	lsls	r2, r2, #2
 8009356:	3a04      	subs	r2, #4
 8009358:	3501      	adds	r5, #1
 800935a:	42ae      	cmp	r6, r5
 800935c:	bf38      	it	cc
 800935e:	2200      	movcc	r2, #0
 8009360:	18a3      	adds	r3, r4, r2
 8009362:	50a7      	str	r7, [r4, r2]
 8009364:	b107      	cbz	r7, 8009368 <rshift+0x68>
 8009366:	3304      	adds	r3, #4
 8009368:	42a3      	cmp	r3, r4
 800936a:	eba3 0204 	sub.w	r2, r3, r4
 800936e:	bf08      	it	eq
 8009370:	2300      	moveq	r3, #0
 8009372:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009376:	6102      	str	r2, [r0, #16]
 8009378:	bf08      	it	eq
 800937a:	6143      	streq	r3, [r0, #20]
 800937c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009380:	f8dc c000 	ldr.w	ip, [ip]
 8009384:	fa0c fc08 	lsl.w	ip, ip, r8
 8009388:	ea4c 0707 	orr.w	r7, ip, r7
 800938c:	f849 7b04 	str.w	r7, [r9], #4
 8009390:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009394:	40cf      	lsrs	r7, r1
 8009396:	e7d9      	b.n	800934c <rshift+0x4c>
 8009398:	f851 cb04 	ldr.w	ip, [r1], #4
 800939c:	f847 cf04 	str.w	ip, [r7, #4]!
 80093a0:	e7c2      	b.n	8009328 <rshift+0x28>
 80093a2:	4623      	mov	r3, r4
 80093a4:	e7e0      	b.n	8009368 <rshift+0x68>

080093a6 <__hexdig_fun>:
 80093a6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80093aa:	2b09      	cmp	r3, #9
 80093ac:	d802      	bhi.n	80093b4 <__hexdig_fun+0xe>
 80093ae:	3820      	subs	r0, #32
 80093b0:	b2c0      	uxtb	r0, r0
 80093b2:	4770      	bx	lr
 80093b4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80093b8:	2b05      	cmp	r3, #5
 80093ba:	d801      	bhi.n	80093c0 <__hexdig_fun+0x1a>
 80093bc:	3847      	subs	r0, #71	@ 0x47
 80093be:	e7f7      	b.n	80093b0 <__hexdig_fun+0xa>
 80093c0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80093c4:	2b05      	cmp	r3, #5
 80093c6:	d801      	bhi.n	80093cc <__hexdig_fun+0x26>
 80093c8:	3827      	subs	r0, #39	@ 0x27
 80093ca:	e7f1      	b.n	80093b0 <__hexdig_fun+0xa>
 80093cc:	2000      	movs	r0, #0
 80093ce:	4770      	bx	lr

080093d0 <__gethex>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	468a      	mov	sl, r1
 80093d6:	4690      	mov	r8, r2
 80093d8:	b085      	sub	sp, #20
 80093da:	9302      	str	r3, [sp, #8]
 80093dc:	680b      	ldr	r3, [r1, #0]
 80093de:	9001      	str	r0, [sp, #4]
 80093e0:	1c9c      	adds	r4, r3, #2
 80093e2:	46a1      	mov	r9, r4
 80093e4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80093e8:	2830      	cmp	r0, #48	@ 0x30
 80093ea:	d0fa      	beq.n	80093e2 <__gethex+0x12>
 80093ec:	eba9 0303 	sub.w	r3, r9, r3
 80093f0:	f1a3 0b02 	sub.w	fp, r3, #2
 80093f4:	f7ff ffd7 	bl	80093a6 <__hexdig_fun>
 80093f8:	4605      	mov	r5, r0
 80093fa:	2800      	cmp	r0, #0
 80093fc:	d168      	bne.n	80094d0 <__gethex+0x100>
 80093fe:	2201      	movs	r2, #1
 8009400:	4648      	mov	r0, r9
 8009402:	499f      	ldr	r1, [pc, #636]	@ (8009680 <__gethex+0x2b0>)
 8009404:	f7ff ff14 	bl	8009230 <strncmp>
 8009408:	4607      	mov	r7, r0
 800940a:	2800      	cmp	r0, #0
 800940c:	d167      	bne.n	80094de <__gethex+0x10e>
 800940e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009412:	4626      	mov	r6, r4
 8009414:	f7ff ffc7 	bl	80093a6 <__hexdig_fun>
 8009418:	2800      	cmp	r0, #0
 800941a:	d062      	beq.n	80094e2 <__gethex+0x112>
 800941c:	4623      	mov	r3, r4
 800941e:	7818      	ldrb	r0, [r3, #0]
 8009420:	4699      	mov	r9, r3
 8009422:	2830      	cmp	r0, #48	@ 0x30
 8009424:	f103 0301 	add.w	r3, r3, #1
 8009428:	d0f9      	beq.n	800941e <__gethex+0x4e>
 800942a:	f7ff ffbc 	bl	80093a6 <__hexdig_fun>
 800942e:	fab0 f580 	clz	r5, r0
 8009432:	f04f 0b01 	mov.w	fp, #1
 8009436:	096d      	lsrs	r5, r5, #5
 8009438:	464a      	mov	r2, r9
 800943a:	4616      	mov	r6, r2
 800943c:	7830      	ldrb	r0, [r6, #0]
 800943e:	3201      	adds	r2, #1
 8009440:	f7ff ffb1 	bl	80093a6 <__hexdig_fun>
 8009444:	2800      	cmp	r0, #0
 8009446:	d1f8      	bne.n	800943a <__gethex+0x6a>
 8009448:	2201      	movs	r2, #1
 800944a:	4630      	mov	r0, r6
 800944c:	498c      	ldr	r1, [pc, #560]	@ (8009680 <__gethex+0x2b0>)
 800944e:	f7ff feef 	bl	8009230 <strncmp>
 8009452:	2800      	cmp	r0, #0
 8009454:	d13f      	bne.n	80094d6 <__gethex+0x106>
 8009456:	b944      	cbnz	r4, 800946a <__gethex+0x9a>
 8009458:	1c74      	adds	r4, r6, #1
 800945a:	4622      	mov	r2, r4
 800945c:	4616      	mov	r6, r2
 800945e:	7830      	ldrb	r0, [r6, #0]
 8009460:	3201      	adds	r2, #1
 8009462:	f7ff ffa0 	bl	80093a6 <__hexdig_fun>
 8009466:	2800      	cmp	r0, #0
 8009468:	d1f8      	bne.n	800945c <__gethex+0x8c>
 800946a:	1ba4      	subs	r4, r4, r6
 800946c:	00a7      	lsls	r7, r4, #2
 800946e:	7833      	ldrb	r3, [r6, #0]
 8009470:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009474:	2b50      	cmp	r3, #80	@ 0x50
 8009476:	d13e      	bne.n	80094f6 <__gethex+0x126>
 8009478:	7873      	ldrb	r3, [r6, #1]
 800947a:	2b2b      	cmp	r3, #43	@ 0x2b
 800947c:	d033      	beq.n	80094e6 <__gethex+0x116>
 800947e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009480:	d034      	beq.n	80094ec <__gethex+0x11c>
 8009482:	2400      	movs	r4, #0
 8009484:	1c71      	adds	r1, r6, #1
 8009486:	7808      	ldrb	r0, [r1, #0]
 8009488:	f7ff ff8d 	bl	80093a6 <__hexdig_fun>
 800948c:	1e43      	subs	r3, r0, #1
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b18      	cmp	r3, #24
 8009492:	d830      	bhi.n	80094f6 <__gethex+0x126>
 8009494:	f1a0 0210 	sub.w	r2, r0, #16
 8009498:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800949c:	f7ff ff83 	bl	80093a6 <__hexdig_fun>
 80094a0:	f100 3cff 	add.w	ip, r0, #4294967295
 80094a4:	fa5f fc8c 	uxtb.w	ip, ip
 80094a8:	f1bc 0f18 	cmp.w	ip, #24
 80094ac:	f04f 030a 	mov.w	r3, #10
 80094b0:	d91e      	bls.n	80094f0 <__gethex+0x120>
 80094b2:	b104      	cbz	r4, 80094b6 <__gethex+0xe6>
 80094b4:	4252      	negs	r2, r2
 80094b6:	4417      	add	r7, r2
 80094b8:	f8ca 1000 	str.w	r1, [sl]
 80094bc:	b1ed      	cbz	r5, 80094fa <__gethex+0x12a>
 80094be:	f1bb 0f00 	cmp.w	fp, #0
 80094c2:	bf0c      	ite	eq
 80094c4:	2506      	moveq	r5, #6
 80094c6:	2500      	movne	r5, #0
 80094c8:	4628      	mov	r0, r5
 80094ca:	b005      	add	sp, #20
 80094cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d0:	2500      	movs	r5, #0
 80094d2:	462c      	mov	r4, r5
 80094d4:	e7b0      	b.n	8009438 <__gethex+0x68>
 80094d6:	2c00      	cmp	r4, #0
 80094d8:	d1c7      	bne.n	800946a <__gethex+0x9a>
 80094da:	4627      	mov	r7, r4
 80094dc:	e7c7      	b.n	800946e <__gethex+0x9e>
 80094de:	464e      	mov	r6, r9
 80094e0:	462f      	mov	r7, r5
 80094e2:	2501      	movs	r5, #1
 80094e4:	e7c3      	b.n	800946e <__gethex+0x9e>
 80094e6:	2400      	movs	r4, #0
 80094e8:	1cb1      	adds	r1, r6, #2
 80094ea:	e7cc      	b.n	8009486 <__gethex+0xb6>
 80094ec:	2401      	movs	r4, #1
 80094ee:	e7fb      	b.n	80094e8 <__gethex+0x118>
 80094f0:	fb03 0002 	mla	r0, r3, r2, r0
 80094f4:	e7ce      	b.n	8009494 <__gethex+0xc4>
 80094f6:	4631      	mov	r1, r6
 80094f8:	e7de      	b.n	80094b8 <__gethex+0xe8>
 80094fa:	4629      	mov	r1, r5
 80094fc:	eba6 0309 	sub.w	r3, r6, r9
 8009500:	3b01      	subs	r3, #1
 8009502:	2b07      	cmp	r3, #7
 8009504:	dc0a      	bgt.n	800951c <__gethex+0x14c>
 8009506:	9801      	ldr	r0, [sp, #4]
 8009508:	f7fe f95c 	bl	80077c4 <_Balloc>
 800950c:	4604      	mov	r4, r0
 800950e:	b940      	cbnz	r0, 8009522 <__gethex+0x152>
 8009510:	4602      	mov	r2, r0
 8009512:	21e4      	movs	r1, #228	@ 0xe4
 8009514:	4b5b      	ldr	r3, [pc, #364]	@ (8009684 <__gethex+0x2b4>)
 8009516:	485c      	ldr	r0, [pc, #368]	@ (8009688 <__gethex+0x2b8>)
 8009518:	f7ff fec0 	bl	800929c <__assert_func>
 800951c:	3101      	adds	r1, #1
 800951e:	105b      	asrs	r3, r3, #1
 8009520:	e7ef      	b.n	8009502 <__gethex+0x132>
 8009522:	2300      	movs	r3, #0
 8009524:	f100 0a14 	add.w	sl, r0, #20
 8009528:	4655      	mov	r5, sl
 800952a:	469b      	mov	fp, r3
 800952c:	45b1      	cmp	r9, r6
 800952e:	d337      	bcc.n	80095a0 <__gethex+0x1d0>
 8009530:	f845 bb04 	str.w	fp, [r5], #4
 8009534:	eba5 050a 	sub.w	r5, r5, sl
 8009538:	10ad      	asrs	r5, r5, #2
 800953a:	6125      	str	r5, [r4, #16]
 800953c:	4658      	mov	r0, fp
 800953e:	f7fe fa33 	bl	80079a8 <__hi0bits>
 8009542:	016d      	lsls	r5, r5, #5
 8009544:	f8d8 6000 	ldr.w	r6, [r8]
 8009548:	1a2d      	subs	r5, r5, r0
 800954a:	42b5      	cmp	r5, r6
 800954c:	dd54      	ble.n	80095f8 <__gethex+0x228>
 800954e:	1bad      	subs	r5, r5, r6
 8009550:	4629      	mov	r1, r5
 8009552:	4620      	mov	r0, r4
 8009554:	f7fe fdb5 	bl	80080c2 <__any_on>
 8009558:	4681      	mov	r9, r0
 800955a:	b178      	cbz	r0, 800957c <__gethex+0x1ac>
 800955c:	f04f 0901 	mov.w	r9, #1
 8009560:	1e6b      	subs	r3, r5, #1
 8009562:	1159      	asrs	r1, r3, #5
 8009564:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009568:	f003 021f 	and.w	r2, r3, #31
 800956c:	fa09 f202 	lsl.w	r2, r9, r2
 8009570:	420a      	tst	r2, r1
 8009572:	d003      	beq.n	800957c <__gethex+0x1ac>
 8009574:	454b      	cmp	r3, r9
 8009576:	dc36      	bgt.n	80095e6 <__gethex+0x216>
 8009578:	f04f 0902 	mov.w	r9, #2
 800957c:	4629      	mov	r1, r5
 800957e:	4620      	mov	r0, r4
 8009580:	f7ff febe 	bl	8009300 <rshift>
 8009584:	442f      	add	r7, r5
 8009586:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800958a:	42bb      	cmp	r3, r7
 800958c:	da42      	bge.n	8009614 <__gethex+0x244>
 800958e:	4621      	mov	r1, r4
 8009590:	9801      	ldr	r0, [sp, #4]
 8009592:	f7fe f957 	bl	8007844 <_Bfree>
 8009596:	2300      	movs	r3, #0
 8009598:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800959a:	25a3      	movs	r5, #163	@ 0xa3
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	e793      	b.n	80094c8 <__gethex+0xf8>
 80095a0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80095a4:	2a2e      	cmp	r2, #46	@ 0x2e
 80095a6:	d012      	beq.n	80095ce <__gethex+0x1fe>
 80095a8:	2b20      	cmp	r3, #32
 80095aa:	d104      	bne.n	80095b6 <__gethex+0x1e6>
 80095ac:	f845 bb04 	str.w	fp, [r5], #4
 80095b0:	f04f 0b00 	mov.w	fp, #0
 80095b4:	465b      	mov	r3, fp
 80095b6:	7830      	ldrb	r0, [r6, #0]
 80095b8:	9303      	str	r3, [sp, #12]
 80095ba:	f7ff fef4 	bl	80093a6 <__hexdig_fun>
 80095be:	9b03      	ldr	r3, [sp, #12]
 80095c0:	f000 000f 	and.w	r0, r0, #15
 80095c4:	4098      	lsls	r0, r3
 80095c6:	ea4b 0b00 	orr.w	fp, fp, r0
 80095ca:	3304      	adds	r3, #4
 80095cc:	e7ae      	b.n	800952c <__gethex+0x15c>
 80095ce:	45b1      	cmp	r9, r6
 80095d0:	d8ea      	bhi.n	80095a8 <__gethex+0x1d8>
 80095d2:	2201      	movs	r2, #1
 80095d4:	4630      	mov	r0, r6
 80095d6:	492a      	ldr	r1, [pc, #168]	@ (8009680 <__gethex+0x2b0>)
 80095d8:	9303      	str	r3, [sp, #12]
 80095da:	f7ff fe29 	bl	8009230 <strncmp>
 80095de:	9b03      	ldr	r3, [sp, #12]
 80095e0:	2800      	cmp	r0, #0
 80095e2:	d1e1      	bne.n	80095a8 <__gethex+0x1d8>
 80095e4:	e7a2      	b.n	800952c <__gethex+0x15c>
 80095e6:	4620      	mov	r0, r4
 80095e8:	1ea9      	subs	r1, r5, #2
 80095ea:	f7fe fd6a 	bl	80080c2 <__any_on>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d0c2      	beq.n	8009578 <__gethex+0x1a8>
 80095f2:	f04f 0903 	mov.w	r9, #3
 80095f6:	e7c1      	b.n	800957c <__gethex+0x1ac>
 80095f8:	da09      	bge.n	800960e <__gethex+0x23e>
 80095fa:	1b75      	subs	r5, r6, r5
 80095fc:	4621      	mov	r1, r4
 80095fe:	462a      	mov	r2, r5
 8009600:	9801      	ldr	r0, [sp, #4]
 8009602:	f7fe fb2f 	bl	8007c64 <__lshift>
 8009606:	4604      	mov	r4, r0
 8009608:	1b7f      	subs	r7, r7, r5
 800960a:	f100 0a14 	add.w	sl, r0, #20
 800960e:	f04f 0900 	mov.w	r9, #0
 8009612:	e7b8      	b.n	8009586 <__gethex+0x1b6>
 8009614:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009618:	42bd      	cmp	r5, r7
 800961a:	dd6f      	ble.n	80096fc <__gethex+0x32c>
 800961c:	1bed      	subs	r5, r5, r7
 800961e:	42ae      	cmp	r6, r5
 8009620:	dc34      	bgt.n	800968c <__gethex+0x2bc>
 8009622:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009626:	2b02      	cmp	r3, #2
 8009628:	d022      	beq.n	8009670 <__gethex+0x2a0>
 800962a:	2b03      	cmp	r3, #3
 800962c:	d024      	beq.n	8009678 <__gethex+0x2a8>
 800962e:	2b01      	cmp	r3, #1
 8009630:	d115      	bne.n	800965e <__gethex+0x28e>
 8009632:	42ae      	cmp	r6, r5
 8009634:	d113      	bne.n	800965e <__gethex+0x28e>
 8009636:	2e01      	cmp	r6, #1
 8009638:	d10b      	bne.n	8009652 <__gethex+0x282>
 800963a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800963e:	9a02      	ldr	r2, [sp, #8]
 8009640:	2562      	movs	r5, #98	@ 0x62
 8009642:	6013      	str	r3, [r2, #0]
 8009644:	2301      	movs	r3, #1
 8009646:	6123      	str	r3, [r4, #16]
 8009648:	f8ca 3000 	str.w	r3, [sl]
 800964c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800964e:	601c      	str	r4, [r3, #0]
 8009650:	e73a      	b.n	80094c8 <__gethex+0xf8>
 8009652:	4620      	mov	r0, r4
 8009654:	1e71      	subs	r1, r6, #1
 8009656:	f7fe fd34 	bl	80080c2 <__any_on>
 800965a:	2800      	cmp	r0, #0
 800965c:	d1ed      	bne.n	800963a <__gethex+0x26a>
 800965e:	4621      	mov	r1, r4
 8009660:	9801      	ldr	r0, [sp, #4]
 8009662:	f7fe f8ef 	bl	8007844 <_Bfree>
 8009666:	2300      	movs	r3, #0
 8009668:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800966a:	2550      	movs	r5, #80	@ 0x50
 800966c:	6013      	str	r3, [r2, #0]
 800966e:	e72b      	b.n	80094c8 <__gethex+0xf8>
 8009670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009672:	2b00      	cmp	r3, #0
 8009674:	d1f3      	bne.n	800965e <__gethex+0x28e>
 8009676:	e7e0      	b.n	800963a <__gethex+0x26a>
 8009678:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800967a:	2b00      	cmp	r3, #0
 800967c:	d1dd      	bne.n	800963a <__gethex+0x26a>
 800967e:	e7ee      	b.n	800965e <__gethex+0x28e>
 8009680:	0800a135 	.word	0x0800a135
 8009684:	0800a0cb 	.word	0x0800a0cb
 8009688:	0800a18c 	.word	0x0800a18c
 800968c:	1e6f      	subs	r7, r5, #1
 800968e:	f1b9 0f00 	cmp.w	r9, #0
 8009692:	d130      	bne.n	80096f6 <__gethex+0x326>
 8009694:	b127      	cbz	r7, 80096a0 <__gethex+0x2d0>
 8009696:	4639      	mov	r1, r7
 8009698:	4620      	mov	r0, r4
 800969a:	f7fe fd12 	bl	80080c2 <__any_on>
 800969e:	4681      	mov	r9, r0
 80096a0:	2301      	movs	r3, #1
 80096a2:	4629      	mov	r1, r5
 80096a4:	1b76      	subs	r6, r6, r5
 80096a6:	2502      	movs	r5, #2
 80096a8:	117a      	asrs	r2, r7, #5
 80096aa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80096ae:	f007 071f 	and.w	r7, r7, #31
 80096b2:	40bb      	lsls	r3, r7
 80096b4:	4213      	tst	r3, r2
 80096b6:	4620      	mov	r0, r4
 80096b8:	bf18      	it	ne
 80096ba:	f049 0902 	orrne.w	r9, r9, #2
 80096be:	f7ff fe1f 	bl	8009300 <rshift>
 80096c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80096c6:	f1b9 0f00 	cmp.w	r9, #0
 80096ca:	d047      	beq.n	800975c <__gethex+0x38c>
 80096cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096d0:	2b02      	cmp	r3, #2
 80096d2:	d015      	beq.n	8009700 <__gethex+0x330>
 80096d4:	2b03      	cmp	r3, #3
 80096d6:	d017      	beq.n	8009708 <__gethex+0x338>
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d109      	bne.n	80096f0 <__gethex+0x320>
 80096dc:	f019 0f02 	tst.w	r9, #2
 80096e0:	d006      	beq.n	80096f0 <__gethex+0x320>
 80096e2:	f8da 3000 	ldr.w	r3, [sl]
 80096e6:	ea49 0903 	orr.w	r9, r9, r3
 80096ea:	f019 0f01 	tst.w	r9, #1
 80096ee:	d10e      	bne.n	800970e <__gethex+0x33e>
 80096f0:	f045 0510 	orr.w	r5, r5, #16
 80096f4:	e032      	b.n	800975c <__gethex+0x38c>
 80096f6:	f04f 0901 	mov.w	r9, #1
 80096fa:	e7d1      	b.n	80096a0 <__gethex+0x2d0>
 80096fc:	2501      	movs	r5, #1
 80096fe:	e7e2      	b.n	80096c6 <__gethex+0x2f6>
 8009700:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009702:	f1c3 0301 	rsb	r3, r3, #1
 8009706:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800970a:	2b00      	cmp	r3, #0
 800970c:	d0f0      	beq.n	80096f0 <__gethex+0x320>
 800970e:	f04f 0c00 	mov.w	ip, #0
 8009712:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009716:	f104 0314 	add.w	r3, r4, #20
 800971a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800971e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009722:	4618      	mov	r0, r3
 8009724:	f853 2b04 	ldr.w	r2, [r3], #4
 8009728:	f1b2 3fff 	cmp.w	r2, #4294967295
 800972c:	d01b      	beq.n	8009766 <__gethex+0x396>
 800972e:	3201      	adds	r2, #1
 8009730:	6002      	str	r2, [r0, #0]
 8009732:	2d02      	cmp	r5, #2
 8009734:	f104 0314 	add.w	r3, r4, #20
 8009738:	d13c      	bne.n	80097b4 <__gethex+0x3e4>
 800973a:	f8d8 2000 	ldr.w	r2, [r8]
 800973e:	3a01      	subs	r2, #1
 8009740:	42b2      	cmp	r2, r6
 8009742:	d109      	bne.n	8009758 <__gethex+0x388>
 8009744:	2201      	movs	r2, #1
 8009746:	1171      	asrs	r1, r6, #5
 8009748:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800974c:	f006 061f 	and.w	r6, r6, #31
 8009750:	fa02 f606 	lsl.w	r6, r2, r6
 8009754:	421e      	tst	r6, r3
 8009756:	d13a      	bne.n	80097ce <__gethex+0x3fe>
 8009758:	f045 0520 	orr.w	r5, r5, #32
 800975c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800975e:	601c      	str	r4, [r3, #0]
 8009760:	9b02      	ldr	r3, [sp, #8]
 8009762:	601f      	str	r7, [r3, #0]
 8009764:	e6b0      	b.n	80094c8 <__gethex+0xf8>
 8009766:	4299      	cmp	r1, r3
 8009768:	f843 cc04 	str.w	ip, [r3, #-4]
 800976c:	d8d9      	bhi.n	8009722 <__gethex+0x352>
 800976e:	68a3      	ldr	r3, [r4, #8]
 8009770:	459b      	cmp	fp, r3
 8009772:	db17      	blt.n	80097a4 <__gethex+0x3d4>
 8009774:	6861      	ldr	r1, [r4, #4]
 8009776:	9801      	ldr	r0, [sp, #4]
 8009778:	3101      	adds	r1, #1
 800977a:	f7fe f823 	bl	80077c4 <_Balloc>
 800977e:	4681      	mov	r9, r0
 8009780:	b918      	cbnz	r0, 800978a <__gethex+0x3ba>
 8009782:	4602      	mov	r2, r0
 8009784:	2184      	movs	r1, #132	@ 0x84
 8009786:	4b19      	ldr	r3, [pc, #100]	@ (80097ec <__gethex+0x41c>)
 8009788:	e6c5      	b.n	8009516 <__gethex+0x146>
 800978a:	6922      	ldr	r2, [r4, #16]
 800978c:	f104 010c 	add.w	r1, r4, #12
 8009790:	3202      	adds	r2, #2
 8009792:	0092      	lsls	r2, r2, #2
 8009794:	300c      	adds	r0, #12
 8009796:	f7ff fd6d 	bl	8009274 <memcpy>
 800979a:	4621      	mov	r1, r4
 800979c:	9801      	ldr	r0, [sp, #4]
 800979e:	f7fe f851 	bl	8007844 <_Bfree>
 80097a2:	464c      	mov	r4, r9
 80097a4:	6923      	ldr	r3, [r4, #16]
 80097a6:	1c5a      	adds	r2, r3, #1
 80097a8:	6122      	str	r2, [r4, #16]
 80097aa:	2201      	movs	r2, #1
 80097ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097b0:	615a      	str	r2, [r3, #20]
 80097b2:	e7be      	b.n	8009732 <__gethex+0x362>
 80097b4:	6922      	ldr	r2, [r4, #16]
 80097b6:	455a      	cmp	r2, fp
 80097b8:	dd0b      	ble.n	80097d2 <__gethex+0x402>
 80097ba:	2101      	movs	r1, #1
 80097bc:	4620      	mov	r0, r4
 80097be:	f7ff fd9f 	bl	8009300 <rshift>
 80097c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097c6:	3701      	adds	r7, #1
 80097c8:	42bb      	cmp	r3, r7
 80097ca:	f6ff aee0 	blt.w	800958e <__gethex+0x1be>
 80097ce:	2501      	movs	r5, #1
 80097d0:	e7c2      	b.n	8009758 <__gethex+0x388>
 80097d2:	f016 061f 	ands.w	r6, r6, #31
 80097d6:	d0fa      	beq.n	80097ce <__gethex+0x3fe>
 80097d8:	4453      	add	r3, sl
 80097da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80097de:	f7fe f8e3 	bl	80079a8 <__hi0bits>
 80097e2:	f1c6 0620 	rsb	r6, r6, #32
 80097e6:	42b0      	cmp	r0, r6
 80097e8:	dbe7      	blt.n	80097ba <__gethex+0x3ea>
 80097ea:	e7f0      	b.n	80097ce <__gethex+0x3fe>
 80097ec:	0800a0cb 	.word	0x0800a0cb

080097f0 <L_shift>:
 80097f0:	f1c2 0208 	rsb	r2, r2, #8
 80097f4:	0092      	lsls	r2, r2, #2
 80097f6:	b570      	push	{r4, r5, r6, lr}
 80097f8:	f1c2 0620 	rsb	r6, r2, #32
 80097fc:	6843      	ldr	r3, [r0, #4]
 80097fe:	6804      	ldr	r4, [r0, #0]
 8009800:	fa03 f506 	lsl.w	r5, r3, r6
 8009804:	432c      	orrs	r4, r5
 8009806:	40d3      	lsrs	r3, r2
 8009808:	6004      	str	r4, [r0, #0]
 800980a:	f840 3f04 	str.w	r3, [r0, #4]!
 800980e:	4288      	cmp	r0, r1
 8009810:	d3f4      	bcc.n	80097fc <L_shift+0xc>
 8009812:	bd70      	pop	{r4, r5, r6, pc}

08009814 <__match>:
 8009814:	b530      	push	{r4, r5, lr}
 8009816:	6803      	ldr	r3, [r0, #0]
 8009818:	3301      	adds	r3, #1
 800981a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800981e:	b914      	cbnz	r4, 8009826 <__match+0x12>
 8009820:	6003      	str	r3, [r0, #0]
 8009822:	2001      	movs	r0, #1
 8009824:	bd30      	pop	{r4, r5, pc}
 8009826:	f813 2b01 	ldrb.w	r2, [r3], #1
 800982a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800982e:	2d19      	cmp	r5, #25
 8009830:	bf98      	it	ls
 8009832:	3220      	addls	r2, #32
 8009834:	42a2      	cmp	r2, r4
 8009836:	d0f0      	beq.n	800981a <__match+0x6>
 8009838:	2000      	movs	r0, #0
 800983a:	e7f3      	b.n	8009824 <__match+0x10>

0800983c <__hexnan>:
 800983c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009840:	2500      	movs	r5, #0
 8009842:	680b      	ldr	r3, [r1, #0]
 8009844:	4682      	mov	sl, r0
 8009846:	115e      	asrs	r6, r3, #5
 8009848:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800984c:	f013 031f 	ands.w	r3, r3, #31
 8009850:	bf18      	it	ne
 8009852:	3604      	addne	r6, #4
 8009854:	1f37      	subs	r7, r6, #4
 8009856:	4690      	mov	r8, r2
 8009858:	46b9      	mov	r9, r7
 800985a:	463c      	mov	r4, r7
 800985c:	46ab      	mov	fp, r5
 800985e:	b087      	sub	sp, #28
 8009860:	6801      	ldr	r1, [r0, #0]
 8009862:	9301      	str	r3, [sp, #4]
 8009864:	f846 5c04 	str.w	r5, [r6, #-4]
 8009868:	9502      	str	r5, [sp, #8]
 800986a:	784a      	ldrb	r2, [r1, #1]
 800986c:	1c4b      	adds	r3, r1, #1
 800986e:	9303      	str	r3, [sp, #12]
 8009870:	b342      	cbz	r2, 80098c4 <__hexnan+0x88>
 8009872:	4610      	mov	r0, r2
 8009874:	9105      	str	r1, [sp, #20]
 8009876:	9204      	str	r2, [sp, #16]
 8009878:	f7ff fd95 	bl	80093a6 <__hexdig_fun>
 800987c:	2800      	cmp	r0, #0
 800987e:	d151      	bne.n	8009924 <__hexnan+0xe8>
 8009880:	9a04      	ldr	r2, [sp, #16]
 8009882:	9905      	ldr	r1, [sp, #20]
 8009884:	2a20      	cmp	r2, #32
 8009886:	d818      	bhi.n	80098ba <__hexnan+0x7e>
 8009888:	9b02      	ldr	r3, [sp, #8]
 800988a:	459b      	cmp	fp, r3
 800988c:	dd13      	ble.n	80098b6 <__hexnan+0x7a>
 800988e:	454c      	cmp	r4, r9
 8009890:	d206      	bcs.n	80098a0 <__hexnan+0x64>
 8009892:	2d07      	cmp	r5, #7
 8009894:	dc04      	bgt.n	80098a0 <__hexnan+0x64>
 8009896:	462a      	mov	r2, r5
 8009898:	4649      	mov	r1, r9
 800989a:	4620      	mov	r0, r4
 800989c:	f7ff ffa8 	bl	80097f0 <L_shift>
 80098a0:	4544      	cmp	r4, r8
 80098a2:	d952      	bls.n	800994a <__hexnan+0x10e>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f1a4 0904 	sub.w	r9, r4, #4
 80098aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80098ae:	461d      	mov	r5, r3
 80098b0:	464c      	mov	r4, r9
 80098b2:	f8cd b008 	str.w	fp, [sp, #8]
 80098b6:	9903      	ldr	r1, [sp, #12]
 80098b8:	e7d7      	b.n	800986a <__hexnan+0x2e>
 80098ba:	2a29      	cmp	r2, #41	@ 0x29
 80098bc:	d157      	bne.n	800996e <__hexnan+0x132>
 80098be:	3102      	adds	r1, #2
 80098c0:	f8ca 1000 	str.w	r1, [sl]
 80098c4:	f1bb 0f00 	cmp.w	fp, #0
 80098c8:	d051      	beq.n	800996e <__hexnan+0x132>
 80098ca:	454c      	cmp	r4, r9
 80098cc:	d206      	bcs.n	80098dc <__hexnan+0xa0>
 80098ce:	2d07      	cmp	r5, #7
 80098d0:	dc04      	bgt.n	80098dc <__hexnan+0xa0>
 80098d2:	462a      	mov	r2, r5
 80098d4:	4649      	mov	r1, r9
 80098d6:	4620      	mov	r0, r4
 80098d8:	f7ff ff8a 	bl	80097f0 <L_shift>
 80098dc:	4544      	cmp	r4, r8
 80098de:	d936      	bls.n	800994e <__hexnan+0x112>
 80098e0:	4623      	mov	r3, r4
 80098e2:	f1a8 0204 	sub.w	r2, r8, #4
 80098e6:	f853 1b04 	ldr.w	r1, [r3], #4
 80098ea:	429f      	cmp	r7, r3
 80098ec:	f842 1f04 	str.w	r1, [r2, #4]!
 80098f0:	d2f9      	bcs.n	80098e6 <__hexnan+0xaa>
 80098f2:	1b3b      	subs	r3, r7, r4
 80098f4:	f023 0303 	bic.w	r3, r3, #3
 80098f8:	3304      	adds	r3, #4
 80098fa:	3401      	adds	r4, #1
 80098fc:	3e03      	subs	r6, #3
 80098fe:	42b4      	cmp	r4, r6
 8009900:	bf88      	it	hi
 8009902:	2304      	movhi	r3, #4
 8009904:	2200      	movs	r2, #0
 8009906:	4443      	add	r3, r8
 8009908:	f843 2b04 	str.w	r2, [r3], #4
 800990c:	429f      	cmp	r7, r3
 800990e:	d2fb      	bcs.n	8009908 <__hexnan+0xcc>
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	b91b      	cbnz	r3, 800991c <__hexnan+0xe0>
 8009914:	4547      	cmp	r7, r8
 8009916:	d128      	bne.n	800996a <__hexnan+0x12e>
 8009918:	2301      	movs	r3, #1
 800991a:	603b      	str	r3, [r7, #0]
 800991c:	2005      	movs	r0, #5
 800991e:	b007      	add	sp, #28
 8009920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009924:	3501      	adds	r5, #1
 8009926:	2d08      	cmp	r5, #8
 8009928:	f10b 0b01 	add.w	fp, fp, #1
 800992c:	dd06      	ble.n	800993c <__hexnan+0x100>
 800992e:	4544      	cmp	r4, r8
 8009930:	d9c1      	bls.n	80098b6 <__hexnan+0x7a>
 8009932:	2300      	movs	r3, #0
 8009934:	2501      	movs	r5, #1
 8009936:	f844 3c04 	str.w	r3, [r4, #-4]
 800993a:	3c04      	subs	r4, #4
 800993c:	6822      	ldr	r2, [r4, #0]
 800993e:	f000 000f 	and.w	r0, r0, #15
 8009942:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009946:	6020      	str	r0, [r4, #0]
 8009948:	e7b5      	b.n	80098b6 <__hexnan+0x7a>
 800994a:	2508      	movs	r5, #8
 800994c:	e7b3      	b.n	80098b6 <__hexnan+0x7a>
 800994e:	9b01      	ldr	r3, [sp, #4]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0dd      	beq.n	8009910 <__hexnan+0xd4>
 8009954:	f04f 32ff 	mov.w	r2, #4294967295
 8009958:	f1c3 0320 	rsb	r3, r3, #32
 800995c:	40da      	lsrs	r2, r3
 800995e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009962:	4013      	ands	r3, r2
 8009964:	f846 3c04 	str.w	r3, [r6, #-4]
 8009968:	e7d2      	b.n	8009910 <__hexnan+0xd4>
 800996a:	3f04      	subs	r7, #4
 800996c:	e7d0      	b.n	8009910 <__hexnan+0xd4>
 800996e:	2004      	movs	r0, #4
 8009970:	e7d5      	b.n	800991e <__hexnan+0xe2>

08009972 <__ascii_mbtowc>:
 8009972:	b082      	sub	sp, #8
 8009974:	b901      	cbnz	r1, 8009978 <__ascii_mbtowc+0x6>
 8009976:	a901      	add	r1, sp, #4
 8009978:	b142      	cbz	r2, 800998c <__ascii_mbtowc+0x1a>
 800997a:	b14b      	cbz	r3, 8009990 <__ascii_mbtowc+0x1e>
 800997c:	7813      	ldrb	r3, [r2, #0]
 800997e:	600b      	str	r3, [r1, #0]
 8009980:	7812      	ldrb	r2, [r2, #0]
 8009982:	1e10      	subs	r0, r2, #0
 8009984:	bf18      	it	ne
 8009986:	2001      	movne	r0, #1
 8009988:	b002      	add	sp, #8
 800998a:	4770      	bx	lr
 800998c:	4610      	mov	r0, r2
 800998e:	e7fb      	b.n	8009988 <__ascii_mbtowc+0x16>
 8009990:	f06f 0001 	mvn.w	r0, #1
 8009994:	e7f8      	b.n	8009988 <__ascii_mbtowc+0x16>

08009996 <_realloc_r>:
 8009996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800999a:	4607      	mov	r7, r0
 800999c:	4614      	mov	r4, r2
 800999e:	460d      	mov	r5, r1
 80099a0:	b921      	cbnz	r1, 80099ac <_realloc_r+0x16>
 80099a2:	4611      	mov	r1, r2
 80099a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099a8:	f7fd be80 	b.w	80076ac <_malloc_r>
 80099ac:	b92a      	cbnz	r2, 80099ba <_realloc_r+0x24>
 80099ae:	f7fd fe0b 	bl	80075c8 <_free_r>
 80099b2:	4625      	mov	r5, r4
 80099b4:	4628      	mov	r0, r5
 80099b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099ba:	f000 f840 	bl	8009a3e <_malloc_usable_size_r>
 80099be:	4284      	cmp	r4, r0
 80099c0:	4606      	mov	r6, r0
 80099c2:	d802      	bhi.n	80099ca <_realloc_r+0x34>
 80099c4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80099c8:	d8f4      	bhi.n	80099b4 <_realloc_r+0x1e>
 80099ca:	4621      	mov	r1, r4
 80099cc:	4638      	mov	r0, r7
 80099ce:	f7fd fe6d 	bl	80076ac <_malloc_r>
 80099d2:	4680      	mov	r8, r0
 80099d4:	b908      	cbnz	r0, 80099da <_realloc_r+0x44>
 80099d6:	4645      	mov	r5, r8
 80099d8:	e7ec      	b.n	80099b4 <_realloc_r+0x1e>
 80099da:	42b4      	cmp	r4, r6
 80099dc:	4622      	mov	r2, r4
 80099de:	4629      	mov	r1, r5
 80099e0:	bf28      	it	cs
 80099e2:	4632      	movcs	r2, r6
 80099e4:	f7ff fc46 	bl	8009274 <memcpy>
 80099e8:	4629      	mov	r1, r5
 80099ea:	4638      	mov	r0, r7
 80099ec:	f7fd fdec 	bl	80075c8 <_free_r>
 80099f0:	e7f1      	b.n	80099d6 <_realloc_r+0x40>

080099f2 <__ascii_wctomb>:
 80099f2:	4603      	mov	r3, r0
 80099f4:	4608      	mov	r0, r1
 80099f6:	b141      	cbz	r1, 8009a0a <__ascii_wctomb+0x18>
 80099f8:	2aff      	cmp	r2, #255	@ 0xff
 80099fa:	d904      	bls.n	8009a06 <__ascii_wctomb+0x14>
 80099fc:	228a      	movs	r2, #138	@ 0x8a
 80099fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009a02:	601a      	str	r2, [r3, #0]
 8009a04:	4770      	bx	lr
 8009a06:	2001      	movs	r0, #1
 8009a08:	700a      	strb	r2, [r1, #0]
 8009a0a:	4770      	bx	lr

08009a0c <fiprintf>:
 8009a0c:	b40e      	push	{r1, r2, r3}
 8009a0e:	b503      	push	{r0, r1, lr}
 8009a10:	4601      	mov	r1, r0
 8009a12:	ab03      	add	r3, sp, #12
 8009a14:	4805      	ldr	r0, [pc, #20]	@ (8009a2c <fiprintf+0x20>)
 8009a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a1a:	6800      	ldr	r0, [r0, #0]
 8009a1c:	9301      	str	r3, [sp, #4]
 8009a1e:	f000 f83d 	bl	8009a9c <_vfiprintf_r>
 8009a22:	b002      	add	sp, #8
 8009a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a28:	b003      	add	sp, #12
 8009a2a:	4770      	bx	lr
 8009a2c:	20000064 	.word	0x20000064

08009a30 <abort>:
 8009a30:	2006      	movs	r0, #6
 8009a32:	b508      	push	{r3, lr}
 8009a34:	f000 fa06 	bl	8009e44 <raise>
 8009a38:	2001      	movs	r0, #1
 8009a3a:	f7f8 fd3e 	bl	80024ba <_exit>

08009a3e <_malloc_usable_size_r>:
 8009a3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a42:	1f18      	subs	r0, r3, #4
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	bfbc      	itt	lt
 8009a48:	580b      	ldrlt	r3, [r1, r0]
 8009a4a:	18c0      	addlt	r0, r0, r3
 8009a4c:	4770      	bx	lr

08009a4e <__sfputc_r>:
 8009a4e:	6893      	ldr	r3, [r2, #8]
 8009a50:	b410      	push	{r4}
 8009a52:	3b01      	subs	r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	6093      	str	r3, [r2, #8]
 8009a58:	da07      	bge.n	8009a6a <__sfputc_r+0x1c>
 8009a5a:	6994      	ldr	r4, [r2, #24]
 8009a5c:	42a3      	cmp	r3, r4
 8009a5e:	db01      	blt.n	8009a64 <__sfputc_r+0x16>
 8009a60:	290a      	cmp	r1, #10
 8009a62:	d102      	bne.n	8009a6a <__sfputc_r+0x1c>
 8009a64:	bc10      	pop	{r4}
 8009a66:	f000 b931 	b.w	8009ccc <__swbuf_r>
 8009a6a:	6813      	ldr	r3, [r2, #0]
 8009a6c:	1c58      	adds	r0, r3, #1
 8009a6e:	6010      	str	r0, [r2, #0]
 8009a70:	7019      	strb	r1, [r3, #0]
 8009a72:	4608      	mov	r0, r1
 8009a74:	bc10      	pop	{r4}
 8009a76:	4770      	bx	lr

08009a78 <__sfputs_r>:
 8009a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7a:	4606      	mov	r6, r0
 8009a7c:	460f      	mov	r7, r1
 8009a7e:	4614      	mov	r4, r2
 8009a80:	18d5      	adds	r5, r2, r3
 8009a82:	42ac      	cmp	r4, r5
 8009a84:	d101      	bne.n	8009a8a <__sfputs_r+0x12>
 8009a86:	2000      	movs	r0, #0
 8009a88:	e007      	b.n	8009a9a <__sfputs_r+0x22>
 8009a8a:	463a      	mov	r2, r7
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a92:	f7ff ffdc 	bl	8009a4e <__sfputc_r>
 8009a96:	1c43      	adds	r3, r0, #1
 8009a98:	d1f3      	bne.n	8009a82 <__sfputs_r+0xa>
 8009a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a9c <_vfiprintf_r>:
 8009a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa0:	460d      	mov	r5, r1
 8009aa2:	4614      	mov	r4, r2
 8009aa4:	4698      	mov	r8, r3
 8009aa6:	4606      	mov	r6, r0
 8009aa8:	b09d      	sub	sp, #116	@ 0x74
 8009aaa:	b118      	cbz	r0, 8009ab4 <_vfiprintf_r+0x18>
 8009aac:	6a03      	ldr	r3, [r0, #32]
 8009aae:	b90b      	cbnz	r3, 8009ab4 <_vfiprintf_r+0x18>
 8009ab0:	f7fc fdc8 	bl	8006644 <__sinit>
 8009ab4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ab6:	07d9      	lsls	r1, r3, #31
 8009ab8:	d405      	bmi.n	8009ac6 <_vfiprintf_r+0x2a>
 8009aba:	89ab      	ldrh	r3, [r5, #12]
 8009abc:	059a      	lsls	r2, r3, #22
 8009abe:	d402      	bmi.n	8009ac6 <_vfiprintf_r+0x2a>
 8009ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ac2:	f7fc ff0e 	bl	80068e2 <__retarget_lock_acquire_recursive>
 8009ac6:	89ab      	ldrh	r3, [r5, #12]
 8009ac8:	071b      	lsls	r3, r3, #28
 8009aca:	d501      	bpl.n	8009ad0 <_vfiprintf_r+0x34>
 8009acc:	692b      	ldr	r3, [r5, #16]
 8009ace:	b99b      	cbnz	r3, 8009af8 <_vfiprintf_r+0x5c>
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f000 f938 	bl	8009d48 <__swsetup_r>
 8009ad8:	b170      	cbz	r0, 8009af8 <_vfiprintf_r+0x5c>
 8009ada:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009adc:	07dc      	lsls	r4, r3, #31
 8009ade:	d504      	bpl.n	8009aea <_vfiprintf_r+0x4e>
 8009ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae4:	b01d      	add	sp, #116	@ 0x74
 8009ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aea:	89ab      	ldrh	r3, [r5, #12]
 8009aec:	0598      	lsls	r0, r3, #22
 8009aee:	d4f7      	bmi.n	8009ae0 <_vfiprintf_r+0x44>
 8009af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009af2:	f7fc fef7 	bl	80068e4 <__retarget_lock_release_recursive>
 8009af6:	e7f3      	b.n	8009ae0 <_vfiprintf_r+0x44>
 8009af8:	2300      	movs	r3, #0
 8009afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009afc:	2320      	movs	r3, #32
 8009afe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b02:	2330      	movs	r3, #48	@ 0x30
 8009b04:	f04f 0901 	mov.w	r9, #1
 8009b08:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b0c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009cb8 <_vfiprintf_r+0x21c>
 8009b10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b14:	4623      	mov	r3, r4
 8009b16:	469a      	mov	sl, r3
 8009b18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b1c:	b10a      	cbz	r2, 8009b22 <_vfiprintf_r+0x86>
 8009b1e:	2a25      	cmp	r2, #37	@ 0x25
 8009b20:	d1f9      	bne.n	8009b16 <_vfiprintf_r+0x7a>
 8009b22:	ebba 0b04 	subs.w	fp, sl, r4
 8009b26:	d00b      	beq.n	8009b40 <_vfiprintf_r+0xa4>
 8009b28:	465b      	mov	r3, fp
 8009b2a:	4622      	mov	r2, r4
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	4630      	mov	r0, r6
 8009b30:	f7ff ffa2 	bl	8009a78 <__sfputs_r>
 8009b34:	3001      	adds	r0, #1
 8009b36:	f000 80a7 	beq.w	8009c88 <_vfiprintf_r+0x1ec>
 8009b3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b3c:	445a      	add	r2, fp
 8009b3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b40:	f89a 3000 	ldrb.w	r3, [sl]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f000 809f 	beq.w	8009c88 <_vfiprintf_r+0x1ec>
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b54:	f10a 0a01 	add.w	sl, sl, #1
 8009b58:	9304      	str	r3, [sp, #16]
 8009b5a:	9307      	str	r3, [sp, #28]
 8009b5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b60:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b62:	4654      	mov	r4, sl
 8009b64:	2205      	movs	r2, #5
 8009b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b6a:	4853      	ldr	r0, [pc, #332]	@ (8009cb8 <_vfiprintf_r+0x21c>)
 8009b6c:	f7fc febb 	bl	80068e6 <memchr>
 8009b70:	9a04      	ldr	r2, [sp, #16]
 8009b72:	b9d8      	cbnz	r0, 8009bac <_vfiprintf_r+0x110>
 8009b74:	06d1      	lsls	r1, r2, #27
 8009b76:	bf44      	itt	mi
 8009b78:	2320      	movmi	r3, #32
 8009b7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b7e:	0713      	lsls	r3, r2, #28
 8009b80:	bf44      	itt	mi
 8009b82:	232b      	movmi	r3, #43	@ 0x2b
 8009b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b88:	f89a 3000 	ldrb.w	r3, [sl]
 8009b8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b8e:	d015      	beq.n	8009bbc <_vfiprintf_r+0x120>
 8009b90:	4654      	mov	r4, sl
 8009b92:	2000      	movs	r0, #0
 8009b94:	f04f 0c0a 	mov.w	ip, #10
 8009b98:	9a07      	ldr	r2, [sp, #28]
 8009b9a:	4621      	mov	r1, r4
 8009b9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ba0:	3b30      	subs	r3, #48	@ 0x30
 8009ba2:	2b09      	cmp	r3, #9
 8009ba4:	d94b      	bls.n	8009c3e <_vfiprintf_r+0x1a2>
 8009ba6:	b1b0      	cbz	r0, 8009bd6 <_vfiprintf_r+0x13a>
 8009ba8:	9207      	str	r2, [sp, #28]
 8009baa:	e014      	b.n	8009bd6 <_vfiprintf_r+0x13a>
 8009bac:	eba0 0308 	sub.w	r3, r0, r8
 8009bb0:	fa09 f303 	lsl.w	r3, r9, r3
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	46a2      	mov	sl, r4
 8009bb8:	9304      	str	r3, [sp, #16]
 8009bba:	e7d2      	b.n	8009b62 <_vfiprintf_r+0xc6>
 8009bbc:	9b03      	ldr	r3, [sp, #12]
 8009bbe:	1d19      	adds	r1, r3, #4
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	9103      	str	r1, [sp, #12]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	bfbb      	ittet	lt
 8009bc8:	425b      	neglt	r3, r3
 8009bca:	f042 0202 	orrlt.w	r2, r2, #2
 8009bce:	9307      	strge	r3, [sp, #28]
 8009bd0:	9307      	strlt	r3, [sp, #28]
 8009bd2:	bfb8      	it	lt
 8009bd4:	9204      	strlt	r2, [sp, #16]
 8009bd6:	7823      	ldrb	r3, [r4, #0]
 8009bd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bda:	d10a      	bne.n	8009bf2 <_vfiprintf_r+0x156>
 8009bdc:	7863      	ldrb	r3, [r4, #1]
 8009bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8009be0:	d132      	bne.n	8009c48 <_vfiprintf_r+0x1ac>
 8009be2:	9b03      	ldr	r3, [sp, #12]
 8009be4:	3402      	adds	r4, #2
 8009be6:	1d1a      	adds	r2, r3, #4
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	9203      	str	r2, [sp, #12]
 8009bec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bf0:	9305      	str	r3, [sp, #20]
 8009bf2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009cbc <_vfiprintf_r+0x220>
 8009bf6:	2203      	movs	r2, #3
 8009bf8:	4650      	mov	r0, sl
 8009bfa:	7821      	ldrb	r1, [r4, #0]
 8009bfc:	f7fc fe73 	bl	80068e6 <memchr>
 8009c00:	b138      	cbz	r0, 8009c12 <_vfiprintf_r+0x176>
 8009c02:	2240      	movs	r2, #64	@ 0x40
 8009c04:	9b04      	ldr	r3, [sp, #16]
 8009c06:	eba0 000a 	sub.w	r0, r0, sl
 8009c0a:	4082      	lsls	r2, r0
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	3401      	adds	r4, #1
 8009c10:	9304      	str	r3, [sp, #16]
 8009c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c16:	2206      	movs	r2, #6
 8009c18:	4829      	ldr	r0, [pc, #164]	@ (8009cc0 <_vfiprintf_r+0x224>)
 8009c1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c1e:	f7fc fe62 	bl	80068e6 <memchr>
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d03f      	beq.n	8009ca6 <_vfiprintf_r+0x20a>
 8009c26:	4b27      	ldr	r3, [pc, #156]	@ (8009cc4 <_vfiprintf_r+0x228>)
 8009c28:	bb1b      	cbnz	r3, 8009c72 <_vfiprintf_r+0x1d6>
 8009c2a:	9b03      	ldr	r3, [sp, #12]
 8009c2c:	3307      	adds	r3, #7
 8009c2e:	f023 0307 	bic.w	r3, r3, #7
 8009c32:	3308      	adds	r3, #8
 8009c34:	9303      	str	r3, [sp, #12]
 8009c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c38:	443b      	add	r3, r7
 8009c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3c:	e76a      	b.n	8009b14 <_vfiprintf_r+0x78>
 8009c3e:	460c      	mov	r4, r1
 8009c40:	2001      	movs	r0, #1
 8009c42:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c46:	e7a8      	b.n	8009b9a <_vfiprintf_r+0xfe>
 8009c48:	2300      	movs	r3, #0
 8009c4a:	f04f 0c0a 	mov.w	ip, #10
 8009c4e:	4619      	mov	r1, r3
 8009c50:	3401      	adds	r4, #1
 8009c52:	9305      	str	r3, [sp, #20]
 8009c54:	4620      	mov	r0, r4
 8009c56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c5a:	3a30      	subs	r2, #48	@ 0x30
 8009c5c:	2a09      	cmp	r2, #9
 8009c5e:	d903      	bls.n	8009c68 <_vfiprintf_r+0x1cc>
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d0c6      	beq.n	8009bf2 <_vfiprintf_r+0x156>
 8009c64:	9105      	str	r1, [sp, #20]
 8009c66:	e7c4      	b.n	8009bf2 <_vfiprintf_r+0x156>
 8009c68:	4604      	mov	r4, r0
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c70:	e7f0      	b.n	8009c54 <_vfiprintf_r+0x1b8>
 8009c72:	ab03      	add	r3, sp, #12
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4630      	mov	r0, r6
 8009c7a:	4b13      	ldr	r3, [pc, #76]	@ (8009cc8 <_vfiprintf_r+0x22c>)
 8009c7c:	a904      	add	r1, sp, #16
 8009c7e:	f7fb fe8f 	bl	80059a0 <_printf_float>
 8009c82:	4607      	mov	r7, r0
 8009c84:	1c78      	adds	r0, r7, #1
 8009c86:	d1d6      	bne.n	8009c36 <_vfiprintf_r+0x19a>
 8009c88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c8a:	07d9      	lsls	r1, r3, #31
 8009c8c:	d405      	bmi.n	8009c9a <_vfiprintf_r+0x1fe>
 8009c8e:	89ab      	ldrh	r3, [r5, #12]
 8009c90:	059a      	lsls	r2, r3, #22
 8009c92:	d402      	bmi.n	8009c9a <_vfiprintf_r+0x1fe>
 8009c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c96:	f7fc fe25 	bl	80068e4 <__retarget_lock_release_recursive>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	065b      	lsls	r3, r3, #25
 8009c9e:	f53f af1f 	bmi.w	8009ae0 <_vfiprintf_r+0x44>
 8009ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ca4:	e71e      	b.n	8009ae4 <_vfiprintf_r+0x48>
 8009ca6:	ab03      	add	r3, sp, #12
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	462a      	mov	r2, r5
 8009cac:	4630      	mov	r0, r6
 8009cae:	4b06      	ldr	r3, [pc, #24]	@ (8009cc8 <_vfiprintf_r+0x22c>)
 8009cb0:	a904      	add	r1, sp, #16
 8009cb2:	f7fc f913 	bl	8005edc <_printf_i>
 8009cb6:	e7e4      	b.n	8009c82 <_vfiprintf_r+0x1e6>
 8009cb8:	0800a137 	.word	0x0800a137
 8009cbc:	0800a13d 	.word	0x0800a13d
 8009cc0:	0800a141 	.word	0x0800a141
 8009cc4:	080059a1 	.word	0x080059a1
 8009cc8:	08009a79 	.word	0x08009a79

08009ccc <__swbuf_r>:
 8009ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cce:	460e      	mov	r6, r1
 8009cd0:	4614      	mov	r4, r2
 8009cd2:	4605      	mov	r5, r0
 8009cd4:	b118      	cbz	r0, 8009cde <__swbuf_r+0x12>
 8009cd6:	6a03      	ldr	r3, [r0, #32]
 8009cd8:	b90b      	cbnz	r3, 8009cde <__swbuf_r+0x12>
 8009cda:	f7fc fcb3 	bl	8006644 <__sinit>
 8009cde:	69a3      	ldr	r3, [r4, #24]
 8009ce0:	60a3      	str	r3, [r4, #8]
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	071a      	lsls	r2, r3, #28
 8009ce6:	d501      	bpl.n	8009cec <__swbuf_r+0x20>
 8009ce8:	6923      	ldr	r3, [r4, #16]
 8009cea:	b943      	cbnz	r3, 8009cfe <__swbuf_r+0x32>
 8009cec:	4621      	mov	r1, r4
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f000 f82a 	bl	8009d48 <__swsetup_r>
 8009cf4:	b118      	cbz	r0, 8009cfe <__swbuf_r+0x32>
 8009cf6:	f04f 37ff 	mov.w	r7, #4294967295
 8009cfa:	4638      	mov	r0, r7
 8009cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cfe:	6823      	ldr	r3, [r4, #0]
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	b2f6      	uxtb	r6, r6
 8009d04:	1a98      	subs	r0, r3, r2
 8009d06:	6963      	ldr	r3, [r4, #20]
 8009d08:	4637      	mov	r7, r6
 8009d0a:	4283      	cmp	r3, r0
 8009d0c:	dc05      	bgt.n	8009d1a <__swbuf_r+0x4e>
 8009d0e:	4621      	mov	r1, r4
 8009d10:	4628      	mov	r0, r5
 8009d12:	f7ff fa4b 	bl	80091ac <_fflush_r>
 8009d16:	2800      	cmp	r0, #0
 8009d18:	d1ed      	bne.n	8009cf6 <__swbuf_r+0x2a>
 8009d1a:	68a3      	ldr	r3, [r4, #8]
 8009d1c:	3b01      	subs	r3, #1
 8009d1e:	60a3      	str	r3, [r4, #8]
 8009d20:	6823      	ldr	r3, [r4, #0]
 8009d22:	1c5a      	adds	r2, r3, #1
 8009d24:	6022      	str	r2, [r4, #0]
 8009d26:	701e      	strb	r6, [r3, #0]
 8009d28:	6962      	ldr	r2, [r4, #20]
 8009d2a:	1c43      	adds	r3, r0, #1
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d004      	beq.n	8009d3a <__swbuf_r+0x6e>
 8009d30:	89a3      	ldrh	r3, [r4, #12]
 8009d32:	07db      	lsls	r3, r3, #31
 8009d34:	d5e1      	bpl.n	8009cfa <__swbuf_r+0x2e>
 8009d36:	2e0a      	cmp	r6, #10
 8009d38:	d1df      	bne.n	8009cfa <__swbuf_r+0x2e>
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	4628      	mov	r0, r5
 8009d3e:	f7ff fa35 	bl	80091ac <_fflush_r>
 8009d42:	2800      	cmp	r0, #0
 8009d44:	d0d9      	beq.n	8009cfa <__swbuf_r+0x2e>
 8009d46:	e7d6      	b.n	8009cf6 <__swbuf_r+0x2a>

08009d48 <__swsetup_r>:
 8009d48:	b538      	push	{r3, r4, r5, lr}
 8009d4a:	4b29      	ldr	r3, [pc, #164]	@ (8009df0 <__swsetup_r+0xa8>)
 8009d4c:	4605      	mov	r5, r0
 8009d4e:	6818      	ldr	r0, [r3, #0]
 8009d50:	460c      	mov	r4, r1
 8009d52:	b118      	cbz	r0, 8009d5c <__swsetup_r+0x14>
 8009d54:	6a03      	ldr	r3, [r0, #32]
 8009d56:	b90b      	cbnz	r3, 8009d5c <__swsetup_r+0x14>
 8009d58:	f7fc fc74 	bl	8006644 <__sinit>
 8009d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d60:	0719      	lsls	r1, r3, #28
 8009d62:	d422      	bmi.n	8009daa <__swsetup_r+0x62>
 8009d64:	06da      	lsls	r2, r3, #27
 8009d66:	d407      	bmi.n	8009d78 <__swsetup_r+0x30>
 8009d68:	2209      	movs	r2, #9
 8009d6a:	602a      	str	r2, [r5, #0]
 8009d6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d70:	f04f 30ff 	mov.w	r0, #4294967295
 8009d74:	81a3      	strh	r3, [r4, #12]
 8009d76:	e033      	b.n	8009de0 <__swsetup_r+0x98>
 8009d78:	0758      	lsls	r0, r3, #29
 8009d7a:	d512      	bpl.n	8009da2 <__swsetup_r+0x5a>
 8009d7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d7e:	b141      	cbz	r1, 8009d92 <__swsetup_r+0x4a>
 8009d80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d84:	4299      	cmp	r1, r3
 8009d86:	d002      	beq.n	8009d8e <__swsetup_r+0x46>
 8009d88:	4628      	mov	r0, r5
 8009d8a:	f7fd fc1d 	bl	80075c8 <_free_r>
 8009d8e:	2300      	movs	r3, #0
 8009d90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	6063      	str	r3, [r4, #4]
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	f043 0308 	orr.w	r3, r3, #8
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	6923      	ldr	r3, [r4, #16]
 8009dac:	b94b      	cbnz	r3, 8009dc2 <__swsetup_r+0x7a>
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009db8:	d003      	beq.n	8009dc2 <__swsetup_r+0x7a>
 8009dba:	4621      	mov	r1, r4
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	f000 f882 	bl	8009ec6 <__smakebuf_r>
 8009dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc6:	f013 0201 	ands.w	r2, r3, #1
 8009dca:	d00a      	beq.n	8009de2 <__swsetup_r+0x9a>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	60a2      	str	r2, [r4, #8]
 8009dd0:	6962      	ldr	r2, [r4, #20]
 8009dd2:	4252      	negs	r2, r2
 8009dd4:	61a2      	str	r2, [r4, #24]
 8009dd6:	6922      	ldr	r2, [r4, #16]
 8009dd8:	b942      	cbnz	r2, 8009dec <__swsetup_r+0xa4>
 8009dda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009dde:	d1c5      	bne.n	8009d6c <__swsetup_r+0x24>
 8009de0:	bd38      	pop	{r3, r4, r5, pc}
 8009de2:	0799      	lsls	r1, r3, #30
 8009de4:	bf58      	it	pl
 8009de6:	6962      	ldrpl	r2, [r4, #20]
 8009de8:	60a2      	str	r2, [r4, #8]
 8009dea:	e7f4      	b.n	8009dd6 <__swsetup_r+0x8e>
 8009dec:	2000      	movs	r0, #0
 8009dee:	e7f7      	b.n	8009de0 <__swsetup_r+0x98>
 8009df0:	20000064 	.word	0x20000064

08009df4 <_raise_r>:
 8009df4:	291f      	cmp	r1, #31
 8009df6:	b538      	push	{r3, r4, r5, lr}
 8009df8:	4605      	mov	r5, r0
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	d904      	bls.n	8009e08 <_raise_r+0x14>
 8009dfe:	2316      	movs	r3, #22
 8009e00:	6003      	str	r3, [r0, #0]
 8009e02:	f04f 30ff 	mov.w	r0, #4294967295
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e0a:	b112      	cbz	r2, 8009e12 <_raise_r+0x1e>
 8009e0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e10:	b94b      	cbnz	r3, 8009e26 <_raise_r+0x32>
 8009e12:	4628      	mov	r0, r5
 8009e14:	f000 f830 	bl	8009e78 <_getpid_r>
 8009e18:	4622      	mov	r2, r4
 8009e1a:	4601      	mov	r1, r0
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e22:	f000 b817 	b.w	8009e54 <_kill_r>
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d00a      	beq.n	8009e40 <_raise_r+0x4c>
 8009e2a:	1c59      	adds	r1, r3, #1
 8009e2c:	d103      	bne.n	8009e36 <_raise_r+0x42>
 8009e2e:	2316      	movs	r3, #22
 8009e30:	6003      	str	r3, [r0, #0]
 8009e32:	2001      	movs	r0, #1
 8009e34:	e7e7      	b.n	8009e06 <_raise_r+0x12>
 8009e36:	2100      	movs	r1, #0
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009e3e:	4798      	blx	r3
 8009e40:	2000      	movs	r0, #0
 8009e42:	e7e0      	b.n	8009e06 <_raise_r+0x12>

08009e44 <raise>:
 8009e44:	4b02      	ldr	r3, [pc, #8]	@ (8009e50 <raise+0xc>)
 8009e46:	4601      	mov	r1, r0
 8009e48:	6818      	ldr	r0, [r3, #0]
 8009e4a:	f7ff bfd3 	b.w	8009df4 <_raise_r>
 8009e4e:	bf00      	nop
 8009e50:	20000064 	.word	0x20000064

08009e54 <_kill_r>:
 8009e54:	b538      	push	{r3, r4, r5, lr}
 8009e56:	2300      	movs	r3, #0
 8009e58:	4d06      	ldr	r5, [pc, #24]	@ (8009e74 <_kill_r+0x20>)
 8009e5a:	4604      	mov	r4, r0
 8009e5c:	4608      	mov	r0, r1
 8009e5e:	4611      	mov	r1, r2
 8009e60:	602b      	str	r3, [r5, #0]
 8009e62:	f7f8 fb1a 	bl	800249a <_kill>
 8009e66:	1c43      	adds	r3, r0, #1
 8009e68:	d102      	bne.n	8009e70 <_kill_r+0x1c>
 8009e6a:	682b      	ldr	r3, [r5, #0]
 8009e6c:	b103      	cbz	r3, 8009e70 <_kill_r+0x1c>
 8009e6e:	6023      	str	r3, [r4, #0]
 8009e70:	bd38      	pop	{r3, r4, r5, pc}
 8009e72:	bf00      	nop
 8009e74:	200005fc 	.word	0x200005fc

08009e78 <_getpid_r>:
 8009e78:	f7f8 bb08 	b.w	800248c <_getpid>

08009e7c <__swhatbuf_r>:
 8009e7c:	b570      	push	{r4, r5, r6, lr}
 8009e7e:	460c      	mov	r4, r1
 8009e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e84:	4615      	mov	r5, r2
 8009e86:	2900      	cmp	r1, #0
 8009e88:	461e      	mov	r6, r3
 8009e8a:	b096      	sub	sp, #88	@ 0x58
 8009e8c:	da0c      	bge.n	8009ea8 <__swhatbuf_r+0x2c>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	2100      	movs	r1, #0
 8009e92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e96:	bf14      	ite	ne
 8009e98:	2340      	movne	r3, #64	@ 0x40
 8009e9a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e9e:	2000      	movs	r0, #0
 8009ea0:	6031      	str	r1, [r6, #0]
 8009ea2:	602b      	str	r3, [r5, #0]
 8009ea4:	b016      	add	sp, #88	@ 0x58
 8009ea6:	bd70      	pop	{r4, r5, r6, pc}
 8009ea8:	466a      	mov	r2, sp
 8009eaa:	f000 f849 	bl	8009f40 <_fstat_r>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	dbed      	blt.n	8009e8e <__swhatbuf_r+0x12>
 8009eb2:	9901      	ldr	r1, [sp, #4]
 8009eb4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009eb8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ebc:	4259      	negs	r1, r3
 8009ebe:	4159      	adcs	r1, r3
 8009ec0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ec4:	e7eb      	b.n	8009e9e <__swhatbuf_r+0x22>

08009ec6 <__smakebuf_r>:
 8009ec6:	898b      	ldrh	r3, [r1, #12]
 8009ec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eca:	079d      	lsls	r5, r3, #30
 8009ecc:	4606      	mov	r6, r0
 8009ece:	460c      	mov	r4, r1
 8009ed0:	d507      	bpl.n	8009ee2 <__smakebuf_r+0x1c>
 8009ed2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009ed6:	6023      	str	r3, [r4, #0]
 8009ed8:	6123      	str	r3, [r4, #16]
 8009eda:	2301      	movs	r3, #1
 8009edc:	6163      	str	r3, [r4, #20]
 8009ede:	b003      	add	sp, #12
 8009ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ee2:	466a      	mov	r2, sp
 8009ee4:	ab01      	add	r3, sp, #4
 8009ee6:	f7ff ffc9 	bl	8009e7c <__swhatbuf_r>
 8009eea:	9f00      	ldr	r7, [sp, #0]
 8009eec:	4605      	mov	r5, r0
 8009eee:	4639      	mov	r1, r7
 8009ef0:	4630      	mov	r0, r6
 8009ef2:	f7fd fbdb 	bl	80076ac <_malloc_r>
 8009ef6:	b948      	cbnz	r0, 8009f0c <__smakebuf_r+0x46>
 8009ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009efc:	059a      	lsls	r2, r3, #22
 8009efe:	d4ee      	bmi.n	8009ede <__smakebuf_r+0x18>
 8009f00:	f023 0303 	bic.w	r3, r3, #3
 8009f04:	f043 0302 	orr.w	r3, r3, #2
 8009f08:	81a3      	strh	r3, [r4, #12]
 8009f0a:	e7e2      	b.n	8009ed2 <__smakebuf_r+0xc>
 8009f0c:	89a3      	ldrh	r3, [r4, #12]
 8009f0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f16:	81a3      	strh	r3, [r4, #12]
 8009f18:	9b01      	ldr	r3, [sp, #4]
 8009f1a:	6020      	str	r0, [r4, #0]
 8009f1c:	b15b      	cbz	r3, 8009f36 <__smakebuf_r+0x70>
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f24:	f000 f81e 	bl	8009f64 <_isatty_r>
 8009f28:	b128      	cbz	r0, 8009f36 <__smakebuf_r+0x70>
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	f023 0303 	bic.w	r3, r3, #3
 8009f30:	f043 0301 	orr.w	r3, r3, #1
 8009f34:	81a3      	strh	r3, [r4, #12]
 8009f36:	89a3      	ldrh	r3, [r4, #12]
 8009f38:	431d      	orrs	r5, r3
 8009f3a:	81a5      	strh	r5, [r4, #12]
 8009f3c:	e7cf      	b.n	8009ede <__smakebuf_r+0x18>
	...

08009f40 <_fstat_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	2300      	movs	r3, #0
 8009f44:	4d06      	ldr	r5, [pc, #24]	@ (8009f60 <_fstat_r+0x20>)
 8009f46:	4604      	mov	r4, r0
 8009f48:	4608      	mov	r0, r1
 8009f4a:	4611      	mov	r1, r2
 8009f4c:	602b      	str	r3, [r5, #0]
 8009f4e:	f7f8 fb03 	bl	8002558 <_fstat>
 8009f52:	1c43      	adds	r3, r0, #1
 8009f54:	d102      	bne.n	8009f5c <_fstat_r+0x1c>
 8009f56:	682b      	ldr	r3, [r5, #0]
 8009f58:	b103      	cbz	r3, 8009f5c <_fstat_r+0x1c>
 8009f5a:	6023      	str	r3, [r4, #0]
 8009f5c:	bd38      	pop	{r3, r4, r5, pc}
 8009f5e:	bf00      	nop
 8009f60:	200005fc 	.word	0x200005fc

08009f64 <_isatty_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	2300      	movs	r3, #0
 8009f68:	4d05      	ldr	r5, [pc, #20]	@ (8009f80 <_isatty_r+0x1c>)
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	4608      	mov	r0, r1
 8009f6e:	602b      	str	r3, [r5, #0]
 8009f70:	f7f8 fb01 	bl	8002576 <_isatty>
 8009f74:	1c43      	adds	r3, r0, #1
 8009f76:	d102      	bne.n	8009f7e <_isatty_r+0x1a>
 8009f78:	682b      	ldr	r3, [r5, #0]
 8009f7a:	b103      	cbz	r3, 8009f7e <_isatty_r+0x1a>
 8009f7c:	6023      	str	r3, [r4, #0]
 8009f7e:	bd38      	pop	{r3, r4, r5, pc}
 8009f80:	200005fc 	.word	0x200005fc

08009f84 <_init>:
 8009f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f86:	bf00      	nop
 8009f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f8a:	bc08      	pop	{r3}
 8009f8c:	469e      	mov	lr, r3
 8009f8e:	4770      	bx	lr

08009f90 <_fini>:
 8009f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f92:	bf00      	nop
 8009f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f96:	bc08      	pop	{r3}
 8009f98:	469e      	mov	lr, r3
 8009f9a:	4770      	bx	lr
