# [doc = "Register `CLK_TO_HP` reader"] pub type R = crate :: R < CLK_TO_HP_SPEC > ; # [doc = "Register `CLK_TO_HP` writer"] pub type W = crate :: W < CLK_TO_HP_SPEC > ; # [doc = "Field `ICG_HP_XTAL32K` reader - Configures the clk gate of XTAL32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_XTAL32K_R = crate :: BitReader ; # [doc = "Field `ICG_HP_XTAL32K` writer - Configures the clk gate of XTAL32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_XTAL32K_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `ICG_HP_SOSC` reader - Configures the clk gate of RC_SLOW_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_SOSC_R = crate :: BitReader ; # [doc = "Field `ICG_HP_SOSC` writer - Configures the clk gate of RC_SLOW_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_SOSC_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `ICG_HP_OSC32K` reader - Configures the clk gate of RC32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_OSC32K_R = crate :: BitReader ; # [doc = "Field `ICG_HP_OSC32K` writer - Configures the clk gate of RC32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_OSC32K_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `ICG_HP_FOSC` reader - Configures the clk gate of RC_FAST_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_FOSC_R = crate :: BitReader ; # [doc = "Field `ICG_HP_FOSC` writer - Configures the clk gate of RC_FAST_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] pub type ICG_HP_FOSC_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl R { # [doc = "Bit 28 - Configures the clk gate of XTAL32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_xtal32k (& self) -> ICG_HP_XTAL32K_R { ICG_HP_XTAL32K_R :: new (((self . bits >> 28) & 1) != 0) } # [doc = "Bit 29 - Configures the clk gate of RC_SLOW_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_sosc (& self) -> ICG_HP_SOSC_R { ICG_HP_SOSC_R :: new (((self . bits >> 29) & 1) != 0) } # [doc = "Bit 30 - Configures the clk gate of RC32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_osc32k (& self) -> ICG_HP_OSC32K_R { ICG_HP_OSC32K_R :: new (((self . bits >> 30) & 1) != 0) } # [doc = "Bit 31 - Configures the clk gate of RC_FAST_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_fosc (& self) -> ICG_HP_FOSC_R { ICG_HP_FOSC_R :: new (((self . bits >> 31) & 1) != 0) } } # [cfg (feature = "impl-register-debug")] impl core :: fmt :: Debug for R { fn fmt (& self , f : & mut core :: fmt :: Formatter) -> core :: fmt :: Result { f . debug_struct ("CLK_TO_HP") . field ("icg_hp_xtal32k" , & self . icg_hp_xtal32k ()) . field ("icg_hp_sosc" , & self . icg_hp_sosc ()) . field ("icg_hp_osc32k" , & self . icg_hp_osc32k ()) . field ("icg_hp_fosc" , & self . icg_hp_fosc ()) . finish () } } impl W { # [doc = "Bit 28 - Configures the clk gate of XTAL32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_xtal32k (& mut self) -> ICG_HP_XTAL32K_W < CLK_TO_HP_SPEC > { ICG_HP_XTAL32K_W :: new (self , 28) } # [doc = "Bit 29 - Configures the clk gate of RC_SLOW_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_sosc (& mut self) -> ICG_HP_SOSC_W < CLK_TO_HP_SPEC > { ICG_HP_SOSC_W :: new (self , 29) } # [doc = "Bit 30 - Configures the clk gate of RC32K_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_osc32k (& mut self) -> ICG_HP_OSC32K_W < CLK_TO_HP_SPEC > { ICG_HP_OSC32K_W :: new (self , 30) } # [doc = "Bit 31 - Configures the clk gate of RC_FAST_CLK to HP system 0: The clk could not pass to HP system 1: The clk could pass to HP system"] # [inline (always)] pub fn icg_hp_fosc (& mut self) -> ICG_HP_FOSC_W < CLK_TO_HP_SPEC > { ICG_HP_FOSC_W :: new (self , 31) } } # [doc = "Configures the clk gate of LP clk to HP system\n\nYou can [`read`](crate::Reg::read) this register and get [`clk_to_hp::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`clk_to_hp::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct CLK_TO_HP_SPEC ; impl crate :: RegisterSpec for CLK_TO_HP_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`clk_to_hp::R`](R) reader structure"] impl crate :: Readable for CLK_TO_HP_SPEC { } # [doc = "`write(|w| ..)` method takes [`clk_to_hp::W`](W) writer structure"] impl crate :: Writable for CLK_TO_HP_SPEC { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets CLK_TO_HP to value 0xf000_0000"] impl crate :: Resettable for CLK_TO_HP_SPEC { const RESET_VALUE : u32 = 0xf000_0000 ; }