
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+8 (git sha1 1a54e8d47, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `adder/combine.ys' --

1. Executing RTLIL frontend.
Input filename: adder/gold.il

2. Executing UNIQUIFY pass (creating unique copies of modules).
Created 0 unique modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \adder

3.2. Analyzing design hierarchy..
Top module:  \adder
Removed 0 unused modules.

4. Executing RTLIL frontend.
Input filename: adder/gate_recoded.il

5. Executing UNIQUIFY pass (creating unique copies of modules).
Created 0 unique modules.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \adder

6.2. Analyzing design hierarchy..
Top module:  \adder
Removed 0 unused modules.

7. Executing MITER pass (creating miter circuit).
Creating miter cell "miter" with gold cell "gold.adder" and gate cell "gate.adder".

8. Executing RTLIL backend.
Output filename: adder/combined.il

End of script. Logfile hash: 44a67e00ed, CPU: user 0.00s system 0.01s, MEM: 14.07 MB peak
Yosys 0.41+8 (git sha1 1a54e8d47, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 27% 4x read_ilang (0 sec), 16% 2x write_ilang (0 sec), ...
