do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:30 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:46:30 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:30 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(58): near "0": syntax error, unexpected INTEGER NUMBER, expecting .* or '.'.
# End time: 21:46:30 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:46:49 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:49 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:46:50 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:46:50 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Error: (vsim-3063) ./pipelined_adder_tree.sv(58): Port 'lastIn' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 13
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:52 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:47:53 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:53 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(57): near "parameter": syntax error, unexpected parameter, expecting ';' or ','.
# ** Error: ./pipelined_adder_tree.sv(63): (vlog-2730) Undefined variable: 'period'.
# End time: 21:47:53 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:06 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:48:06 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:06 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:48:06 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:46:50 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(59): [PCDPC] - Port size (8) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft83gdd6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft83gdd6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(77)
#    Time: 700 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 77
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:04 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:50:04 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:04 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:50:05 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:50:09 on Jul 30,2020, Elapsed time: 0:03:19
# Errors: 1, Warnings: 47
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:50:09 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(59): [PCDPC] - Port size (8) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftgf6had".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgf6had
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(79)
#    Time: 900 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:38 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:50:39 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:39 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:50:39 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:42 on Jul 30,2020, Elapsed time: 0:00:33
# Errors: 0, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:50:42 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(59): [PCDPC] - Port size (8) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftz61em1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz61em1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(77)
#    Time: 500 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:14 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:52:15 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:15 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:52:15 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:18 on Jul 30,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:52:18 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(59): [PCDPC] - Port size (8) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftrw05ze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrw05ze
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(83)
#    Time: 1200 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:40 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:53:40 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:40 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:53:41 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:53:44 on Jul 30,2020, Elapsed time: 0:01:26
# Errors: 0, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:53:44 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(59): [PCDPC] - Port size (8) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_fourth/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftwza4sz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwza4sz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(77)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 77
