// Seed: 3079525885
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1 >= 1;
  wire id_2;
endmodule
module module_1 ();
  initial begin
    id_1 <= id_1++;
  end
  wire id_2;
  module_0(
      id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  wand  id_1
    , id_10,
    input  tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri0  id_7,
    output logic id_8
);
  always @(*) begin
    #1;
    fork
      begin
        if (1) id_8 <= id_10;
      end
    join
  end
  wire id_11;
  module_0(
      id_11
  );
endmodule
