
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 58 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 20089352 heartbeat IPC: 0.78095 cumulative IPC: 0.455213 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 42007099 heartbeat IPC: 0.456251 cumulative IPC: 0.455905 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 63930326 heartbeat IPC: 0.456137 cumulative IPC: 0.455998 (Simulation time: 0 hr 3 min 49 sec) 
Finished CPU 0 instructions: 25000000 cycles: 54824838 cumulative IPC: 0.455998 (Simulation time: 0 hr 3 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.455998 instructions: 25000000 cycles: 54824838
cpu0_DTLB TOTAL     ACCESS:    7965924  HIT:    7936789  MISS:      29135
cpu0_DTLB LOAD      ACCESS:    7407337  HIT:    7383012  MISS:      24325
cpu0_DTLB RFO       ACCESS:     558587  HIT:     553777  MISS:       4810
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.313 cycles
cpu0_ITLB TOTAL     ACCESS:    2218764  HIT:    2218764  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2218764  HIT:    2218764  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29135  HIT:      21711  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24325  HIT:      17091  MISS:       7234
cpu0_STLB RFO       ACCESS:       4810  HIT:       4620  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 251.618 cycles
cpu0_L1D TOTAL     ACCESS:    8145723  HIT:    7645471  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6755113  HIT:    6267485  MISS:     487628
cpu0_L1D RFO       ACCESS:    1383186  HIT:    1371005  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6981  MISS:        443
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 651.158 cycles
cpu0_L2C TOTAL     ACCESS:     718754  HIT:     204616  MISS:     514138
cpu0_L2C LOAD      ACCESS:     487628  HIT:     173933  MISS:     313695
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     206135  HIT:      17890  MISS:     188245
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        443  HIT:        426  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:     317241  ISSUED:     310001  USEFUL:     152545  USELESS:      35548
cpu0_L2C AVERAGE MISS LATENCY: 1016.82 cycles
LLC TOTAL     ACCESS:     609429  HIT:      88177  MISS:     521252
LLC LOAD      ACCESS:     313694  HIT:      55206  MISS:     258488
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     271332  HIT:      20765  MISS:     250567
LLC WRITEBACK ACCESS:      12205  HIT:      12203  MISS:          2
LLC TRANSLATION ACCESS:         17  HIT:          3  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1419.74 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      41807  ROW_BUFFER_MISS:     479443
 DBUS AVG_CONGESTED_CYCLE:    3.98395
 WQ ROW_BUFFER_HIT:       2343  ROW_BUFFER_MISS:      10089  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 289.897
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

