// Seed: 4280701245
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri id_2
);
  tri1 id_4 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1
    , id_10,
    output logic id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    output tri id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
  assign id_1 = -1;
  always @(-1 or 1 or id_10 or(-1 == id_4) or !id_4 or negedge id_3 == 1'd0) id_2 <= id_11;
  assign id_0 = 1;
endmodule
