This example contains one file:
 array_packed.sv : top level module

This example covers the following SystemVerilog structures:
1. parameter
2. always procedural block
3. block statements
4. operators : && , unary
5. packed array